Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Wed Aug  8 16:27:45 2018
| Host              : GSSLW17031962 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : base_mb_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 5 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.903        0.000                      0                 9271       -0.079       -0.143                      2                 9271        0.666        0.000                       0                  3660  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
default_sysclk_300_clk_p                                   {0.000 1.666}        3.333           300.030         
  clk_out1_base_mb_clk_wiz_1_0                             {0.000 4.999}        9.999           100.010         
  clk_out2_base_mb_clk_wiz_1_0                             {0.000 79.992}       159.984         6.251           
  clk_out3_base_mb_clk_wiz_1_0                             {0.000 79.992}       159.984         6.251           
  clkfbout_base_mb_clk_wiz_1_0                             {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.885        0.000                      0                  224        0.024        0.000                      0                  224       16.108        0.000                       0                   233  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.740        0.000                      0                   46        0.380        0.000                      0                   46       16.391        0.000                       0                    39  
default_sysclk_300_clk_p                                                                                                                                                                                     0.666        0.000                       0                     1  
  clk_out1_base_mb_clk_wiz_1_0                                   4.903        0.000                      0                 8341        0.030        0.000                      0                 8341        4.145        0.000                       0                  3120  
  clk_out2_base_mb_clk_wiz_1_0                                 156.081        0.000                      0                  413        0.056        0.000                      0                  413       79.717        0.000                       0                   262  
  clk_out3_base_mb_clk_wiz_1_0                                                                                                                                                                             158.605        0.000                       0                     2  
  clkfbout_base_mb_clk_wiz_1_0                                                                                                                                                                               8.620        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_base_mb_clk_wiz_1_0  clk_out1_base_mb_clk_wiz_1_0        5.666        0.000                      0                   71       -0.079       -0.143                      2                   71  
clk_out1_base_mb_clk_wiz_1_0  clk_out2_base_mb_clk_wiz_1_0        5.424        0.000                      0                  440        0.333        0.000                      0                  440  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.556ns  (logic 0.517ns (33.226%)  route 1.039ns (66.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 36.363 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.309ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.402    21.397    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X67Y115        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210    21.607 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.314    21.920    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X67Y115        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.550    36.363    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y115        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.418    36.781    
                         clock uncertainty           -0.035    36.746    
    SLICE_X67Y115        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    36.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                         -21.920    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             15.115ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.366ns (26.237%)  route 1.029ns (73.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 19.756 - 16.667 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 0.335ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.309ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789     1.789    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.872 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.831     3.703    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y120        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.816 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.413     4.229    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X69Y121        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     4.366 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.208     4.574    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X68Y121        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.690 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.408     5.098    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    18.072    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.147 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.609    19.756    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.539    20.295    
                         clock uncertainty           -0.035    20.260    
    SLICE_X68Y121        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    20.213    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.213    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                 15.115    

Slack (MET) :             15.167ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.283ns  (logic 0.498ns (38.815%)  route 0.785ns (61.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.309ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.425    21.420    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X68Y118        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.191    21.611 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.037    21.648    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.558    36.371    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.418    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X68Y118        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    36.815    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 15.167    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.253ns  (logic 0.479ns (38.228%)  route 0.774ns (61.772%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.309ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.425    21.420    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X68Y118        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    21.592 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.026    21.618    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.558    36.371    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.418    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X68Y118        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    36.814    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -21.617    
  -------------------------------------------------------------------
                         slack                                 15.196    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.175ns  (logic 0.492ns (41.872%)  route 0.683ns (58.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.309ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.338    21.333    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X68Y118        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185    21.517 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.022    21.539    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.558    36.371    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.418    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X68Y118        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    36.813    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                         -21.539    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.401ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.047ns  (logic 0.517ns (49.379%)  route 0.530ns (50.621%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 36.367 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.309ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.172    21.167    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X69Y118        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210    21.377 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.035    21.412    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X69Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.554    36.367    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.418    36.785    
                         clock uncertainty           -0.035    36.750    
    SLICE_X69Y118        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    36.813    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                         -21.411    
  -------------------------------------------------------------------
                         slack                                 15.401    

Slack (MET) :             15.424ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.020ns  (logic 0.498ns (48.824%)  route 0.522ns (51.177%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 36.367 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.309ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.172    21.167    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X69Y118        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191    21.358 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.027    21.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X69Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.554    36.367    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.418    36.785    
                         clock uncertainty           -0.035    36.750    
    SLICE_X69Y118        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    36.809    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -21.384    
  -------------------------------------------------------------------
                         slack                                 15.424    

Slack (MET) :             15.540ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.010ns  (logic 0.440ns (43.564%)  route 0.570ns (56.436%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 36.415 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.309ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.212    21.207    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X70Y120        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    21.340 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.035    21.375    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X70Y120        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.602    36.415    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y120        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.472    36.887    
                         clock uncertainty           -0.035    36.851    
    SLICE_X70Y120        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    36.914    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                 15.540    

Slack (MET) :             15.562ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.984ns  (logic 0.422ns (42.886%)  route 0.562ns (57.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 36.415 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.309ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.323    20.802    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    20.995 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.212    21.207    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X70Y120        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    21.322 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.027    21.349    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X70Y120        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.602    36.415    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y120        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.472    36.887    
                         clock uncertainty           -0.035    36.851    
    SLICE_X70Y120        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    36.910    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -21.348    
  -------------------------------------------------------------------
                         slack                                 15.562    

Slack (MET) :             15.599ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.750ns  (logic 0.157ns (20.933%)  route 0.593ns (79.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 36.379 - 33.333 ) 
    Source Clock Delay      (SCD):    3.698ns = ( 20.365 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.335ns, distribution 1.491ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.309ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.789    18.455    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.538 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.826    20.365    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y121        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    20.479 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.241    20.719    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X69Y119        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043    20.762 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.count[0]_i_1/O
                         net (fo=2, routed)           0.352    21.114    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X68Y119        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.405    34.738    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.813 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         1.566    36.379    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y119        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/C
                         clock pessimism              0.418    36.797    
                         clock uncertainty           -0.035    36.762    
    SLICE_X68Y119        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    36.714    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -21.114    
  -------------------------------------------------------------------
                         slack                                 15.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.734ns (routing 0.127ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.142ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.734     1.588    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X69Y104        SRLC16E                                      r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     1.741 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     1.741    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X69Y104        SRL16E                                       r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.875     2.040    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X69Y104        SRL16E                                       r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.443     1.597    
    SLICE_X69Y104        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.717    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.768ns (routing 0.127ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.142ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.768     1.622    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X68Y135        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.671 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.147     1.818    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X70Y135        FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.934     2.099    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X70Y135        FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.377     1.722    
    SLICE_X70Y135        FDPE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.778    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.737     1.591    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y118        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.640 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/Q
                         net (fo=32, routed)          0.080     1.720    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A1
    SLICE_X68Y118        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.045     1.765 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.014     1.779    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.886     2.051    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism             -0.373     1.678    
    SLICE_X68Y118        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.734    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.771ns (routing 0.127ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.142ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.771     1.625    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X68Y134        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.673 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.157     1.830    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X69Y135        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.936     2.101    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X69Y135        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.377     1.724    
    SLICE_X69Y135        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.780    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.783ns (routing 0.127ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.142ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.783     1.637    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X69Y135        FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=1, routed)           0.075     1.761    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X68Y135        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     1.791 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.016     1.807    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X68Y135        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.912     2.077    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X68Y135        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.377     1.700    
    SLICE_X68Y135        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.756    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.104ns (53.061%)  route 0.092ns (46.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.737ns (routing 0.127ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.737     1.591    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y118        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.640 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/Q
                         net (fo=32, routed)          0.080     1.720    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A1
    SLICE_X68Y118        LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.055     1.775 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.012     1.787    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.886     2.051    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y118        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism             -0.373     1.678    
    SLICE_X68Y118        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.734    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.142ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.782     1.636    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.685 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.035     1.720    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][8]
    SLICE_X67Y121        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.015     1.735 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.016     1.751    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X67Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.934     2.099    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.458     1.641    
    SLICE_X67Y121        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.697    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      0.742ns (routing 0.127ns, distribution 0.615ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.142ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.742     1.596    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y118        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y118        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.645 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.035     1.680    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_reg[15]_0[1]
    SLICE_X68Y118        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     1.695 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.016     1.711    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X68Y118        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.889     2.054    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y118        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism             -0.453     1.601    
    SLICE_X68Y118        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.657    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      0.780ns (routing 0.127ns, distribution 0.653ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.142ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.780     1.634    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X70Y135        FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.683 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.173     1.856    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X69Y135        SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.942     2.107    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X69Y135        SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.426     1.681    
    SLICE_X69Y135        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.801    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Net Delay (Source):      0.782ns (routing 0.127ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.142ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.854 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.782     1.636    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.685 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/Q
                         net (fo=2, routed)           0.037     1.722    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][9]
    SLICE_X67Y121        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.738 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.015     1.753    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X67Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.134     1.134    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.165 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y1 (CLOCK_ROOT)    net (fo=232, routed)         0.934     2.099    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.458     1.641    
    SLICE_X67Y121        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.697    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.379         33.333      31.954     BUFGCE_X1Y24   base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X69Y106  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X69Y105  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X69Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X67Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X67Y109  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.116         33.333      32.217     SLICE_X67Y108  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.116         33.333      32.217     SLICE_X67Y125  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.558         16.667      16.108     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X69Y106  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X69Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X69Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X67Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X67Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.558         16.667      16.108     SLICE_X67Y108  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.558         16.666      16.108     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X69Y104  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X69Y106  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X69Y106  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X69Y105  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X69Y105  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X69Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X69Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X67Y107  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.558         16.666      16.108     SLICE_X67Y109  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.740ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.054ns  (logic 0.541ns (26.339%)  route 1.513ns (73.661%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.815ns = ( 34.148 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.004ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.539    20.499    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X70Y108        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.815    34.148    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y108        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.173    34.321    
                         clock uncertainty           -0.035    34.286    
    SLICE_X70Y108        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    34.239    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.239    
                         arrival time                         -20.499    
  -------------------------------------------------------------------
                         slack                                 13.740    

Slack (MET) :             13.790ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.146ns  (logic 0.541ns (25.210%)  route 1.605ns (74.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 34.273 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.004ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.631    20.591    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X71Y109        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.940    34.273    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X71Y109        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.194    34.467    
                         clock uncertainty           -0.035    34.432    
    SLICE_X71Y109        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    34.382    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.382    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                 13.790    

Slack (MET) :             13.796ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.143ns  (logic 0.541ns (25.245%)  route 1.602ns (74.755%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.940ns = ( 34.273 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.004ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.628    20.588    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X71Y109        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.940    34.273    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X71Y109        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.194    34.467    
                         clock uncertainty           -0.035    34.432    
    SLICE_X71Y109        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    34.385    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.385    
                         arrival time                         -20.588    
  -------------------------------------------------------------------
                         slack                                 13.796    

Slack (MET) :             13.803ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.219ns  (logic 0.541ns (24.380%)  route 1.678ns (75.620%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.990ns = ( 34.323 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.004ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.704    20.664    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X69Y111        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.990    34.323    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X69Y111        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.226    34.549    
                         clock uncertainty           -0.035    34.514    
    SLICE_X69Y111        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    34.467    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.467    
                         arrival time                         -20.664    
  -------------------------------------------------------------------
                         slack                                 13.803    

Slack (MET) :             13.877ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.318ns  (logic 0.541ns (23.339%)  route 1.777ns (76.661%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.171ns = ( 34.504 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.004ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.803    20.763    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X72Y113        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.171    34.504    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y113        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.219    34.723    
                         clock uncertainty           -0.035    34.688    
    SLICE_X72Y113        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    34.641    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.641    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                 13.877    

Slack (MET) :             13.917ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.336ns  (logic 0.541ns (23.159%)  route 1.795ns (76.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 34.582 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.004ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.821    20.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X69Y102        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.249    34.582    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X69Y102        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.199    34.781    
                         clock uncertainty           -0.035    34.746    
    SLICE_X69Y102        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    34.699    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.699    
                         arrival time                         -20.781    
  -------------------------------------------------------------------
                         slack                                 13.917    

Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.080ns  (logic 0.541ns (26.010%)  route 1.539ns (73.990%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 34.373 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.004ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.565    20.525    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X70Y112        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.040    34.373    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X70Y112        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.215    34.588    
                         clock uncertainty           -0.035    34.553    
    SLICE_X70Y112        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.506    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.506    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             13.986ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.183ns  (logic 0.540ns (24.737%)  route 1.643ns (75.263%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 34.449 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.004ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.525    20.047    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X68Y117        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071    20.118 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.510    20.628    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X68Y113        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.116    34.449    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X68Y113        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.251    34.700    
                         clock uncertainty           -0.035    34.665    
    SLICE_X68Y113        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    34.615    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.615    
                         arrival time                         -20.628    
  -------------------------------------------------------------------
                         slack                                 13.986    

Slack (MET) :             13.993ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.179ns  (logic 0.540ns (24.782%)  route 1.639ns (75.218%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 34.449 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.004ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.525    20.047    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X68Y117        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071    20.118 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.506    20.624    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X68Y113        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.116    34.449    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X68Y113        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.251    34.700    
                         clock uncertainty           -0.035    34.665    
    SLICE_X68Y113        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    34.618    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.618    
                         arrival time                         -20.625    
  -------------------------------------------------------------------
                         slack                                 13.993    

Slack (MET) :             14.006ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.138ns  (logic 0.541ns (25.304%)  route 1.597ns (74.696%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 34.473 - 33.333 ) 
    Source Clock Delay      (SCD):    1.779ns = ( 18.445 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.005ns, distribution 1.774ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.004ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.779    18.445    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    18.559 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.279    18.838    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X69Y120        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136    18.974 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.329    19.303    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X69Y120        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    19.522 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.366    19.888    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X69Y117        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072    19.960 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.623    20.583    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X72Y105        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.140    34.473    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y105        FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.199    34.672    
                         clock uncertainty           -0.035    34.637    
    SLICE_X72Y105        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    34.590    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.590    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                 14.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_EFF_SLICEM_C_CE)
                                                      0.000    17.533    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.533    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_FFF_SLICEM_C_CE)
                                                      0.000    17.533    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.533    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_GFF_SLICEM_C_CE)
                                                      0.000    17.533    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.533    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_HFF_SLICEM_C_CE)
                                                      0.000    17.533    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.533    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.002    17.531    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.531    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.002    17.531    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.531    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_GFF2_SLICEM_C_CE)
                                                     -0.002    17.531    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.531    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.421ns  (logic 0.095ns (22.565%)  route 0.326ns (77.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 17.814 - 16.667 ) 
    Source Clock Delay      (SCD):    0.825ns = ( 17.492 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.825ns (routing 0.004ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.005ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.825    17.492    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X70Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.541 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.108    17.649    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X69Y122        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046    17.694 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.218    17.913    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.147    17.813    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y121        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.281    17.533    
    SLICE_X69Y121        FDCE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.002    17.531    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.531    
                         arrival time                          17.913    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.129ns (23.583%)  route 0.418ns (76.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.817ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.817ns (routing 0.004ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.005ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.817     0.817    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y120        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y120        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.865 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.406     1.271    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X68Y120        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.081     1.352 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.012     1.364    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X68Y120        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.127     1.127    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X68Y120        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.306     0.821    
    SLICE_X68Y120        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     0.877    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.863ns  (logic 0.079ns (9.154%)  route 0.784ns (90.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 17.857 - 16.667 ) 
    Source Clock Delay      (SCD):    0.862ns = ( 17.528 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.862ns (routing 0.004ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.005ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          0.862    17.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y122        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    17.577 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.315    17.892    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y121        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030    17.923 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.469    18.392    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X3Y1 (CLOCK_ROOT)    net (fo=39, routed)          1.190    17.857    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X68Y122        FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.324    17.533    
    SLICE_X68Y122        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056    17.589    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.588    
                         arrival time                          18.392    
  -------------------------------------------------------------------
                         slack                                  0.803    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y119  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y119  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X68Y122  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.550         33.333      32.783     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X68Y120  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X70Y122  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X70Y122  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X72Y105  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X71Y109  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X71Y109  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y102  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X70Y108  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y111  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y111  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X68Y122  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X68Y122  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         16.666      16.391     SLICE_X69Y121  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.689ns (15.720%)  route 3.694ns (84.280%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 9.065 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.733ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     0.980 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=10, routed)          1.226     2.206    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X70Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     2.299 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           1.497     3.796    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X6Y18         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.110     9.065    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y18         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155     9.221    
                         clock uncertainty           -0.080     9.141    
    RAMB36_X6Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.699    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.689ns (16.223%)  route 3.558ns (83.777%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.733ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     0.980 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=10, routed)          1.226     2.206    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X70Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     2.299 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           1.361     3.660    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.126     9.081    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155     9.237    
                         clock uncertainty           -0.080     9.157    
    RAMB36_X6Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.715    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.709ns (18.045%)  route 3.220ns (81.955%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.733ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     0.905 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=10, routed)          0.809     1.714    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[5]
    SLICE_X70Y101        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.902 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=9, routed)           1.440     3.342    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.126     9.081    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155     9.237    
                         clock uncertainty           -0.080     9.157    
    RAMB36_X6Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     8.514    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.701ns (18.025%)  route 3.188ns (81.975%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.084 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.434ns (routing 0.794ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.434    -0.578    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y109        FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.464 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           0.590     0.126    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X69Y110        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     0.246 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=15, routed)          0.411     0.657    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Performance_Debug_Control.dbg_stop_if_delay_i_reg
    SLICE_X68Y108        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.040     0.697 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.525     1.222    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X71Y111        AND2B1L (Prop_CFF_SLICEM_SRI_O)
                                                      0.311     1.533 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.171     1.704    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X72Y111        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.820 r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.491     3.311    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129     9.084    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.155     9.240    
                         clock uncertainty           -0.080     9.160    
    RAMB36_X6Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     8.698    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.709ns (19.251%)  route 2.974ns (80.749%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 9.065 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.733ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     0.905 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=10, routed)          0.809     1.714    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[5]
    SLICE_X70Y101        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.902 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=9, routed)           1.194     3.096    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X6Y18         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.110     9.065    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y18         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155     9.221    
                         clock uncertainty           -0.080     9.141    
    RAMB36_X6Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     8.498    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.753ns (20.373%)  route 2.943ns (79.627%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.095 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.733ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     0.825 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.918    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     0.937 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     1.030    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.108     1.138 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=8, routed)           0.722     1.860    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X65Y94         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     2.045 r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           1.064     3.109    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X7Y18         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.140     9.095    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y18         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.155     9.250    
                         clock uncertainty           -0.080     9.170    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     8.581    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.689ns (18.018%)  route 3.135ns (81.982%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.095 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.140ns (routing 0.733ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     0.980 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=10, routed)          1.226     2.206    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X70Y103        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     2.299 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           0.938     3.237    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X7Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.140     9.095    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155     9.250    
                         clock uncertainty           -0.080     9.170    
    RAMB36_X7Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     8.728    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.772ns (21.104%)  route 2.886ns (78.896%))
  Logic Levels:           6  (CARRY8=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.920ns = ( 9.079 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.733ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     0.825 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.918    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     0.937 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     1.030    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.108     1.138 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=8, routed)           0.722     1.860    base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X65Y94         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     2.064 r  base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=8, routed)           1.007     3.071    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X6Y20         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.124     9.079    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y20         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.155     9.235    
                         clock uncertainty           -0.080     9.155    
    RAMB36_X6Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     8.566    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.869ns (22.832%)  route 2.937ns (77.168%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.918ns = ( 9.081 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.733ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.472 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/Q
                         net (fo=1, routed)           0.595     0.123    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[2]
    SLICE_X73Y107        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     0.308 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.308    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X73Y107        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     0.652 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.745    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X73Y108        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.134     0.879 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=48, routed)          0.658     1.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X70Y101        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.091     1.628 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=9, routed)           1.591     3.219    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.126     9.081    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y17         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155     9.237    
                         clock uncertainty           -0.080     9.157    
    RAMB36_X6Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.430     8.727    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.709ns (19.755%)  route 2.880ns (80.245%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 9.083 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.794ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.733ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.095    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.012 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.425    -0.587    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X68Y99         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.473 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[27]/Q
                         net (fo=6, routed)           0.878     0.405    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X65Y103        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132     0.537 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_23
    SLICE_X65Y103        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     0.713 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.093     0.806    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X65Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     0.905 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=10, routed)          0.809     1.714    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[5]
    SLICE_X70Y101        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.902 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=9, routed)           1.100     3.002    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X6Y19         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.128     9.083    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y19         RAMB36E2                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.155     9.239    
                         clock uncertainty           -0.080     9.159    
    RAMB36_X6Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     8.516    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  5.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.087ns (63.504%)  route 0.050ns (36.496%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.084ns (routing 0.376ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.084    -0.519    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[25].MEM_EX_Result_Inst/Clk
    SLICE_X64Y100        FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.471 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Gen_Bits[25].MEM_EX_Result_Inst/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.037    -0.434    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/mem_ex_result[6]
    SLICE_X64Y101        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016    -0.418 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[33].Gen_Instr_DFF/Using_FPGA.Native_i_1__5/O
                         net (fo=2, routed)           0.000    -0.418    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[25].MUXF7_I1/Using_FPGA.Native_1[0]
    SLICE_X64Y101        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.023    -0.395 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[25].MUXF7_I1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.013    -0.382    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/O5_out
    SLICE_X64Y101        FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.270    -0.615    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X64Y101        FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[25]/C
                         clock pessimism              0.148    -0.468    
    SLICE_X64Y101        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.412    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.121ns (routing 0.376ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.416ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.121    -0.482    base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X70Y167        FDRE                                         r  base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y167        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.433 r  base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.092    -0.341    base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X70Y168        FDRE                                         r  base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.314    -0.571    base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X70Y168        FDRE                                         r  base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.143    -0.428    
    SLICE_X70Y168        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.372    base_mb_i/adc_core_2/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.078ns (44.318%)  route 0.098ns (55.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.085ns (routing 0.376ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.416ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.085    -0.518    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X69Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.470 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.082    -0.388    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X68Y93         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030    -0.358 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.016    -0.342    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X68Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.269    -0.616    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X68Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.185    -0.431    
    SLICE_X68Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.375    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.078ns (46.707%)  route 0.089ns (53.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      1.069ns (routing 0.376ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.416ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.069    -0.534    base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y82         FDRE                                         r  base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.486 r  base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=1, routed)           0.073    -0.413    base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/slv_reg2[5]
    SLICE_X60Y82         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030    -0.383 r  base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.367    base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X60Y82         FDRE                                         r  base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.244    -0.641    base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y82         FDRE                                         r  base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.184    -0.457    
    SLICE_X60Y82         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.401    base_mb_i/adc_core_3/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.078ns (42.623%)  route 0.105ns (57.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.097ns (routing 0.376ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.416ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.097    -0.506    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y149        FDRE                                         r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.458 r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.089    -0.369    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X65Y150        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030    -0.339 r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.016    -0.323    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X65Y150        FDRE                                         r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.290    -0.595    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y150        FDRE                                         r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.182    -0.413    
    SLICE_X65Y150        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.357    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/mode_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      1.055ns (routing 0.376ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.416ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.055    -0.548    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X60Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/mode_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.500 r  base_mb_i/roic_interface_driver_0/U0/mode_reg_reg[14]/Q
                         net (fo=2, routed)           0.076    -0.424    base_mb_i/roic_interface_driver_0/U0/data_string[14]
    SLICE_X61Y90         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031    -0.393 r  base_mb_i/roic_interface_driver_0/U0/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.015    -0.378    base_mb_i/roic_interface_driver_0/U0/reg_data_out[14]
    SLICE_X61Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.232    -0.653    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X61Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/axi_rdata_reg[14]/C
                         clock pessimism              0.184    -0.469    
    SLICE_X61Y90         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.413    base_mb_i/roic_interface_driver_0/U0/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.079ns (44.134%)  route 0.100ns (55.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.085ns (routing 0.376ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.085    -0.518    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X69Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.470 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.085    -0.385    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X67Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031    -0.354 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.015    -0.339    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X67Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.270    -0.615    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X67Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism              0.185    -0.430    
    SLICE_X67Y93         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.374    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.078ns (42.391%)  route 0.106ns (57.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.097ns (routing 0.376ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.416ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.097    -0.506    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y149        FDRE                                         r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.458 r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.090    -0.368    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X65Y150        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030    -0.338 r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.322    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X65Y150        FDRE                                         r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.290    -0.595    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y150        FDRE                                         r  base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.182    -0.413    
    SLICE_X65Y150        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.357    base_mb_i/adc_core_1/U0/adc_core_v1_0_S00_AXI_inst/dc/FIFO_i/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.086ns (48.045%)  route 0.093ns (51.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.085ns (routing 0.376ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.416ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.085    -0.518    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X69Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.470 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.082    -0.388    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X68Y93         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038    -0.350 r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=1, routed)           0.011    -0.339    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X68Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.269    -0.616    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X68Y93         FDRE                                         r  base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.185    -0.431    
    SLICE_X68Y93         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.375    base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.086ns (routing 0.376ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.416ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.086    -0.517    base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y74         FDRE                                         r  base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.469 r  base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.068    -0.401    base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/slv_reg0[18]
    SLICE_X65Y75         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015    -0.386 r  base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.016    -0.370    base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X65Y75         FDRE                                         r  base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.275    -0.610    base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y75         FDRE                                         r  base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.148    -0.462    
    SLICE_X65Y75         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.406    base_mb_i/adc_core_0/U0/adc_core_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y19  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y19  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X6Y17  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X6Y17  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y18  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X7Y18  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X7Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X7Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X7Y19  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X7Y19  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X7Y17  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y18  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y18  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X7Y19  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y17  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X7Y18  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X6Y18  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y20  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack      156.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.081ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[17]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.215ns (33.545%)  route 2.407ns (66.455%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.231     4.083    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[17]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[17]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y117        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[17]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                156.081    

Slack (MET) :             156.081ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.215ns (33.545%)  route 2.407ns (66.455%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.231     4.083    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y117        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                156.081    

Slack (MET) :             156.081ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[19]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.215ns (33.545%)  route 2.407ns (66.455%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.231     4.083    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[19]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[19]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y117        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[19]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                156.081    

Slack (MET) :             156.081ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[20]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.215ns (33.545%)  route 2.407ns (66.455%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.231     4.083    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[20]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y117        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[20]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y117        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[20]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                156.081    

Slack (MET) :             156.093ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.215ns (33.657%)  route 2.395ns (66.343%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.219     4.071    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y115        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                156.093    

Slack (MET) :             156.093ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[6]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.215ns (33.657%)  route 2.395ns (66.343%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.219     4.071    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[6]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[6]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y115        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[6]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                156.093    

Slack (MET) :             156.093ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[7]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.215ns (33.657%)  route 2.395ns (66.343%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.219     4.071    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[7]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[7]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y115        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[7]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                156.093    

Slack (MET) :             156.093ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[8]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.215ns (33.657%)  route 2.395ns (66.343%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.071ns = ( 160.055 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.133ns (routing 1.029ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.219     4.071    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[8]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.133   160.055    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[8]__1/C
                         clock pessimism              0.283   160.338    
                         clock uncertainty           -0.128   160.211    
    SLICE_X65Y115        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047   160.164    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[8]__1
  -------------------------------------------------------------------
                         required time                        160.164    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                156.093    

Slack (MET) :             156.105ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.215ns (33.750%)  route 2.385ns (66.250%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.073ns = ( 160.057 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.029ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.209     4.061    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.135   160.057    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]__1/C
                         clock pessimism              0.283   160.340    
                         clock uncertainty           -0.128   160.213    
    SLICE_X65Y115        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047   160.166    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]__1
  -------------------------------------------------------------------
                         required time                        160.166    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                156.105    

Slack (MET) :             156.105ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[2]__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            159.984ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.215ns (33.750%)  route 2.385ns (66.250%))
  Logic Levels:           9  (CARRY8=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.073ns = ( 160.057 - 159.984 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.029ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.228     1.940    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X63Y115        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     2.125 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1/O
                         net (fo=1, routed)           0.000     2.125    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_10__1_n_0
    SLICE_X63Y115        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.255     2.380 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.407    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry_n_0
    SLICE_X63Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0/CO[7]
                         net (fo=1, routed)           0.027     2.453    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X63Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.472 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1/CO[7]
                         net (fo=1, routed)           0.027     2.499    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__1_n_0
    SLICE_X63Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.527 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2/CO[7]
                         net (fo=2, routed)           0.000     2.527    base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__2_n_0
    SLICE_X63Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.626 r  base_mb_i/roic_interface_driver_0/U0/sig/p_1_out_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.110     2.736    base_mb_i/roic_interface_driver_0/U0/sig/l_state1
    SLICE_X63Y119        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     2.852 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1/O
                         net (fo=32, routed)          1.209     4.061    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__1_i_1_n_0
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[2]__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.135   160.057    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X65Y115        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[2]__1/C
                         clock pessimism              0.283   160.340    
                         clock uncertainty           -0.128   160.213    
    SLICE_X65Y115        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047   160.166    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[2]__1
  -------------------------------------------------------------------
                         required time                        160.166    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                156.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    -0.053ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Net Delay (Source):      1.120ns (routing 0.564ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.628ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.120    -0.053    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.004 f  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/Q
                         net (fo=10, routed)          0.037     0.033    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg_n_0_[0]
    SLICE_X62Y125        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.016     0.049 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[0]_i_1/O
                         net (fo=1, routed)           0.015     0.064    base_mb_i/roic_interface_driver_0/U0/sig/cnt[0]_i_1_n_0
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.313    -0.081    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/C
                         clock pessimism              0.034    -0.048    
    SLICE_X62Y125        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.008    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.123ns
    Source Clock Delay      (SCD):    -0.084ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Net Delay (Source):      1.089ns (routing 0.564ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.628ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.089    -0.084    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y119        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.035 r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[1]/Q
                         net (fo=73, routed)          0.037     0.002    base_mb_i/roic_interface_driver_0/U0/sig/l_state[1]
    SLICE_X64Y119        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     0.017 r  base_mb_i/roic_interface_driver_0/U0/sig//FSM_sequential_l_state[2]_i_2/O
                         net (fo=1, routed)           0.016     0.033    base_mb_i/roic_interface_driver_0/U0/sig//FSM_sequential_l_state[2]_i_2_n_0
    SLICE_X64Y119        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.271    -0.123    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y119        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[2]/C
                         clock pessimism              0.045    -0.079    
    SLICE_X64Y119        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.023    base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.078ns (41.489%)  route 0.110ns (58.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.095ns
    Source Clock Delay      (SCD):    -0.057ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.116ns (routing 0.564ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.628ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.116    -0.057    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y124        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.009 r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/Q
                         net (fo=41, routed)          0.094     0.085    base_mb_i/roic_interface_driver_0/U0/sig/f_state__0[2]
    SLICE_X64Y124        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.030     0.115 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[3]_i_1/O
                         net (fo=1, routed)           0.016     0.131    base_mb_i/roic_interface_driver_0/U0/sig/cnt[3]_i_1_n_0
    SLICE_X64Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.299    -0.095    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[3]/C
                         clock pessimism              0.112     0.016    
    SLICE_X64Y124        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.072    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.079ns (42.021%)  route 0.109ns (57.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.095ns
    Source Clock Delay      (SCD):    -0.057ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.116ns (routing 0.564ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.628ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.116    -0.057    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y124        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.009 r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/Q
                         net (fo=41, routed)          0.094     0.085    base_mb_i/roic_interface_driver_0/U0/sig/f_state__0[2]
    SLICE_X64Y124        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.031     0.116 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     0.131    base_mb_i/roic_interface_driver_0/U0/sig/cnt[5]_i_1_n_0
    SLICE_X64Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.299    -0.095    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]/C
                         clock pessimism              0.112     0.016    
    SLICE_X64Y124        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.072    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.134ns
    Source Clock Delay      (SCD):    -0.098ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Net Delay (Source):      1.075ns (routing 0.564ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.628ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.075    -0.098    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.050 r  base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/Q
                         net (fo=2, routed)           0.040    -0.010    base_mb_i/roic_interface_driver_0/U0/sig/data
    SLICE_X62Y92         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.006 r  base_mb_i/roic_interface_driver_0/U0/sig/data_o_i_1/O
                         net (fo=1, routed)           0.016     0.022    base_mb_i/roic_interface_driver_0/U0/sig/data_o_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.260    -0.134    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/C
                         clock pessimism              0.041    -0.094    
    SLICE_X62Y92         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.038    base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.079ns (41.579%)  route 0.111ns (58.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.095ns
    Source Clock Delay      (SCD):    -0.057ns
    Clock Pessimism Removal (CPR):    -0.112ns
  Clock Net Delay (Source):      1.116ns (routing 0.564ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.628ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.116    -0.057    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y124        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.009 r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_f_state_reg[2]/Q
                         net (fo=41, routed)          0.095     0.086    base_mb_i/roic_interface_driver_0/U0/sig/f_state__0[2]
    SLICE_X64Y124        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031     0.117 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.133    base_mb_i/roic_interface_driver_0/U0/sig/cnt[1]_i_1_n_0
    SLICE_X64Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.299    -0.095    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]/C
                         clock pessimism              0.112     0.016    
    SLICE_X64Y124        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.072    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.078ns (63.415%)  route 0.045ns (36.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.153ns
    Source Clock Delay      (SCD):    -0.111ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      1.062ns (routing 0.564ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.628ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.062    -0.111    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.063 r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[56]/Q
                         net (fo=1, routed)           0.032    -0.031    base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg_n_0_[56]
    SLICE_X60Y92         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030    -0.001 r  base_mb_i/roic_interface_driver_0/U0/sig/current_data[56]_i_1/O
                         net (fo=2, routed)           0.013     0.012    base_mb_i/roic_interface_driver_0/U0/sig/current_data1_out[56]
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.241    -0.153    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[56]/C
                         clock pessimism              0.048    -0.106    
    SLICE_X60Y92         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056    -0.050    base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[56]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.101ns (66.447%)  route 0.051ns (33.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.153ns
    Source Clock Delay      (SCD):    -0.113ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      1.060ns (routing 0.564ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.628ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.060    -0.113    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.065 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[54]/Q
                         net (fo=2, routed)           0.039    -0.026    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg_n_0_[54]
    SLICE_X60Y92         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.053     0.027 r  base_mb_i/roic_interface_driver_0/U0/sig/current_data[54]_i_1/O
                         net (fo=2, routed)           0.012     0.039    base_mb_i/roic_interface_driver_0/U0/sig/current_data1_out[54]
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.241    -0.153    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[54]/C
                         clock pessimism              0.074    -0.079    
    SLICE_X60Y92         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.023    base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[54]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.078ns (62.400%)  route 0.047ns (37.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.149ns
    Source Clock Delay      (SCD):    -0.107ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      1.066ns (routing 0.564ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.628ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.066    -0.107    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048    -0.059 r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[50]/Q
                         net (fo=1, routed)           0.033    -0.026    base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg_n_0_[50]
    SLICE_X61Y93         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     0.004 r  base_mb_i/roic_interface_driver_0/U0/sig/current_data[50]_i_1/O
                         net (fo=2, routed)           0.014     0.018    base_mb_i/roic_interface_driver_0/U0/sig/current_data1_out[50]
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.245    -0.149    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[50]/C
                         clock pessimism              0.047    -0.103    
    SLICE_X61Y93         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056    -0.047    base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[50]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.078ns (61.905%)  route 0.048ns (38.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.153ns
    Source Clock Delay      (SCD):    -0.111ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      1.062ns (routing 0.564ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.628ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.062    -0.111    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.063 r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[55]/Q
                         net (fo=1, routed)           0.036    -0.027    base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg_n_0_[55]
    SLICE_X60Y92         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     0.003 r  base_mb_i/roic_interface_driver_0/U0/sig/current_data[55]_i_1/O
                         net (fo=2, routed)           0.012     0.015    base_mb_i/roic_interface_driver_0/U0/sig/current_data1_out[55]
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.241    -0.153    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X60Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[55]/C
                         clock pessimism              0.048    -0.106    
    SLICE_X60Y92         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056    -0.050    base_mb_i/roic_interface_driver_0/U0/sig/current_data_reg[55]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 79.992 }
Period(ns):         159.984
Sources:            { base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         159.984     158.605    BUFGCE_X0Y32     base_mb_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         159.984     158.913    MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X62Y124    base_mb_i/roic_interface_driver_0/U0/sig/itr_niwr_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X62Y92     base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X64Y119    base_mb_i/roic_interface_driver_0/U0/sig/lsync_i_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X61Y95     base_mb_i/roic_interface_driver_0/U0/sig/output_mode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X61Y95     base_mb_i/roic_interface_driver_0/U0/sig/output_mode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X61Y93     base_mb_i/roic_interface_driver_0/U0/sig/outstanding_request_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X61Y92     base_mb_i/roic_interface_driver_0/U0/sig/data_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         159.984     159.434    SLICE_X61Y92     base_mb_i/roic_interface_driver_0/U0/sig/data_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X61Y93     base_mb_i/roic_interface_driver_0/U0/sig/outstanding_request_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X61Y93     base_mb_i/roic_interface_driver_0/U0/sig/outstanding_request_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X63Y96     base_mb_i/roic_interface_driver_0/U0/sig/row_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X65Y88     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X65Y88     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X65Y88     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X65Y88     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X61Y96     base_mb_i/roic_interface_driver_0/U0/sig/row_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X63Y96     base_mb_i/roic_interface_driver_0/U0/sig/row_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X61Y96     base_mb_i/roic_interface_driver_0/U0/sig/row_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X62Y92     base_mb_i/roic_interface_driver_0/U0/sig/data_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X61Y95     base_mb_i/roic_interface_driver_0/U0/sig/output_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X61Y95     base_mb_i/roic_interface_driver_0/U0/sig/output_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X63Y125    base_mb_i/roic_interface_driver_0/U0/sig/data_t_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X62Y92     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X62Y91     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X64Y89     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X64Y89     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X64Y89     base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         79.992      79.717     SLICE_X65Y95     base_mb_i/roic_interface_driver_0/U0/sig/row_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_base_mb_clk_wiz_1_0
  To Clock:  clk_out3_base_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      158.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 79.992 }
Period(ns):         159.984
Sources:            { base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I            n/a            1.379         159.984     158.605    BUFGCE_X0Y26     base_mb_i/clk_wiz_1/inst/clkout3_buf/I
Min Period  n/a     MMCME3_ADV/CLKOUT2  n/a            1.071         159.984     158.913    MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_mb_clk_wiz_1_0
  To Clock:  clkfbout_base_mb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_mb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         9.999       8.620      BUFGCE_X0Y44     base_mb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_base_mb_clk_wiz_1_0
  To Clock:  clk_out1_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.079ns,  Total Violation       -0.143ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 1.242ns (44.902%)  route 1.524ns (55.098%))
  Logic Levels:           6  (CARRY8=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 9.116 - 9.999 ) 
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.371ns (routing 1.117ns, distribution 1.254ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.733ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.371     0.461    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y93         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.578 r  base_mb_i/roic_interface_driver_0/U0/sig/window_size_x_reg[2]/Q
                         net (fo=13, routed)          0.550     1.128    base_mb_i/roic_interface_driver_0/U0/sig/L[2]
    SLICE_X63Y113        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.189     1.317 f  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23/O
                         net (fo=1, routed)           0.207     1.524    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_23_n_0
    SLICE_X63Y113        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     1.712 f  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16/O
                         net (fo=6, routed)           0.421     2.133    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_16_n_0
    SLICE_X61Y116        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.147     2.280 r  base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.280    base_mb_i/roic_interface_driver_0/U0/sig/i__carry_i_3__0_n_0
    SLICE_X61Y116        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     2.619 r  base_mb_i/roic_interface_driver_0/U0/sig/d_state1_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.027     2.646    base_mb_i/roic_interface_driver_0/U0/sig/d_state1_inferred__0/i__carry_n_0
    SLICE_X61Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.144     2.790 r  base_mb_i/roic_interface_driver_0/U0/sig/d_state1_inferred__0/i__carry__0/CO[6]
                         net (fo=1, routed)           0.292     3.082    base_mb_i/roic_interface_driver_0/U0/sig/d_state1_inferred__0/i__carry__0_n_1
    SLICE_X61Y122        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.200 r  base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_2/O
                         net (fo=1, routed)           0.027     3.227    base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_2_n_0
    SLICE_X61Y122        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.161     9.116    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X61Y122        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]/C
                         clock pessimism             -0.035     9.082    
                         clock uncertainty           -0.248     8.834    
    SLICE_X61Y122        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.893    base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.527ns (21.759%)  route 1.895ns (78.241%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 9.121 - 9.999 ) 
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.395ns (routing 1.117ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.733ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.395     0.485    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y119        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.602 r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[0]/Q
                         net (fo=41, routed)          0.281     0.883    base_mb_i/roic_interface_driver_0/U0/sig/l_state[0]
    SLICE_X63Y119        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     1.068 r  base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_4/O
                         net (fo=1, routed)           0.265     1.333    base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_4_n_0
    SLICE_X63Y122        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.373 f  base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_3/O
                         net (fo=1, routed)           0.264     1.637    base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_3_n_0
    SLICE_X63Y122        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     1.822 r  base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_1/O
                         net (fo=2, routed)           1.085     2.907    base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_1_n_0
    SLICE_X63Y122        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.166     9.121    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X63Y122        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[0]/C
                         clock pessimism             -0.035     9.087    
                         clock uncertainty           -0.248     8.839    
    SLICE_X63Y122        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.789    base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.527ns (24.672%)  route 1.609ns (75.328%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 9.116 - 9.999 ) 
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.395ns (routing 1.117ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.733ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.395     0.485    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y119        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.602 r  base_mb_i/roic_interface_driver_0/U0/sig/FSM_sequential_l_state_reg[0]/Q
                         net (fo=41, routed)          0.281     0.883    base_mb_i/roic_interface_driver_0/U0/sig/l_state[0]
    SLICE_X63Y119        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     1.068 r  base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_4/O
                         net (fo=1, routed)           0.265     1.333    base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_4_n_0
    SLICE_X63Y122        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.373 f  base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_3/O
                         net (fo=1, routed)           0.264     1.637    base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_3_n_0
    SLICE_X63Y122        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     1.822 r  base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_1/O
                         net (fo=2, routed)           0.799     2.621    base_mb_i/roic_interface_driver_0/U0/sig/d_state[1]_i_1_n_0
    SLICE_X61Y122        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.161     9.116    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X61Y122        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]/C
                         clock pessimism             -0.035     9.082    
                         clock uncertainty           -0.248     8.834    
    SLICE_X61Y122        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.787    base_mb_i/roic_interface_driver_0/U0/sig/d_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.260ns (4.740%)  route 5.225ns (95.260%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.084 - 9.999 ) 
    Source Clock Delay      (SCD):    -3.498ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.399ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         2.346     0.436    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     0.613 f  base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1/O
                         net (fo=32, routed)          1.374     1.987    base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1_n_0
    SLICE_X60Y114        FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129     9.084    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[1]/C
                         clock pessimism             -0.035     9.050    
                         clock uncertainty           -0.248     8.802    
    SLICE_X60Y114        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     8.754    base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.260ns (4.740%)  route 5.225ns (95.260%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.084 - 9.999 ) 
    Source Clock Delay      (SCD):    -3.498ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.399ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         2.346     0.436    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     0.613 f  base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1/O
                         net (fo=32, routed)          1.374     1.987    base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1_n_0
    SLICE_X60Y114        FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129     9.084    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[3]/C
                         clock pessimism             -0.035     9.050    
                         clock uncertainty           -0.248     8.802    
    SLICE_X60Y114        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048     8.754    base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.260ns (4.740%)  route 5.225ns (95.260%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.084 - 9.999 ) 
    Source Clock Delay      (SCD):    -3.498ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.399ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         2.346     0.436    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     0.613 f  base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1/O
                         net (fo=32, routed)          1.374     1.987    base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1_n_0
    SLICE_X60Y114        FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129     9.084    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[5]/C
                         clock pessimism             -0.035     9.050    
                         clock uncertainty           -0.248     8.802    
    SLICE_X60Y114        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048     8.754    base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[5]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@9.999ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.260ns (4.740%)  route 5.225ns (95.260%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 9.084 - 9.999 ) 
    Source Clock Delay      (SCD):    -3.498ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.399ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.865     1.471    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    -3.498 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    -1.993    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -1.910 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         2.346     0.436    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     0.613 f  base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1/O
                         net (fo=32, routed)          1.374     1.987    base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1_n_0
    SLICE_X60Y114        FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611     6.535 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.880    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.955 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129     9.084    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[7]/C
                         clock pessimism             -0.035     9.050    
                         clock uncertainty           -0.248     8.802    
    SLICE_X60Y114        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048     8.754    base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@89.991ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        5.482ns  (logic 0.260ns (4.743%)  route 5.222ns (95.257%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 89.076 - 89.991 ) 
    Source Clock Delay      (SCD):    -3.498ns = ( 76.494 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.399ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516    80.508 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    80.598    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.598 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.865    81.463    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    76.494 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    77.999    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    78.082 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         2.346    80.428    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177    80.605 r  base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1/O
                         net (fo=32, routed)          1.371    81.976    base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1_n_0
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     89.991    89.991 r  
    AK17                                              0.000    89.991 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    89.991    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    90.309 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    90.360    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    90.360 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    91.138    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611    86.527 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    86.872    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    86.947 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129    89.076    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[0]/C
                         clock pessimism             -0.035    89.042    
                         clock uncertainty           -0.248    88.794    
    SLICE_X60Y114        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    88.747    base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[0]
  -------------------------------------------------------------------
                         required time                         88.747    
                         arrival time                         -81.976    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@89.991ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        5.482ns  (logic 0.260ns (4.743%)  route 5.222ns (95.257%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 89.076 - 89.991 ) 
    Source Clock Delay      (SCD):    -3.498ns = ( 76.494 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.399ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516    80.508 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    80.598    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.598 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.865    81.463    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    76.494 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    77.999    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    78.082 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         2.346    80.428    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177    80.605 r  base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1/O
                         net (fo=32, routed)          1.371    81.976    base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1_n_0
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     89.991    89.991 r  
    AK17                                              0.000    89.991 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    89.991    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    90.309 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    90.360    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    90.360 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    91.138    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611    86.527 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    86.872    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    86.947 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129    89.076    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[2]/C
                         clock pessimism             -0.035    89.042    
                         clock uncertainty           -0.248    88.794    
    SLICE_X60Y114        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    88.747    base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[2]
  -------------------------------------------------------------------
                         required time                         88.747    
                         arrival time                         -81.976    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_base_mb_clk_wiz_1_0 rise@89.991ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        5.482ns  (logic 0.260ns (4.743%)  route 5.222ns (95.257%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 89.076 - 89.991 ) 
    Source Clock Delay      (SCD):    -3.498ns = ( 76.494 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.399ns, distribution 0.466ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.733ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516    80.508 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    80.598    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.598 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.865    81.463    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.969    76.494 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.505    77.999    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    78.082 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         2.346    80.428    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177    80.605 r  base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1/O
                         net (fo=32, routed)          1.371    81.976    base_mb_i/roic_interface_driver_0/U0/sig/data_group[31]_i_1_n_0
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     89.991    89.991 r  
    AK17                                              0.000    89.991 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    89.991    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    90.309 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    90.360    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    90.360 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    91.138    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.611    86.527 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    86.872    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    86.947 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.129    89.076    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X60Y114        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[4]/C
                         clock pessimism             -0.035    89.042    
                         clock uncertainty           -0.248    88.794    
    SLICE_X60Y114        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    88.747    base_mb_i/roic_interface_driver_0/U0/sig/data_group_reg[4]
  -------------------------------------------------------------------
                         required time                         88.747    
                         arrival time                         -81.976    
  -------------------------------------------------------------------
                         slack                                  6.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.079ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/roic_clk_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.027ns (1.554%)  route 1.711ns (98.446%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        1.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.416ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.115    -0.058    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/roic_clk_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.274    -0.611    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X61Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/roic_clk_edge_reg/C
                         clock pessimism              0.329    -0.283    
                         clock uncertainty            0.248    -0.035    
    SLICE_X61Y120        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.021    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk_edge_reg
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/roic_clk_hist_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@79.992ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        1.725ns  (logic 0.027ns (1.565%)  route 1.698ns (98.434%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 79.354 - 79.992 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 78.196 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.416ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196    80.188 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028    80.216    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.216 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405    80.621    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    78.196 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    78.792    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    78.819 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.102    79.921    base_mb_i/roic_interface_driver_0/U0/roic_clk
    SLICE_X63Y90         FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/roic_clk_hist_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     79.992    79.992 r  
    AK17                                              0.000    79.992 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452    80.444 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048    80.492    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.492 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457    80.949    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    77.868 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    78.076    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    78.107 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.247    79.354    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/roic_clk_hist_reg/C
                         clock pessimism              0.329    79.682    
                         clock uncertainty            0.248    79.930    
    SLICE_X63Y90         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    79.986    base_mb_i/roic_interface_driver_0/U0/roic_clk_hist_reg
  -------------------------------------------------------------------
                         required time                        -79.986    
                         arrival time                          79.921    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/new_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.090ns (5.034%)  route 1.698ns (94.966%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.416ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.086    -0.087    base_mb_i/roic_interface_driver_0/U0/roic_clk
    SLICE_X63Y90         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.063    -0.024 r  base_mb_i/roic_interface_driver_0/U0/new_data_i_1/O
                         net (fo=1, routed)           0.016    -0.008    base_mb_i/roic_interface_driver_0/U0/new_data_i_1_n_0
    SLICE_X63Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/new_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.244    -0.641    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/new_data_reg/C
                         clock pessimism              0.329    -0.313    
                         clock uncertainty            0.248    -0.065    
    SLICE_X63Y90         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.009    base_mb_i/roic_interface_driver_0/U0/new_data_reg
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/new_data_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@79.992ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        1.806ns  (logic 0.091ns (5.039%)  route 1.715ns (94.961%))
  Logic Levels:           2  (BUFGCE=1 LUT4=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns = ( 79.347 - 79.992 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 78.196 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.416ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196    80.188 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028    80.216    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.216 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405    80.621    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    78.196 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    78.792    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    78.819 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.103    79.922    base_mb_i/roic_interface_driver_0/U0/roic_clk
    SLICE_X65Y90         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.064    79.986 f  base_mb_i/roic_interface_driver_0/U0/new_data_trig_i_1/O
                         net (fo=1, routed)           0.016    80.002    base_mb_i/roic_interface_driver_0/U0/new_data_trig_i_1_n_0
    SLICE_X65Y90         FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/new_data_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     79.992    79.992 r  
    AK17                                              0.000    79.992 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452    80.444 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048    80.492    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.492 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457    80.949    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    77.868 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    78.076    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    78.107 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.240    79.347    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X65Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/new_data_trig_reg/C
                         clock pessimism              0.329    79.675    
                         clock uncertainty            0.248    79.923    
    SLICE_X65Y90         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    79.979    base_mb_i/roic_interface_driver_0/U0/new_data_trig_reg
  -------------------------------------------------------------------
                         required time                        -79.979    
                         arrival time                          80.002    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@79.992ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        2.283ns  (logic 0.091ns (3.986%)  route 2.192ns (96.014%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 79.398 - 79.992 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 78.196 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.416ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196    80.188 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028    80.216    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.216 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405    80.621    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    78.196 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    78.792    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    78.819 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.082    79.901    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064    79.965 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1/O
                         net (fo=32, routed)          0.514    80.479    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     79.992    79.992 r  
    AK17                                              0.000    79.992 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452    80.444 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048    80.492    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.492 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457    80.949    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    77.868 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    78.076    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    78.107 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.291    79.398    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]__2/C
                         clock pessimism              0.329    79.726    
                         clock uncertainty            0.248    79.974    
    SLICE_X64Y120        FDRE (Hold_DFF_SLICEM_C_CE)
                                                      0.000    79.974    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]__2
  -------------------------------------------------------------------
                         required time                        -79.974    
                         arrival time                          80.479    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@79.992ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        2.283ns  (logic 0.091ns (3.986%)  route 2.192ns (96.014%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 79.398 - 79.992 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 78.196 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.416ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196    80.188 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028    80.216    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.216 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405    80.621    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    78.196 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    78.792    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    78.819 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.082    79.901    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064    79.965 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1/O
                         net (fo=32, routed)          0.514    80.479    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     79.992    79.992 r  
    AK17                                              0.000    79.992 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452    80.444 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048    80.492    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.492 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457    80.949    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    77.868 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    78.076    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    78.107 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.291    79.398    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]__2/C
                         clock pessimism              0.329    79.726    
                         clock uncertainty            0.248    79.974    
    SLICE_X64Y120        FDRE (Hold_CFF_SLICEM_C_CE)
                                                      0.000    79.974    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]__2
  -------------------------------------------------------------------
                         required time                        -79.974    
                         arrival time                          80.479    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[13]__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@79.992ns - clk_out2_base_mb_clk_wiz_1_0 fall@79.992ns)
  Data Path Delay:        2.283ns  (logic 0.091ns (3.986%)  route 2.192ns (96.014%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 79.398 - 79.992 ) 
    Source Clock Delay      (SCD):    -1.796ns = ( 78.196 - 79.992 ) 
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.416ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 fall edge)
                                                     79.992    79.992 f  
    AK17                                              0.000    79.992 f  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196    80.188 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028    80.216    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.216 f  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405    80.621    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    78.196 f  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    78.792    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    78.819 f  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.082    79.901    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064    79.965 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1/O
                         net (fo=32, routed)          0.514    80.479    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[13]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                     79.992    79.992 r  
    AK17                                              0.000    79.992 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000    79.992    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452    80.444 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048    80.492    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    80.492 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457    80.949    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    77.868 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    78.076    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    78.107 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.291    79.398    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[13]__2/C
                         clock pessimism              0.329    79.726    
                         clock uncertainty            0.248    79.974    
    SLICE_X64Y120        FDRE (Hold_BFF_SLICEM_C_CE)
                                                      0.000    79.974    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[13]__2
  -------------------------------------------------------------------
                         required time                        -79.974    
                         arrival time                          80.479    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.091ns (3.982%)  route 2.194ns (96.018%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.416ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.082    -0.091    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064    -0.027 f  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1/O
                         net (fo=32, routed)          0.516     0.489    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1_n_0
    SLICE_X64Y120        FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.291    -0.594    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]__2/C
                         clock pessimism              0.329    -0.266    
                         clock uncertainty            0.248    -0.018    
    SLICE_X64Y120        FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.001    -0.019    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]__2
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.091ns (3.982%)  route 2.194ns (96.018%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.416ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.082    -0.091    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064    -0.027 f  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1/O
                         net (fo=32, routed)          0.516     0.489    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1_n_0
    SLICE_X64Y120        FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.291    -0.594    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]__2/C
                         clock pessimism              0.329    -0.266    
                         clock uncertainty            0.248    -0.018    
    SLICE_X64Y120        FDRE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.001    -0.019    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]__2
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                            (clock source 'clk_out2_base_mb_clk_wiz_1_0'  {rise@0.000ns fall@79.992ns period=159.984ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[14]__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.091ns (3.982%)  route 2.194ns (96.018%))
  Logic Levels:           2  (BUFGCE=1 LUT6=1)
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    -1.796ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.405ns (routing 0.237ns, distribution 0.168ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.416ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.596    -1.200    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.173 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=268, routed)         1.082    -0.091    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y122        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064    -0.027 f  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1/O
                         net (fo=32, routed)          0.516     0.489    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]__2_i_1_n_0
    SLICE_X64Y120        FDRE                                         f  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[14]__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.916    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.885 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.291    -0.594    base_mb_i/roic_interface_driver_0/U0/sig/s00_axi_aclk
    SLICE_X64Y120        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[14]__2/C
                         clock pessimism              0.329    -0.266    
                         clock uncertainty            0.248    -0.018    
    SLICE_X64Y120        FDRE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.001    -0.019    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[14]__2
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_mb_clk_wiz_1_0
  To Clock:  clk_out2_base_mb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.905ns  (logic 0.307ns (6.259%)  route 4.598ns (93.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.051ns = ( 160.035 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.029ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.263   154.279    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.113   160.035    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[51]/C
                         clock pessimism             -0.035   160.001    
                         clock uncertainty           -0.248   159.753    
    SLICE_X64Y90         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050   159.703    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[51]
  -------------------------------------------------------------------
                         required time                        159.703    
                         arrival time                        -154.279    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.763ns  (logic 0.307ns (6.446%)  route 4.456ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.121   154.137    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[12]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050   159.705    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[12]
  -------------------------------------------------------------------
                         required time                        159.705    
                         arrival time                        -154.137    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.763ns  (logic 0.307ns (6.446%)  route 4.456ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.121   154.137    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[14]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050   159.705    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[14]
  -------------------------------------------------------------------
                         required time                        159.705    
                         arrival time                        -154.137    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.763ns  (logic 0.307ns (6.446%)  route 4.456ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.121   154.137    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[36]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050   159.705    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[36]
  -------------------------------------------------------------------
                         required time                        159.705    
                         arrival time                        -154.137    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.763ns  (logic 0.307ns (6.446%)  route 4.456ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.121   154.137    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[9]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050   159.705    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[9]
  -------------------------------------------------------------------
                         required time                        159.705    
                         arrival time                        -154.137    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.760ns  (logic 0.307ns (6.450%)  route 4.453ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.118   154.134    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[11]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047   159.708    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[11]
  -------------------------------------------------------------------
                         required time                        159.708    
                         arrival time                        -154.134    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.760ns  (logic 0.307ns (6.450%)  route 4.453ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.118   154.134    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[13]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047   159.708    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[13]
  -------------------------------------------------------------------
                         required time                        159.708    
                         arrival time                        -154.134    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.760ns  (logic 0.307ns (6.450%)  route 4.453ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.118   154.134    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[15]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047   159.708    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[15]
  -------------------------------------------------------------------
                         required time                        159.708    
                         arrival time                        -154.134    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.760ns  (logic 0.307ns (6.450%)  route 4.453ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.053ns = ( 160.037 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.029ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.118   154.134    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.115   160.037    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y90         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[8]/C
                         clock pessimism             -0.035   160.003    
                         clock uncertainty           -0.248   159.755    
    SLICE_X62Y90         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047   159.708    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[8]
  -------------------------------------------------------------------
                         required time                        159.708    
                         arrival time                        -154.134    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out2_base_mb_clk_wiz_1_0 rise@159.984ns - clk_out1_base_mb_clk_wiz_1_0 rise@149.985ns)
  Data Path Delay:        4.763ns  (logic 0.307ns (6.446%)  route 4.456ns (93.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.063ns = ( 160.047 - 159.984 ) 
    Source Clock Delay      (SCD):    -0.611ns = ( 149.374 - 149.985 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 0.794ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.125ns (routing 1.029ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                    149.985   149.985 r  
    AK17                                              0.000   149.985 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   149.985    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516   150.501 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   150.591    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   150.591 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   151.456    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.969   146.487 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403   146.890    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   146.973 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        2.401   149.374    base_mb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X71Y117        FDRE                                         r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114   149.488 r  base_mb_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          3.335   152.823    base_mb_i/roic_interface_driver_0/U0/sig/peripheral_aresetn[0]_bufg_place
    SLICE_X61Y92         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.193   153.016 r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1/O
                         net (fo=71, routed)          1.121   154.137    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send[70]_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000   159.984    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318   160.302 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   160.353    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.353 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   161.131    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.611   156.520 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.327   157.847    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   157.922 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         2.125   160.047    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y92         FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[0]/C
                         clock pessimism             -0.035   160.013    
                         clock uncertainty           -0.248   159.765    
    SLICE_X62Y92         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050   159.715    base_mb_i/roic_interface_driver_0/U0/sig/data_to_send_reg[0]
  -------------------------------------------------------------------
                         required time                        159.715    
                         arrival time                        -154.137    
  -------------------------------------------------------------------
                         slack                                  5.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.093ns (6.869%)  route 1.261ns (93.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.628ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          0.794     0.307    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y124        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.352 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1/O
                         net (fo=32, routed)          0.467     0.819    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1_n_0
    SLICE_X63Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.304    -0.090    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X63Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[16]/C
                         clock pessimism              0.329     0.238    
                         clock uncertainty            0.248     0.486    
    SLICE_X63Y124        FDRE (Hold_DFF_SLICEL_C_CE)
                                                      0.000     0.486    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.093ns (6.869%)  route 1.261ns (93.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.628ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          0.794     0.307    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y124        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.352 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1/O
                         net (fo=32, routed)          0.467     0.819    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1_n_0
    SLICE_X63Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.304    -0.090    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X63Y124        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]/C
                         clock pessimism              0.329     0.238    
                         clock uncertainty            0.248     0.486    
    SLICE_X63Y124        FDRE (Hold_CFF_SLICEL_C_CE)
                                                      0.000     0.486    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/lsync_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.048ns (3.569%)  route 1.297ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.125ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.628ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          1.297     0.810    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X64Y119        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/lsync_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.269    -0.125    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X64Y119        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/lsync_i_reg/C
                         clock pessimism              0.329     0.203    
                         clock uncertainty            0.248     0.451    
    SLICE_X64Y119        FDRE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.002     0.449    base_mb_i/roic_interface_driver_0/U0/sig/lsync_i_reg
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.093ns (6.671%)  route 1.301ns (93.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.628ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          0.794     0.307    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y124        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.352 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1/O
                         net (fo=32, routed)          0.507     0.859    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1_n_0
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.313    -0.081    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]/C
                         clock pessimism              0.329     0.247    
                         clock uncertainty            0.248     0.495    
    SLICE_X62Y125        FDRE (Hold_BFF_SLICEM_C_CE)
                                                      0.000     0.495    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.093ns (6.671%)  route 1.301ns (93.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.628ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          0.794     0.307    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y124        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.352 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1/O
                         net (fo=32, routed)          0.507     0.859    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1_n_0
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.313    -0.081    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]/C
                         clock pessimism              0.329     0.247    
                         clock uncertainty            0.248     0.495    
    SLICE_X62Y125        FDRE (Hold_DFF_SLICEM_C_CE)
                                                      0.000     0.495    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.093ns (6.671%)  route 1.301ns (93.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.081ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.628ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          0.794     0.307    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y124        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.352 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1/O
                         net (fo=32, routed)          0.507     0.859    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1_n_0
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.313    -0.081    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X62Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[4]/C
                         clock pessimism              0.329     0.247    
                         clock uncertainty            0.248     0.495    
    SLICE_X62Y125        FDRE (Hold_CFF_SLICEM_C_CE)
                                                      0.000     0.495    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.093ns (6.667%)  route 1.302ns (93.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.085ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.628ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          0.794     0.307    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y124        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.352 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1/O
                         net (fo=32, routed)          0.508     0.860    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1_n_0
    SLICE_X63Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.309    -0.085    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X63Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]/C
                         clock pessimism              0.329     0.243    
                         clock uncertainty            0.248     0.491    
    SLICE_X63Y125        FDRE (Hold_HFF_SLICEL_C_CE)
                                                      0.000     0.491    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.093ns (6.667%)  route 1.302ns (93.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.085ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.628ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          0.794     0.307    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y124        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     0.352 r  base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1/O
                         net (fo=32, routed)          0.508     0.860    base_mb_i/roic_interface_driver_0/U0/sig/cnt[31]_i_1_n_0
    SLICE_X63Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.309    -0.085    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X63Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]/C
                         clock pessimism              0.329     0.243    
                         clock uncertainty            0.248     0.491    
    SLICE_X63Y125        FDRE (Hold_GFF_SLICEL_C_CE)
                                                      0.000     0.491    base_mb_i/roic_interface_driver_0/U0/sig/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/fsync_i_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.048ns (3.486%)  route 1.329ns (96.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.111ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.628ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          1.329     0.842    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X61Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/fsync_i_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.283    -0.111    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X61Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/fsync_i_reg_lopt_replica/C
                         clock pessimism              0.329     0.217    
                         clock uncertainty            0.248     0.465    
    SLICE_X61Y125        FDRE (Hold_EFF_SLICEM_C_CE)
                                                      0.000     0.465    base_mb_i/roic_interface_driver_0/U0/sig/fsync_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_base_mb_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            base_mb_i/roic_interface_driver_0/U0/sig/data_t_valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_base_mb_clk_wiz_1_0  {rise@0.000ns fall@79.992ns period=159.984ns})
  Path Group:             clk_out2_base_mb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_base_mb_clk_wiz_1_0 rise@0.000ns - clk_out1_base_mb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.048ns (3.414%)  route 1.358ns (96.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.068ns (routing 0.376ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.628ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.425    -1.796 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.630    base_mb_i/clk_wiz_1/inst/clk_out1_base_mb_clk_wiz_1_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.603 r  base_mb_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=3118, routed)        1.068    -0.535    base_mb_i/roic_interface_driver_0/U0/s00_axi_aclk
    SLICE_X63Y89         FDSE                                         r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.487 r  base_mb_i/roic_interface_driver_0/U0/control_reg_reg[0]/Q
                         net (fo=15, routed)          1.358     0.871    base_mb_i/roic_interface_driver_0/U0/sig/Q[0]
    SLICE_X63Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_t_valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_base_mb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    base_mb_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.081    -2.124 r  base_mb_i/clk_wiz_1/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.699    -1.425    base_mb_i/clk_wiz_1/inst/clk_out2_base_mb_clk_wiz_1_0
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.394 r  base_mb_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=268, routed)         1.312    -0.082    base_mb_i/roic_interface_driver_0/U0/sig/roic_clk
    SLICE_X63Y125        FDRE                                         r  base_mb_i/roic_interface_driver_0/U0/sig/data_t_valid_reg/C
                         clock pessimism              0.329     0.246    
                         clock uncertainty            0.248     0.494    
    SLICE_X63Y125        FDRE (Hold_DFF_SLICEL_C_CE)
                                                      0.000     0.494    base_mb_i/roic_interface_driver_0/U0/sig/data_t_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.377    





