================================================================================ 
Commit: 50d70553aef096df2f751bc462a738eeefca642f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:40:03 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Dec 19 18:51:50 2018 -0800
Original commit date: Wed Dec 19 18:51:50 2018 -0800
Original commit hash: 1a824d36cf2f583033e03d0f4483573a76e68fcd

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 80c2809860494bbd557ff19128f0e14ffeb84db6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:40:01 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit NVS

Wed Dec 19 18:41:51 2018 -0800
Original commit date: Wed Dec 19 18:41:51 2018 -0800
Original commit hash: aca3279a2b6c23bba989f777a2bdd57927b1475c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h

================================================================================ 
Commit: 6815fd698fa39d611ae9fb6b8d7703a87e951a26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:39:12 2018 -0800 
-------------------------------------------------------------------------------- 
* [TeamCity] Auto-Commit FSP

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Include/FspmUpd.h
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspPkg/Include/FspmUpd.h
CannonLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 3de64d61cbcc5cc4ae7d6530142cf8a4b714c03f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:30:07 2018 -0800 
-------------------------------------------------------------------------------- 
Setup: Platform/PCH TXT capability  supported information into platform inromation setup

Added back Platform/PCH Txt capbility into setup;
The value of the setup will be supported only when both CPU and PCH are TXT capable

Hsd-es-id: 2204202764
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204202764
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Dec 7 11:18:40 2018 -0800
Change-Id: Ic83ad46035868a5ae4ffc6096e62a47fac8e0533
Original commit hash: fa7d003adcdb3a23e33191f658e3d3e7f2fa8352

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/Main.vfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: c2c77075992939ac5786691f5b738a3258bea140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:30:06 2018 -0800 
-------------------------------------------------------------------------------- 
Enable CFL-H Iommu support

1) Platform PEI PMR clean up. At PEI phase, using IOP PMR to protect whole memory range
2) Becase CFL and WHL could share the same board, check board ID is not insufficient for indicating if we should enable iommu or not, re-wrote the checking machinisem and extend the support if other projects specific SKU need the same changes.
3) Create CFL-H exception list
4) Increase PcdS3AcpiReservedMemorySize size to avoid S3 resume memory out of resources issue

Hsd-es-id: 2206351793
Original commit date: Fri Dec 14 16:32:31 2018 +0800
Change-Id: I75c1f5c5f5b6faf44b5a6498e8f0d1595393aff7
Original commit hash: f9359c4f9d9a614d9e83d09fa9dc6921b61b3c86

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeCheckIommuSupportLib.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeCheckIommuSupportLib/DxeCheckIommuSupportLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeCheckIommuSupportLib/DxeCheckIommuSupportLib.inf
CannonLakePlatSamplePkg/Features/Tbt/Library/PeiCheckIommuSupportLib/PeiCheckIommuSupportLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/PeiCheckIommuSupportLib/PeiCheckIommuSupportLib.inf
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePeiFsp.inf
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
CannonLakePlatSamplePkg/Features/Tbt/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/Setup/Setup.inf
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 50611b87a7333990feddfc54e8acefd34cbdf667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:30:04 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Dec 19 21:29:37 2018 +0000
Original commit date: Wed Dec 19 21:29:37 2018 +0000
Original commit hash: 736eca87ea4b1c35aec8fa4f2ab71e851d6f513e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 572aeb7674e42022a66ba677dd29cda388508051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:30:02 2018 -0800 
-------------------------------------------------------------------------------- 
S5 wake enabling using RTC.

This feature was already available. But we need to set Time from BIOS setup page. Which was not convenient.
So removing these BIOS setup option so that Using Tools from OS System wake up time can be set easily.

Hsd-es-id: 1606794170
Tracker-link: <http link to related tracker>
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Dec 18 20:30:16 2018 +0530
Change-Id: Ib1dd171467abc5ebfe23bb3b847a1555a8b3d619
Original commit hash: 995cb02e1f2391203751b379c3960d97d4d47a7f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
CannonLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: e3b8b3c7ee71a17060ceff0e0bd02179a505fd24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:30:01 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [1306079447][CFL][MRC] Add Margin per bit print in end of MRC

When Rank Margin Tool Bit is enabled, a new print at the end of the step has been added to summarize the Per-Bit Margin results within the serial log.

Hsd-es-id: 1306079447
Original commit date: Mon Dec 3 13:45:18 2018 -0800
Change-Id: I49dc716d865be0a6a012dec2b93ab8782bb6b70f
Original commit hash: a16e5d797f59a017a36ec8fe27c59079211b27b7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 68982ae0a05d4c4aecd821595f641484c40239d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:59 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Dec 19 11:38:49 2018 -0800
Original commit date: Wed Dec 19 11:38:49 2018 -0800
Original commit hash: 7ff2ec898a7ae8ed330b46dd643309501851bf32

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8d284dec9b80697b25707ad0c3095fd28796c24e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:58 2018 -0800 
-------------------------------------------------------------------------------- 
[CFL/WHL] Increase BIOS size to 11MB

Adding another 1MB in BIOS size to support preboot CNV for CcP.

Hsd-es-id: 1506963755
Original commit date: Mon Dec 3 17:34:10 2018 +0800
Change-Id: I862c33a55b3efbb8bae4582ccb52d78340b576fe
Original commit hash: 206bc2daca80b325a64ee771eb7e14543d3741f1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Capsulebuild.bat
CannonLakePlatSamplePkg/FlashMap/SIZE_110_FSP_WRAPPER.fdf
CannonLakePlatSamplePkg/FlashMap/SIZE_110_TRUSTED_DEVICE_SETUP.fdf
CannonLakePlatSamplePkg/FlashMap/SIZE_110_UEFI_BOOT.fdf
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/SplitFv.py
CannonLakePlatSamplePkg/bld.bat
CannonLakePlatSamplePkg/capsulebuild.bat
CannonLakePlatSamplePkg/postbuild.bat
CannonLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: 583e40e3ec8d537c3b5856bfc7ad79756505c9a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:56 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg/SystemAgent: [CFL] SMBIOS Type 17 Form Factor returned DIMM when connected SO-DIMM which SPD Module type = 0x09(SO-UDIMM)

Issue:
SMBIOS Type 17 should properly report DIMM Form Factor, however when SPD Module Type = 0x09 is installed, the form factor is incorrect.

Solution:
Add SPD Module type 0x09 to the SMBIOS Type 17 processing so that the proper Form Factor is reported in SMBIOS table.

Hsd-es-id: 1506940152
Original commit date: Mon Dec 3 10:55:08 2018 -0800
Change-Id: Ibcbedda6ea05f83532f15631cd6433ef4848e884
Original commit hash: 4eb8a2cced0ed2aeb6b321cef35528027147fef7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosMemory.h
CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 6d469e2f2bee917ce06cda1496a929a685a3e3e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:54 2018 -0800 
-------------------------------------------------------------------------------- 
[WHL] TBT Type-C ports setting are not sync.

Create SSDT table for WHL with TBT enabled.

Hsd-es-id: 1506865308
Original commit date: Tue Nov 13 16:36:27 2018 +0800
Change-Id: I336910cb8d5826be49e9290192c527076b813215
Original commit hash: b9ebbe41f9777e0382afde8a2cc862ee5ccc90ce

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWhlUDdr4TbtRvp.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 12fcb611af2aca8637e4153a5af628ac49fdf139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:53 2018 -0800 
-------------------------------------------------------------------------------- 
Enable PEP Constraint in BIOS set-up for PCIe RP which maps to TBT controller.

Adding TBT PEP Support for CNL, CFL and WHL platform.

Hsd-es-id: 1605318579
Tracker-link: <http link to related tracker>
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Oct 26 21:26:55 2018 +0530
Change-Id: Icda9a33ae5ca4f356bf1f6e8abbd3d47f828c37a
Original commit hash: 12f40ece38da127bca7a07846ce440c36be2e6db

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/Protocol/TbtNvsArea.h
CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
CannonLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: b6b0dae9dd219b73b92902748e9a4ed2fa38ba64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:51 2018 -0800 
-------------------------------------------------------------------------------- 
[1606828614] Reset slave device(SPD) holds the SMBDAT line low in RC

Based on SMBus spec 4.2.5 SMBDAT low timeout
It's possible that a malfunctioning device holds the SMBDAT line low indefinitely.
This would prevent the master from issuing a STOP condition and ending a transaction.
At this time there is no specification on the maximum time that a device can hold
SMBDAT low after the master raises SMBCLK after the last bit of a transaction.
Such a specification is under consideration for future revisions of the SMBus specification.
In the meantime, the recommendation is that if SMBDAT is still low t(TIMEOUT.MAX)
after SMBCLK has gone high at the end of a transaction the master should hold SMBCLK
low for at lesat t(TIMEOUT.MAX) in an attempt to reset the SMBus interface of all of
the devices on the bus.

Check the error condition by:
Normal case:
  1. SMBC.SMBDATA_CUR_STS (bit1) = 1
  2. SMBC.SMBCLK_CUR_STS (bit0) = 1
  3. HSTS.HBUSY (bit0) = 0
Error case:
  1. SMBC.SMBDATA_CUR_STS (bit1) = 0
  2. SMBC.SMBCLK_CUR_STS (bit0) = 1
  3. HSTS.HBUSY (bit0) = 0

Force to reset SMBus:
  1. SMBC.SMBCLK_CTL (bit2) = 0
  2. HCFG.SSRESET (bit3) = 1
  3. Wait for 35ms
  4. SMBC.SMBCLK_CTL (bit2) = 1

Hsd-es-id: 1606828614
Original commit date: Fri Dec 7 16:50:18 2018 +0800
Change-Id: Ibd104cd3cc4ed3559f4ae02e2f8aeb217ac70e14
Original commit hash: ee09baf08788d92cbfb344a16d4c0ef6d3a7b480

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiSmbusLib/PeiSmbusLib.inf

================================================================================ 
Commit: 805ad88625045ecb798bcd2205a9c800378921e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:48 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Fix WCM hang issue in browsers who support
more than one forms being activated simultaneously

* V2 Change a typo in commit title

* Current WCM assumes that user operates step by step, but this assumption is not
correct. Some browsers support more than one forms being activated simultaneously.
Like AMI Bios will activate all Forms when entering Bios Setup, that will trigger
ASSERT in WCM Config Access Callback since no profile are selected at that time.
This patch is to fix this issue.

Hsd-es-id: <223751>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Thu Nov 1 15:54:54 2018 +0800
Change-Id: I1e6d50870db47e32342219ff1514656505f86e3b
Original commit hash: b8d98064bd05553f360cd213900e560aad897fd9

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c

================================================================================ 
Commit: 64a83b6eb676eb577ff8f084e8de245d4861f063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:46 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 18 23:11:07 2018 +0000
Original commit date: Tue Dec 18 23:11:07 2018 +0000
Original commit hash: c80c24c31c2089960e612a5caa952ac02eee9ec3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d647ade4eefe78505385409753cd4341361fdaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:44 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 18 23:03:48 2018 +0000
Original commit date: Tue Dec 18 23:03:48 2018 +0000
Original commit hash: 4abf4bcd6d02a84ee239732954280a2cddab6e23

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a25757043ec26a89f58e8c97e337e95c1b4c1ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:42 2018 -0800 
-------------------------------------------------------------------------------- 
[CFL-H82 Pre-OS Virtual keyboard not disappear when tap on it.

 Refer HSD2203263578, merge change from ICL.

Hsd-es-id: 2205552316
Original commit date: Tue Oct 30 11:45:19 2018 +0800
Change-Id: I66204e9c9926e44b45f17243529ba0a149f354f7
Original commit hash: 25f9f5ace08c406672ab40690fd7783c67ae8ec5

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/VirtualKeyboardDxe/ComponentName.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/ComponentName.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/CapitalLetterKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/DigitKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/FullIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/SimpleIcon.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout/SimpleKeyboard.bmp
ClientCommonPkg/Universal/VirtualKeyboardDxe/VK_MAP.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboard.h
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDriver.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/VirtualKeyboardDxe.inf

================================================================================ 
Commit: 6e9f212367175ccfa0c86bf77a9acddb12d978ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:40 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: [BIOS][CFL_H62-CNP-H][WHL-U42][CFL-S_CNP-H]: Pop-up message is observed while saving csm control always on after doing TBT settings

Change HiiSetBrowserData to update all data.

Hsd-es-id: 1606715379
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606715379
Original commit date: Wed Nov 21 15:02:07 2018 +0800
Change-Id: I66f34c02d23be54588c6c39e7d14406a24a6a9eb
Original commit hash: 43f857f827108845e8dd6f31134d18a0503650ef

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: d858c47ccaa3b5a93bb1fb095fd04cc3bc2c6ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:39 2018 -0800 
-------------------------------------------------------------------------------- 
[CFL/WHL] Integrate latest GOP V1085

Hsd-es-id: 1606826336
Original commit date: Thu Nov 29 10:13:57 2018 +0530
Change-Id: I77c711e18c147c64714ab0fdd0d1bf4c2c29ada4
Original commit hash: 9b6a275385702cd4889227523a65ebe0d5188a6c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

================================================================================ 
Commit: e899dd0a095886d919e1f3e1007d2db08c36ebd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:36 2018 -0800 
-------------------------------------------------------------------------------- 
Add bios configuration of new GT security registers on WHL V0.
RCR is to request that BIOS activate this new security feature by programming these range registers.

Hsd-es-id: 1408285455
Original commit date: Mon Nov 19 16:38:32 2018 +0530
Change-Id: Ifc87d30d75483490479152a6a5f23195a1efbb3a
Original commit hash: 9d29c2c264defb1053345d3dadf5dba42fa2af0a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: 2ef80b93c081ba38dd83c2b77d6bad41cd59b5e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:35 2018 -0800 
-------------------------------------------------------------------------------- 
[CFL/CNL]Sync RC libraries usage

Hsd-es-id: 1506936608
Original commit date: Tue Nov 27 14:49:12 2018 +0800
Change-Id: I8b83ddb1cddda7a5882073d2045ab1a0a47077e9
Original commit hash: f524e242f4f90c1116a7a0d1b2fc18b0a989dbd1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspInit/Pei/FspInit.c
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
CannonLakeFspPkg/FspPcdInit/Pei/FspPcdInit.c
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakePlatSamplePkg/Features/Amt/AmtStatusCodePei/AmtStatusCodePei.c
CannonLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/Private/BasePchTraceHubLibNull/BasePchTraceHubLibNull.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c

================================================================================ 
Commit: b327c40ffef68843e39ecdd4b719b62f69fdf2cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:33 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg/TDS: Remove the dependency of DxeAsfLib.

Resolution: Use AlertStandardFormat protocol to get SpecialCommandParam directly.
Impacted: All platforms.

Hsd-es-id: N/A
Original commit date: Wed Dec 5 20:17:33 2018 +0800
Change-Id: I902ae13f0f45ee66054a3ce7b8b6e6dd794bab05
Original commit hash: d6cadfd3bd7010dc74eef8d93999c68b5aa42155

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf

================================================================================ 
Commit: bc3b0b99e10229192e0750d8e533ff6a42dd21b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:31 2018 -0800 
-------------------------------------------------------------------------------- 
[CFL H 8+2][CFL H 6+2][iTouch][I2C] [Rs4]I2C iTouch is not working in I2C header

Hsd-es-id: 1606431424
Original commit date: Mon Nov 26 14:18:13 2018 -0800
Change-Id: Ib1a409a0defa378440e347a465fd9dc3498e7e5a
Original commit hash: f5879f7d282346d47060c901f3b94cb535049255

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

================================================================================ 
Commit: b19f4914b9e09949bfa4a3dab60c89551ca7ee43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:30 2018 -0800 
-------------------------------------------------------------------------------- 
Title: [MSFT RS4] TPM need add Interrupt support for discrete TPMs
Resolution: Set corresponding PCH GPIO to APIC interrupt input

Impacted Platform: CNL/CFL/WHL

Hsd-es-id: 2202136940
Original commit date: Wed Nov 28 14:34:30 2018 +0800
Change-Id: I7da87e0c1853f89f0a068bad190b38c4efc9b981
Original commit hash: dedf54e99fe4ef462f05e982e49853249afe5ae6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: bbacdd576dbe883c8b7fca68dcedb3da19147024 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:28 2018 -0800 
-------------------------------------------------------------------------------- 
PCI Express Root Port9 setup item grayed out after enable Pcie Controller 3 Lane Reversal in ME

Added a check for lane reversal when displaying setup options

Hsd-es-id: 1407982953
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Nov 5 09:25:09 2018 -0800
Change-Id: I96721e5563b04f58b31311a852900f82a072d6af
Original commit hash: b8cc02d3f36a49e97f89f215797afb0471decbf7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PchSetup.c
CannonLakeSiliconPkg/Pch/Include/PchInfoHob.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PeiDxeSmmPchFiaLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: 8eec95bddfb1ec8f7ea03391a1527aaabdbd7489 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:27 2018 -0800 
-------------------------------------------------------------------------------- 
Updating support for R0.

CFL R0 is a new H/S 8+2 stepping.  Need to update checks for H/S 8+2 to include R0.

Hsd-es-id: <HSD>
Original commit date: Thu Nov 15 14:35:18 2018 -0800
Change-Id: If413ddec5687c08f92363326a30ffe6183ef0742
Original commit hash: e7840e4d953fa290695f900dc81f3cd7bf897994

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 02d4cc33d1953f038d59ef630461e568e49bcb67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:25 2018 -0800 
-------------------------------------------------------------------------------- 
[FSP]Better explanation about SsidTablePtr

Add information for 2 UPDs.
gPlatformFspPkgTokenSpaceGuid.SiSsidTablePtr and gPlatformFspPkgTokenSpaceGuid.SiNumberOfSsidTableEntry

Hsd-es-id: 1408586377
Original commit date: Wed Dec 5 16:46:13 2018 +0800
Change-Id: I90daae24a761407b2cc2cec6846e66feb9045ce7
Original commit hash: e9eff5e665715df17808262d17025eb9930aec5e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: b610895990e663858bed4de664089b564805e52b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:24 2018 -0800 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg:[1306079436][WHL][CFL] Add a setup option to force MRC training on Warm flow

Add a setup option to force MRC training on Warm flow.
This was requested by customer enabling team.

Add a new MEMORY_CONFIGURATION policy member, Default Disabled: MrcTrainOnWarm  // 0 - disabled, 1 - enabled

Hsd-es-id: 1306079436
Original commit date: Fri Nov 30 16:20:16 2018 -0800
Change-Id: I3ca63db6d44d1a5d00183fb09030336114941a8f
Original commit hash: ab7e2d2f24fe642fcca9eb119b7154b21f26042e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/SaSetup.hfr
CannonLakePlatSamplePkg/Setup/SaSetup.uni
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 15ab2571a9f4354df9d4f1bb90d23ddb05879601 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:18 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Dec 18 11:37:10 2018 -0800
Original commit date: Tue Dec 18 11:37:10 2018 -0800
Original commit hash: 900f895564b9b320b81498ece91c342cf7b53b14

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 365026a0e20f0126aa3ca91acf0d0e3e6d0224bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:14 2018 -0800 
-------------------------------------------------------------------------------- 
[CNL] Make different naming between FSP-M/FSP-S for BCT Tool support.

Hsd-es-id: 1506986815
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Dec 17 10:48:11 2018 +0800
Change-Id: Ib8e21d0c077f0b338a68b28737eadf37a47ca2c4
Original commit hash: 613d89c53885ec11d4fa74994907d9f97b868570

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiPreMemConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

================================================================================ 
Commit: e0a0a1ee8657db7dfd332c6c267bbb8c13aea24f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:12 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate CFL Dx Patch 0x9E

Update CFL Dx with Patch 0x9E

Hsd-es-id: <HSD-ES Number>
Original commit date: Mon Dec 17 14:57:05 2018 -0800
Change-Id: Ie7728219b96c171ff0857f7746084ddb8861eed9
Original commit hash: a43ee1111eb1850e48f45034a97822a7439412c9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 0c1cd20c9edc1cf095a2bbcd533d839ba5b47ed3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:11 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Dec 17 11:36:56 2018 -0800
Original commit date: Mon Dec 17 11:36:56 2018 -0800
Original commit hash: e95c78a5b700764f77721ff007fca72e280e1f52

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6346b8dc20ce8f599a1956dc90e4ce44313e3fae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:09 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Dec 16 12:05:47 2018 -0800
Original commit date: Sun Dec 16 12:05:47 2018 -0800
Original commit hash: 998d552ec8bb115d2f1dd91dcd5da95a8299174f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 45ecde0ea21e0229d7442e05bc5c7ad8dcf28aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:08 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Dec 16 11:36:23 2018 -0800
Original commit date: Sun Dec 16 11:36:23 2018 -0800
Original commit hash: 5a44e22767835832fabde15660721846dc7e6ea4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7aa4ca8ac60ac6d1802445ae83e4119a10c88197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:06 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Dec 15 11:37:56 2018 -0800
Original commit date: Sat Dec 15 11:37:56 2018 -0800
Original commit hash: 27f9352d0953295afdfd54e59072b7d5df1864bb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9b7bbc37b03050c74d04050e6554d9b02d5c86bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:05 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Dec 14 11:36:48 2018 -0800
Original commit date: Fri Dec 14 11:36:48 2018 -0800
Original commit hash: 57acba864e5ae20ab1e5d2642a7e26e15478ad81

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 19a1484beaa3fcbc3cea9532389e65edaf46f9d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:04 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Dec 14 18:53:34 2018 +0000
Original commit date: Fri Dec 14 18:53:34 2018 +0000
Original commit hash: b66a3b996f2f2c45c0d579fc3cd1da77f806edba

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e05014486dc0e6ae0ee1a536c46673228a1c712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:29:01 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Dec 13 11:35:54 2018 -0800
Original commit date: Thu Dec 13 11:35:54 2018 -0800
Original commit hash: 89b74be7cfaa85403723aa5fb7d301376ff29590

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 126a91d8f9864562cabfdd307f84f1044e22ca60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 20 15:28:19 2018 -0800 
-------------------------------------------------------------------------------- 
sync

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Include/FirmwareVersionInfoHob.h
CannonLakeFspBinPkg/Include/FspmUpd.h
CannonLakeFspBinPkg/Include/HobUsageDataHob.h
CannonLakeFspBinPkg/Include/MemInfoHob.h
CannonLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
CannonLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/Include/FspmUpd.h
CannonLakeFspPkg/Include/MemInfoHob.h
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiPreMemConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
