// Seed: 450377587
`define pp_53 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  type_5(
      1, id_1, id_5, id_4, {id_2} ? id_3 : 1, id_4
  );
  assign id_4 = 1'b0 == id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53
);
  output id_53;
  output id_52;
  output id_51;
  input id_50;
  input id_49;
  inout id_48;
  input id_47;
  inout id_46;
  output id_45;
  inout id_44;
  inout id_43;
  output id_42;
  input id_41;
  output id_40;
  output id_39;
  output id_38;
  output id_37;
  output id_36;
  inout id_35;
  input id_34;
  output id_33;
  output id_32;
  inout id_31;
  output id_30;
  input id_29;
  inout id_28;
  inout id_27;
  input id_26;
  input id_25;
  inout id_24;
  inout id_23;
  inout id_22;
  output id_21;
  output id_20;
  input id_19;
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  input id_14;
  inout id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always id_8 <= id_41 + id_4;
  logic id_53;
  assign id_52 = 1;
  logic id_54;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  output id_8;
  input id_7;
  input id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  type_55(
      1'b0, id_32, id_7
  );
  assign id_17#(.id_7(id_10)) [1] = 1;
  logic   id_53;
  integer id_54;
endmodule
