Analysis & Synthesis report for dice
Fri Dec 13 23:23:44 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: prescaler:u_prescaler
 14. Parameter Settings for User Entity Instance: is_roll:u_roll|debounce:u_debounce
 15. Parameter Settings for Inferred Entity Instance: is_roll:u_roll|random:u_random1|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: is_roll:u_roll|random2:u_random2|lpm_divide:Mod0
 17. Port Connectivity Checks: "is_roll:u_roll|debounce:u_debounce"
 18. Port Connectivity Checks: "is_roll:u_roll"
 19. Port Connectivity Checks: "debounce_double:uut_debounce"
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 13 23:23:44 2024          ;
; Quartus Prime Version       ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name               ; dice                                           ;
; Top-level Entity Name       ; dice                                           ;
; Family                      ; MAX II                                         ;
; Total logic elements        ; 408                                            ;
; Total pins                  ; 69                                             ;
; Total virtual pins          ; 0                                              ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                  ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM1270T144C5      ;                    ;
; Top-level entity name                                            ; dice               ; dice               ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; dice.v                           ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v                                     ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce.v                                 ;         ;
; debounce_double.v                ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v                          ;         ;
; dot_matrix.v                     ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/dot_matrix.v                               ;         ;
; prescaler.v                      ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/prescaler.v                                ;         ;
; random.v                         ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v                                   ;         ;
; score.v                          ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v                                    ;         ;
; segment.v                        ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/segment.v                                  ;         ;
; standby.v                        ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/standby.v                                  ;         ;
; test.v                           ; yes             ; User Verilog HDL File        ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v                                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/digitaldesign/quartus/v23.1.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/digitaldesign/quartus/v23.1.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/digitaldesign/quartus/v23.1.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; d:/digitaldesign/quartus/v23.1.1/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; db/lpm_divide_pnl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/lpm_divide_pnl.tdf                      ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/sign_div_unsign_7kh.tdf                 ;         ;
; db/alt_u_div_9ie.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/alt_u_div_9ie.tdf                       ;         ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_e7c.tdf                         ;         ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_f7c.tdf                         ;         ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_g7c.tdf                         ;         ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_h7c.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 408   ;
;     -- Combinational with no register       ; 240   ;
;     -- Register only                        ; 60    ;
;     -- Combinational with a register        ; 108   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 124   ;
;     -- 3 input functions                    ; 65    ;
;     -- 2 input functions                    ; 142   ;
;     -- 1 input functions                    ; 17    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 300   ;
;     -- arithmetic mode                      ; 108   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 74    ;
;     -- asynchronous clear/load mode         ; 152   ;
;                                             ;       ;
; Total registers                             ; 168   ;
; Total logic cells in carry chains           ; 120   ;
; I/O pins                                    ; 69    ;
; Maximum fan-out node                        ; rst   ;
; Maximum fan-out                             ; 168   ;
; Total fan-out                               ; 1608  ;
; Average fan-out                             ; 3.37  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |dice                                        ; 408 (0)     ; 168          ; 0          ; 69   ; 0            ; 240 (0)      ; 60 (0)            ; 108 (0)          ; 120 (0)         ; 0 (0)      ; |dice                                                                                                                                                        ; dice                ; work         ;
;    |dot_matrix:u_dot_matrix|                 ; 18 (18)     ; 13           ; 0          ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 12 (12)          ; 0 (0)           ; 0 (0)      ; |dice|dot_matrix:u_dot_matrix                                                                                                                                ; dot_matrix          ; work         ;
;    |is_roll:u_roll|                          ; 62 (15)     ; 12           ; 0          ; 0    ; 0            ; 50 (3)       ; 0 (0)             ; 12 (12)          ; 24 (10)         ; 0 (0)      ; |dice|is_roll:u_roll                                                                                                                                         ; is_roll             ; work         ;
;       |random2:u_random2|                    ; 23 (15)     ; 0            ; 0          ; 0    ; 0            ; 23 (15)      ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random2:u_random2                                                                                                                       ; random2             ; work         ;
;          |lpm_divide:Mod0|                   ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random2:u_random2|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_pnl:auto_generated|  ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random2:u_random2|lpm_divide:Mod0|lpm_divide_pnl:auto_generated                                                                         ; lpm_divide_pnl      ; work         ;
;                |sign_div_unsign_7kh:divider| ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random2:u_random2|lpm_divide:Mod0|lpm_divide_pnl:auto_generated|sign_div_unsign_7kh:divider                                             ; sign_div_unsign_7kh ; work         ;
;                   |alt_u_div_9ie:divider|    ; 8 (1)       ; 0            ; 0          ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random2:u_random2|lpm_divide:Mod0|lpm_divide_pnl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_9ie:divider                       ; alt_u_div_9ie       ; work         ;
;                      |add_sub_h7c:add_sub_3| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |dice|is_roll:u_roll|random2:u_random2|lpm_divide:Mod0|lpm_divide_pnl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_9ie:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;       |random:u_random1|                     ; 24 (16)     ; 0            ; 0          ; 0    ; 0            ; 24 (16)      ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random:u_random1                                                                                                                        ; random              ; work         ;
;          |lpm_divide:Mod0|                   ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random:u_random1|lpm_divide:Mod0                                                                                                        ; lpm_divide          ; work         ;
;             |lpm_divide_pnl:auto_generated|  ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random:u_random1|lpm_divide:Mod0|lpm_divide_pnl:auto_generated                                                                          ; lpm_divide_pnl      ; work         ;
;                |sign_div_unsign_7kh:divider| ; 8 (0)       ; 0            ; 0          ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random:u_random1|lpm_divide:Mod0|lpm_divide_pnl:auto_generated|sign_div_unsign_7kh:divider                                              ; sign_div_unsign_7kh ; work         ;
;                   |alt_u_div_9ie:divider|    ; 8 (1)       ; 0            ; 0          ; 0    ; 0            ; 8 (1)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |dice|is_roll:u_roll|random:u_random1|lpm_divide:Mod0|lpm_divide_pnl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_9ie:divider                        ; alt_u_div_9ie       ; work         ;
;                      |add_sub_h7c:add_sub_3| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |dice|is_roll:u_roll|random:u_random1|lpm_divide:Mod0|lpm_divide_pnl:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_9ie:divider|add_sub_h7c:add_sub_3  ; add_sub_h7c         ; work         ;
;    |prescaler:u_prescaler|                   ; 75 (75)     ; 33           ; 0          ; 0    ; 0            ; 42 (42)      ; 30 (30)           ; 3 (3)            ; 32 (32)         ; 0 (0)      ; |dice|prescaler:u_prescaler                                                                                                                                  ; prescaler           ; work         ;
;    |score:socre_inst|                        ; 147 (147)   ; 57           ; 0          ; 0    ; 0            ; 90 (90)      ; 21 (21)           ; 36 (36)          ; 44 (44)         ; 0 (0)      ; |dice|score:socre_inst                                                                                                                                       ; score               ; work         ;
;    |segment:u_segment|                       ; 24 (24)     ; 9            ; 0          ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |dice|segment:u_segment                                                                                                                                      ; segment             ; work         ;
;    |standby:standby_inst|                    ; 82 (82)     ; 44           ; 0          ; 0    ; 0            ; 38 (38)      ; 8 (8)             ; 36 (36)          ; 20 (20)         ; 0 (0)      ; |dice|standby:standby_inst                                                                                                                                   ; standby             ; work         ;
+----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; is_roll:u_roll|random:u_random1|dice[0]             ; is_roll:u_roll|roll1                     ; yes                    ;
; is_roll:u_roll|random:u_random1|dice[1]             ; is_roll:u_roll|roll1                     ; yes                    ;
; is_roll:u_roll|random:u_random1|dice[2]             ; is_roll:u_roll|roll1                     ; yes                    ;
; is_roll:u_roll|random:u_random1|dice[3]             ; is_roll:u_roll|roll1                     ; yes                    ;
; is_roll:u_roll|random2:u_random2|dice[0]            ; is_roll:u_roll|roll2                     ; yes                    ;
; is_roll:u_roll|random2:u_random2|dice[1]            ; is_roll:u_roll|roll2                     ; yes                    ;
; is_roll:u_roll|random2:u_random2|dice[2]            ; is_roll:u_roll|roll2                     ; yes                    ;
; is_roll:u_roll|random2:u_random2|dice[3]            ; is_roll:u_roll|roll2                     ; yes                    ;
; is_roll:u_roll|random:u_random1|lfsr[0]             ; is_roll:u_roll|random:u_random1|lfsr[3]  ; yes                    ;
; is_roll:u_roll|random:u_random1|lfsr[1]             ; is_roll:u_roll|random:u_random1|lfsr[3]  ; yes                    ;
; is_roll:u_roll|random:u_random1|lfsr[2]             ; is_roll:u_roll|random:u_random1|lfsr[3]  ; yes                    ;
; is_roll:u_roll|random:u_random1|lfsr[3]             ; is_roll:u_roll|random:u_random1|lfsr[3]  ; yes                    ;
; is_roll:u_roll|random2:u_random2|lfsr[0]            ; is_roll:u_roll|random2:u_random2|lfsr[0] ; yes                    ;
; is_roll:u_roll|random2:u_random2|lfsr[1]            ; is_roll:u_roll|random2:u_random2|lfsr[0] ; yes                    ;
; is_roll:u_roll|random2:u_random2|lfsr[2]            ; is_roll:u_roll|random2:u_random2|lfsr[0] ; yes                    ;
; is_roll:u_roll|random2:u_random2|lfsr[3]            ; is_roll:u_roll|random2:u_random2|lfsr[0] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; dot_matrix:u_dot_matrix|row[0..4]      ; Stuck at VCC due to stuck port data_in ;
; dot_matrix:u_dot_matrix|r_col[3..7]    ; Stuck at GND due to stuck port data_in ;
; dot_matrix:u_dot_matrix|g_col[3..7]    ; Stuck at GND due to stuck port data_in ;
; segment:u_segment|signal[0]            ; Stuck at GND due to stuck port data_in ;
; score:socre_inst|difference[0]         ; Lost fanout                            ;
; Total Number of Removed Registers = 17 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 152   ;
; Number of registers using Asynchronous Load  ; 11    ;
; Number of registers using Clock Enable       ; 81    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; dot_matrix:u_dot_matrix|row[5]         ; 1       ;
; dot_matrix:u_dot_matrix|row[6]         ; 1       ;
; dot_matrix:u_dot_matrix|row[7]         ; 1       ;
; segment:u_segment|cat[0]               ; 10      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |dice|segment:u_segment|signal[7]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |dice|standby:standby_inst|rgb_led[14] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |dice|score:socre_inst|difference[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |dice|dot_matrix:u_dot_matrix|Mux2     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prescaler:u_prescaler ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DIVIDE_BY      ; 10    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: is_roll:u_roll|debounce:u_debounce ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DEBOUNCE_TIME  ; 20000 ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: is_roll:u_roll|random:u_random1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_pnl ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: is_roll:u_roll|random2:u_random2|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_pnl ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "is_roll:u_roll|debounce:u_debounce"                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; key_pressed  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_released ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "is_roll:u_roll"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_div ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce_double:uut_debounce"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; btn_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Dec 13 23:23:37 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dice -c dice
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dice.v
    Info (12023): Found entity 1: dice File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buzzer_music.v
    Info (12023): Found entity 1: buzzer_music File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/buzzer_music.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debounce_double.v
    Info (12023): Found entity 1: debounce_double File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dot_matrix.v
    Info (12023): Found entity 1: dot_matrix File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dot_matrix.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file prescaler.v
    Info (12023): Found entity 1: prescaler File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/prescaler.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file random.v
    Info (12023): Found entity 1: random File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 1
    Info (12023): Found entity 2: random2 File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file score.v
    Info (12023): Found entity 1: score File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segment.v
    Info (12023): Found entity 1: segment File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file standby.v
    Info (12023): Found entity 1: standby File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/standby.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: is_roll File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/tb_dice.v
    Info (12023): Found entity 1: tb_dice File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/tb_dice.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/tb_dice_game.v
    Info (12023): Found entity 1: tb_dice_game File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/tb_dice_game.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at dice.v(55): created implicit net for "clk_div" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at test.v(46): created implicit net for "key_in" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at test.v(47): created implicit net for "key_pressed" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at test.v(48): created implicit net for "key_released" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at tb_dice_game.v(35): created implicit net for "divided_clk" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/tb_dice_game.v Line: 35
Info (12127): Elaborating entity "dice" for the top level hierarchy
Info (12128): Elaborating entity "prescaler" for hierarchy "prescaler:u_prescaler" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 32
Info (12128): Elaborating entity "debounce_double" for hierarchy "debounce_double:uut_debounce" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 39
Critical Warning (10237): Verilog HDL warning at debounce_double.v(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v Line: 13
Critical Warning (10237): Verilog HDL warning at debounce_double.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v Line: 14
Warning (10230): Verilog HDL assignment warning at debounce_double.v(25): truncated value with size 32 to match size of target (17) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v Line: 25
Info (12128): Elaborating entity "segment" for hierarchy "segment:u_segment" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 47
Info (12128): Elaborating entity "is_roll" for hierarchy "is_roll:u_roll" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at test.v(15): object "cnt" assigned a value but never read File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 15
Warning (10230): Verilog HDL assignment warning at test.v(57): truncated value with size 32 to match size of target (10) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 57
Warning (10034): Output port "clk_div" at test.v(6) has no driver File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 6
Info (12128): Elaborating entity "random2" for hierarchy "is_roll:u_roll|random2:u_random2" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 32
Warning (10230): Verilog HDL assignment warning at random.v(60): truncated value with size 32 to match size of target (4) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 60
Warning (10240): Verilog HDL Always Construct warning at random.v(49): inferring latch(es) for variable "lfsr", which holds its previous value in one or more paths through the always construct File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Warning (10240): Verilog HDL Always Construct warning at random.v(49): inferring latch(es) for variable "dice", which holds its previous value in one or more paths through the always construct File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "dice[0]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "dice[1]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "dice[2]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "dice[3]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "lfsr[0]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "lfsr[1]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "lfsr[2]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (10041): Inferred latch for "lfsr[3]" at random.v(49) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 49
Info (12128): Elaborating entity "random" for hierarchy "is_roll:u_roll|random:u_random1" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 41
Warning (10230): Verilog HDL assignment warning at random.v(27): truncated value with size 32 to match size of target (4) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at random.v(16): inferring latch(es) for variable "lfsr", which holds its previous value in one or more paths through the always construct File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at random.v(16): inferring latch(es) for variable "dice", which holds its previous value in one or more paths through the always construct File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "dice[0]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "dice[1]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "dice[2]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "dice[3]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "lfsr[0]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "lfsr[1]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "lfsr[2]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (10041): Inferred latch for "lfsr[3]" at random.v(16) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 16
Info (12128): Elaborating entity "debounce" for hierarchy "is_roll:u_roll|debounce:u_debounce" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v Line: 49
Info (12128): Elaborating entity "dot_matrix" for hierarchy "dot_matrix:u_dot_matrix" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 73
Warning (10230): Verilog HDL assignment warning at dot_matrix.v(64): truncated value with size 32 to match size of target (3) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dot_matrix.v Line: 64
Info (12128): Elaborating entity "standby" for hierarchy "standby:standby_inst" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 85
Warning (10230): Verilog HDL assignment warning at standby.v(35): truncated value with size 32 to match size of target (20) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/standby.v Line: 35
Info (12128): Elaborating entity "score" for hierarchy "score:socre_inst" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 100
Warning (10230): Verilog HDL assignment warning at score.v(93): truncated value with size 32 to match size of target (28) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v Line: 93
Warning (10230): Verilog HDL assignment warning at score.v(96): truncated value with size 32 to match size of target (28) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v Line: 96
Warning (10230): Verilog HDL assignment warning at score.v(109): truncated value with size 32 to match size of target (28) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v Line: 109
Warning (10230): Verilog HDL assignment warning at score.v(112): truncated value with size 32 to match size of target (28) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v Line: 112
Warning (10230): Verilog HDL assignment warning at score.v(140): truncated value with size 32 to match size of target (4) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v Line: 140
Warning (10230): Verilog HDL assignment warning at score.v(144): truncated value with size 32 to match size of target (4) File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v Line: 144
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "is_roll:u_roll|random:u_random1|Mod0" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "is_roll:u_roll|random2:u_random2|Mod0" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 60
Info (12130): Elaborated megafunction instantiation "is_roll:u_roll|random:u_random1|lpm_divide:Mod0" File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 27
Info (12133): Instantiated megafunction "is_roll:u_roll|random:u_random1|lpm_divide:Mod0" with the following parameter: File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pnl.tdf
    Info (12023): Found entity 1: lpm_divide_pnl File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/lpm_divide_pnl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_9ie.tdf
    Info (12023): Found entity 1: alt_u_div_9ie File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/alt_u_div_9ie.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info (12023): Found entity 1: add_sub_e7c File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_e7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info (12023): Found entity 1: add_sub_f7c File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_f7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info (12023): Found entity 1: add_sub_g7c File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_g7c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info (12023): Found entity 1: add_sub_h7c File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_h7c.tdf Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "row[0]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 8
    Warning (13410): Pin "row[1]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 8
    Warning (13410): Pin "row[2]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 8
    Warning (13410): Pin "row[3]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 8
    Warning (13410): Pin "row[4]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 8
    Warning (13410): Pin "r_col[3]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 9
    Warning (13410): Pin "r_col[4]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 9
    Warning (13410): Pin "r_col[5]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 9
    Warning (13410): Pin "r_col[6]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 9
    Warning (13410): Pin "r_col[7]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 9
    Warning (13410): Pin "g_col[3]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 10
    Warning (13410): Pin "g_col[4]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 10
    Warning (13410): Pin "g_col[5]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 10
    Warning (13410): Pin "g_col[6]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 10
    Warning (13410): Pin "g_col[7]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 10
    Warning (13410): Pin "signal[0]" is stuck at GND File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 13
    Warning (13410): Pin "cat[1]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 14
    Warning (13410): Pin "cat[2]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 14
    Warning (13410): Pin "cat[3]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 14
    Warning (13410): Pin "cat[4]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 14
    Warning (13410): Pin "cat[5]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 14
    Warning (13410): Pin "cat[6]" is stuck at VCC File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v Line: 14
Info (18000): Registers with preset signals will power-up high File: D:/DigitalDesign/Quartus/v23.1.1/git_dice/dot_matrix.v Line: 53
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 477 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 408 logic cells
Info (144001): Generated suppressed messages file D:/DigitalDesign/Quartus/v23.1.1/git_dice/output_files/dice.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Fri Dec 13 23:23:44 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/DigitalDesign/Quartus/v23.1.1/git_dice/output_files/dice.map.smsg.


