$date
	Sun Jul  3 02:03:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module CSA_3var_4b_test1 $end
$var wire 6 ! sum [5:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 4 $ c [3:0] $end
$scope module csa1 $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' c [3:0] $end
$var wire 6 ( sum [5:0] $end
$var wire 3 ) co [2:0] $end
$var reg 4 * cs [3:0] $end
$var reg 4 + s [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 +
b11 *
b110 )
b10010 (
b1001 '
b10 &
b111 %
b1001 $
b10 #
b111 "
b10010 !
$end
#100
b11 )
b11101 !
b11101 (
b1011 *
b111 +
b1111 $
b1111 '
b11 #
b11 &
b1011 "
b1011 %
#200
b11101 !
b11101 (
b0 )
b1 +
b1110 *
b1101 $
b1101 '
b1010 #
b1010 &
b110 "
b110 %
#300
b11 )
b11000 !
b11000 (
b1001 *
b110 +
b1000 $
b1000 '
b101 #
b101 &
b1011 "
b1011 %
#400
