// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the RZG2L Dual A55 Evaluation board
 *
 * Copyright (C) 2022 MYiR Electronics Corp.
 */

/dts-v1/;
#include "myb-rzg2l-smarc-base.dtsi"

/ {

	memory@48000000 {
		device_type = "memory";
		/* first 128MB is reserved for secure area. */
		reg = <0x0 0x48000000 0x0 0x78000000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		global_cma: linux,cma@58000000 {
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			reg = <0x0 0x58000000 0x0 0x10000000>;
		};
		mmp_reserved: linux,multimedia {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x00000000 0x68000000 0x0 0x8000000>;
		};
	};

	mmngr {
		compatible = "renesas,mmngr";
		memory-region = <&mmp_reserved>;
	};

	mmngrbuf {
		compatible = "renesas,mmngrbuf";
	};

	vspm_if {
			compatible = "renesas,vspm_if";
	};

	lcd_backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&gpt4 0 80000>;
		brightness-levels = <0 2 8 16 32 64 128 255>;
		default-brightness-level = <6>;
	};

};

&pinctrl {
	gpt4_pins: gpt4 {
		pinmux = <RZG2L_PORT_PINMUX(43, 0, 2)>; /* Channel A */
	};
};

&ehci0 {
	memory-region = <&global_cma>;
};

&ohci0 {
	memory-region = <&global_cma>;
};

&ehci1 {
	memory-region = <&global_cma>;
};

&ohci1 {
	memory-region = <&global_cma>;
};

&gpt4 {
	pinctrl-0 = <&gpt4_pins>;
	pinctrl-names = "default";
	channel = "channel_A";
	status = "okay";
};

&du {
	status = "okay";
};

/* MIPI DSI */
&dsi0 {
	status = "okay";

	ports {
		port@1 {
			dsi0_out: endpoint {
					remote-endpoint = <&lt8912_1_in>;
					data-lanes = <1 2 3 4>;
			};
		};
	};
};

&i2c0 {
    clock-frequency = <400000>;
    pinctrl-names = "default";
    status = "okay";

	/* MIPI-DSI to HDMI and LVDS adapter */
	hdmi@48 {
		compatible = "lontium,lt8912";
		ddc-i2c-bus = <&i2c0>;
		dsi-lanes = <4>;
		reg = <0x48>;
		reset-gpios = <&pinctrl RZG2L_GPIO(42, 2) GPIO_ACTIVE_HIGH>;
		hpd-gpios = <&pinctrl RZG2L_GPIO(2, 0) GPIO_ACTIVE_HIGH>;

		/*  lvds_mode :LVDS output or HDMI output
		   0: lvds   1: hdmi  2: hdmi and lvds
		*/
		lvds_mode = <0>;     // 0: lvds   1: hdmi  2: hdmi and lvds
		bit_color = <0> ;    // 0: 24bit   1:18bit
		hdmi_mode = <0>;     // 0: 1080P  1:720P

		/* LVDS atk 10.1*/
	    display-timings {
	        native-mode = <&timing0>;
			timing0:timing0{
				clock-frequency = <71000000>;
				hactive = <1280>;
				hsync-len = <32>;
				hback-porch = <80>;
				hfront-porch = <48>;
				vactive = <800>;
				vsync-len = <6>;
				vback-porch = <14>;
				vfront-porch = <3>;
				vsync-active = <0>;
				hsync-active =<0>;
				de-active =<0>;
				pixelclk-active =<0>;
			};
	    };

		ports{
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				lt8912_1_in: endpoint {
					remote-endpoint = <&dsi0_out>;
				};
			};
		};
	};

};
