// Seed: 3239628412
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output tri0  id_5,
    output uwire id_6,
    output tri1  id_7
);
  tranif1 (
      .id_0(id_1 + id_4),
      .id_1(),
      .id_2(1'b0),
      .id_3(id_6),
      .id_4(id_3),
      .id_5(id_5),
      .id_6(1 + id_1 ? 1 : 1),
      .id_7(1'b0 ? id_7 : 1),
      .id_8(id_4),
      .id_9(1),
      .id_10(1),
      .id_11(1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    input wand id_9,
    output tri0 id_10
    , id_32,
    input tri1 id_11,
    output tri id_12,
    output supply1 id_13,
    input tri id_14,
    input wor id_15,
    input supply1 id_16,
    input wand id_17,
    input tri1 id_18,
    input supply1 id_19,
    input supply0 id_20
    , id_33,
    input wand id_21,
    input tri1 id_22,
    output supply1 id_23,
    input wand id_24,
    output uwire id_25,
    output supply0 id_26,
    input uwire id_27,
    output tri1 id_28,
    input wire id_29,
    output tri0 id_30
);
  assign id_28 = 1'd0;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_21,
      id_15,
      id_9,
      id_10,
      id_1,
      id_26
  );
  assign modCall_1.type_0 = 0;
endmodule
