{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651262515400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651262515401 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trisc2 10M50DCF484C7G " "Selected device 10M50DCF484C7G for design \"trisc2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651262515412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651262515467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651262515467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651262515704 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651262515715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484A7G " "Device 10M16DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484A7G " "Device 10M25DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484I7G " "Device 10M50DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651262515940 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651262515940 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651262515943 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651262515943 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262515944 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262515944 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262515944 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1651262515944 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651262515945 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651262515977 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651262516922 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trisc2.sdc " "Synopsys Design Constraints File file not found: 'trisc2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651262516922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651262516923 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: dataa  to: combout " "Cell: controllerTester_inst\|comb_3\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651262516926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651262516926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651262516928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651262516930 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651262516931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|Selector25~2  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|Selector25~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~1 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~2 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~9 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~9" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~10 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~10" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~11 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~11" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262516965 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMin  " "Automatically promoted node RAMin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516965 ""}  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.E  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|WideOr0~0 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|WideOr0~0" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|nextstate.I~0 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|nextstate.I~0" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~3 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~3" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~5 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~5" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~6 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~6" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|comb~7 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|comb~7" {  } { { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pInPOut:IR\|Q\[3\] " "Destination node pInPOut:IR\|Q\[3\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pInPOut:IR\|Q\[2\] " "Destination node pInPOut:IR\|Q\[2\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pInPOut:IR\|Q\[1\] " "Destination node pInPOut:IR\|Q\[1\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|Selector25~2 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|Selector25~2" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1651262516966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262516966 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~29  " "Automatically promoted node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~0 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~0" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~2 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[0\]~2" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~7 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[1\]~7" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~12 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[2\]~12" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~17 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~17" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262516966 ""}  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.F  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.F " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|WideOr2 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|WideOr2" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c9~output " "Destination node c9~output" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262516967 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.H  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.H " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[0\]~2 " "Destination node binaryCounter:binaryCounter_inst\|Q\[0\]~2" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[1\]~7 " "Destination node binaryCounter:binaryCounter_inst\|Q\[1\]~7" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[2\]~12 " "Destination node binaryCounter:binaryCounter_inst\|Q\[2\]~12" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[3\]~17 " "Destination node binaryCounter:binaryCounter_inst\|Q\[3\]~17" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCounter:binaryCounter_inst\|Q\[0\]~0 " "Destination node binaryCounter:binaryCounter_inst\|Q\[0\]~0" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|WideOr2~0 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|WideOr2~0" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1~output " "Destination node c1~output" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516967 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262516967 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controllerTester:controllerTester_inst\|controller:comb_4\|state.T  " "Automatically promoted node controllerTester:controllerTester_inst\|controller:comb_4\|state.T " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|c11~1 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|c11~1" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controllerTester:controllerTester_inst\|controller:comb_4\|WideOr2 " "Destination node controllerTester:controllerTester_inst\|controller:comb_4\|WideOr2" {  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~29 " "Destination node accumulator:accumulator_inst\|binaryCounter:comb_4\|Q\[3\]~29" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[0\]~0 " "Destination node accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[0\]~0" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[1\]~1 " "Destination node accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[1\]~1" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[2\]~2 " "Destination node accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[2\]~2" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[3\]~3 " "Destination node accumulator:accumulator_inst\|twoToOne:comb_3\|Y\[3\]~3" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c10~output " "Destination node c10~output" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c14~output " "Destination node c14~output" {  } { { "trisc2.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651262516968 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651262516968 ""}  } { { "../controller/controller.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/controller/controller.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffToggle:DivideX2\|Mult0  " "Automatically promoted node OnOffToggle:DivideX2\|Mult0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651262516968 ""}  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651262516968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651262517442 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651262517443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651262517443 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651262517444 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651262517445 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651262517445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651262517445 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651262517446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651262517498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651262517498 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651262517498 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262517694 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651262517777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651262519477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262519633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651262519664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651262523598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262523598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651262524322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651262526446 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651262526446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651262529055 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651262529055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262529060 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651262529261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651262529272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651262529764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651262529765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651262530347 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651262531085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.fit.smsg " "Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651262531595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5919 " "Peak virtual memory: 5919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651262532007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 15:02:12 2022 " "Processing ended: Fri Apr 29 15:02:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651262532007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651262532007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651262532007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651262532007 ""}
