{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765526625446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765526625447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 15:03:45 2025 " "Processing started: Fri Dec 12 15:03:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765526625447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1765526625447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Selection_Sort -c Selection_Sort --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Selection_Sort -c Selection_Sort --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1765526625447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1765526625678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1765526625678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_MIN.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_MIN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Update_MIN " "Found entity 1: Update_MIN" {  } { { "../../02_rtl/Update_MIN.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_MIN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_J.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_J.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Update_J " "Found entity 1: Update_J" {  } { { "../../02_rtl/Update_J.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_J.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_I.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Update_I " "Found entity 1: Update_I" {  } { { "../../02_rtl/Update_I.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Update_I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SinglePort_RAM " "Found entity 1: SinglePort_RAM" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Selection_Sort " "Found entity 1: Selection_Sort" {  } { { "../../02_rtl/Selection_Sort.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_write_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_write_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_write_data " "Found entity 1: RAM_write_data" {  } { { "../../02_rtl/RAM_write_data.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_write_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_read_data " "Found entity 1: RAM_read_data" {  } { { "../../02_rtl/RAM_read_data.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_read_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_addr " "Found entity 1: RAM_addr" {  } { { "../../02_rtl/RAM_addr.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/RAM_addr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "../../02_rtl/Data_path.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "../../02_rtl/Control_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765526632959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765526632959 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SinglePort_RAM SinglePort_RAM.sv(15) " "Verilog HDL Parameter Declaration warning at SinglePort_RAM.sv(15): Parameter Declaration in module \"SinglePort_RAM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/SinglePort_RAM.sv" "" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/SinglePort_RAM.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1765526632959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Selection_Sort " "Elaborating entity \"Selection_Sort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1765526632995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_path Data_path:DATA_PATH_UNIT " "Elaborating entity \"Data_path\" for hierarchy \"Data_path:DATA_PATH_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "DATA_PATH_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Update_I Data_path:DATA_PATH_UNIT\|Update_I:UPDATE_I_UNIT " "Elaborating entity \"Update_I\" for hierarchy \"Data_path:DATA_PATH_UNIT\|Update_I:UPDATE_I_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "UPDATE_I_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Update_J Data_path:DATA_PATH_UNIT\|Update_J:UPDATE_J_UNIT " "Elaborating entity \"Update_J\" for hierarchy \"Data_path:DATA_PATH_UNIT\|Update_J:UPDATE_J_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "UPDATE_J_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Update_MIN Data_path:DATA_PATH_UNIT\|Update_MIN:UPDATE_MIN_UNIT " "Elaborating entity \"Update_MIN\" for hierarchy \"Data_path:DATA_PATH_UNIT\|Update_MIN:UPDATE_MIN_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "UPDATE_MIN_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_addr Data_path:DATA_PATH_UNIT\|RAM_addr:RAM_ADDR_UNIT " "Elaborating entity \"RAM_addr\" for hierarchy \"Data_path:DATA_PATH_UNIT\|RAM_addr:RAM_ADDR_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "RAM_ADDR_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_read_data Data_path:DATA_PATH_UNIT\|RAM_read_data:RAM_READ_DATA_UNIT " "Elaborating entity \"RAM_read_data\" for hierarchy \"Data_path:DATA_PATH_UNIT\|RAM_read_data:RAM_READ_DATA_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "RAM_READ_DATA_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_write_data Data_path:DATA_PATH_UNIT\|RAM_write_data:RAM_WRITE_DATA_UNIT " "Elaborating entity \"RAM_write_data\" for hierarchy \"Data_path:DATA_PATH_UNIT\|RAM_write_data:RAM_WRITE_DATA_UNIT\"" {  } { { "../../02_rtl/Data_path.sv" "RAM_WRITE_DATA_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Data_path.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:CONTROL_UNIT " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:CONTROL_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "CONTROL_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinglePort_RAM SinglePort_RAM:RAM_UNIT " "Elaborating entity \"SinglePort_RAM\" for hierarchy \"SinglePort_RAM:RAM_UNIT\"" {  } { { "../../02_rtl/Selection_Sort.sv" "RAM_UNIT" { Text "/home/noname/Documents/project_tiny/Chapter5/Quesion_3/02_rtl/Selection_Sort.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1765526633037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765526633093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 15:03:53 2025 " "Processing ended: Fri Dec 12 15:03:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765526633093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765526633093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765526633093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765526633093 ""}
