# ðŸ“Œ Lab_no_2

SystemVerilog design and verification files for **Lab_no_2**, including FPGA constraints and documentation.  

## ðŸ›  Tools
- SystemVerilog  
- Vivado  
- Draw.io  

## ðŸ“‚ Structure
- `constraints/` â†’ FPGA pin mappings (`.xdc`)  
- `sv file/` â†’ SystemVerilog source files  
- `docs/` â†’ Diagrams & notes  

## ðŸš€ Workflow
1. Write SystemVerilog code  
2. Apply FPGA constraints  
3. Run synthesis & implementation in Vivado  
4. Test on FPGA  
