{
    "general":{
        "project_name":"simple_axi_bram",
        "target_part":"xc7z020clg400",
	    "synth_modules":[],
        "synth_tl": "simple_axi_bram",
        "sim_modules":[],
        "sim_tl":"simple_axi_bram_tb",
        "include_paths":[
            "Components/Common"
        ]
    },
    "scripts":[
        {
            "name":"set_properties.tcl",
            "type": "tcl",
            "arguments":[]
        },
        {
            "name":"zynqAxiStreamBd.tcl",
            "type": "tcl",
            "arguments":[]
        }
    ],
    "excluded_modules":[
       "PS_AXI_stream"
    ],
    "constraints": [
        "simple_axi_bram.xdc"
    ]
}