<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1563294628">
  <File Type="PA-TCL" Name="m3_for_arty_a7_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="m3_for_arty_a7_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="m3_for_arty_a7_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="m3_for_arty_a7_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="m3_for_arty_a7_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="m3_for_arty_a7_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="m3_for_arty_a7_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="m3_for_arty_a7_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="m3_for_arty_a7_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../../vivado/Arm_ipi_repository/new/cmos_decode.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../vivado/Arm_ipi_repository/new/count_reset.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../vivado/Arm_ipi_repository/new/OV_Sensor_ML.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../vivado/Arm_ipi_repository/cmos_i2c_oVxxxx/I2C_Controller.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../vivado/Arm_ipi_repository/cmos_i2c_oVxxxx/I2C_OV5640_RGB565_Config.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../vivado/Arm_ipi_repository/cmos_i2c_oVxxxx/I2C_OV5640_Init_RGB565.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/rgb_change.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../EELab/FPGA/ArmCup/pynq_ov_demo3/pynq_ov_demo/pynq_ov_demo.srcs/sources_1/imports/new/rgb_change.v"/>
        <Attr Name="ImportTime" Val="1546849179"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/sync_change.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../EELab/FPGA/ArmCup/pynq_ov_demo3/pynq_ov_demo/pynq_ov_demo.srcs/sources_1/new/sync_change.v"/>
        <Attr Name="ImportTime" Val="1558423549"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sim/HVcount.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../EELab/FPGA/ArmCup/pynq_ov_demo3/pynq_ov_demo/pynq_ov_demo.srcs/sources_1/imports/sim/HVcount.v"/>
        <Attr Name="ImportTime" Val="1558404816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sim/capture_single.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../LPR/sim/capture_single.v"/>
        <Attr Name="ImportTime" Val="1557979656"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/display_lpr_boundary.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../vivado/Arm_ipi_repository/new/display_lpr_boundary.v"/>
        <Attr Name="ImportTime" Val="1559645810"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../block_diagram/m3_for_arty_a7.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../block_diagram/hdl/m3_for_arty_a7_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../block_diagram/tri_io_buf.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/bram_a7.hex">
      <FileInfo SFType="MIF">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../block_diagram/ip/m3_for_arty_a7_mig_7series_0_2/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="m3_for_arty_a7_mig_7series_0_2"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="m3_for_arty_a7_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../constraints/m3_for_arty_a7.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../constraints/m3_for_arty_a7_impl.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/../constraints/m3_for_arty_a7_impl.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design">
      <Option Id="ResourceSharing">2</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="NoCombineLuts">1</Option>
    </Step>
  </Strategy>
</GenRun>
