/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_0z ? in_data[90] : celloutsig_0_4z);
  assign celloutsig_0_7z = !(celloutsig_0_3z[7] ? in_data[81] : celloutsig_0_6z[0]);
  assign celloutsig_1_18z = ~celloutsig_1_4z;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[143] | in_data[180]) & in_data[131]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 19'h00000;
    else _00_ <= { in_data[53:36], celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[17], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } & { in_data[16:14], celloutsig_0_1z };
  assign celloutsig_0_9z = { _00_, celloutsig_0_7z } & { _00_[13:2], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[65:50] === in_data[54:39];
  assign celloutsig_0_10z = { _00_[11:5], celloutsig_0_1z, celloutsig_0_4z } === { celloutsig_0_3z[8:1], celloutsig_0_7z };
  assign celloutsig_0_4z = celloutsig_0_3z[5:3] >= celloutsig_0_3z[7:5];
  assign celloutsig_1_1z = { in_data[157], celloutsig_1_0z, celloutsig_1_0z } >= in_data[100:98];
  assign celloutsig_1_4z = { celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } <= { celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_17z = - { celloutsig_1_3z[3:2], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_5z = & { celloutsig_1_4z, in_data[117:115] };
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } - in_data[175:171];
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } - { celloutsig_1_17z[3], celloutsig_1_18z, celloutsig_1_4z };
  assign celloutsig_0_3z = _00_[15:6] ~^ _00_[18:9];
  assign celloutsig_0_11z = { _00_[15:12], celloutsig_0_10z, celloutsig_0_0z } ~^ { celloutsig_0_9z[8:4], celloutsig_0_4z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
