# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rx.srcs/sources_1/bd/rx/ip/rx_proc_sys_reset_0_0/sim/rx_proc_sys_reset_0_0.vhd" \
"../../../../rx.srcs/sources_1/bd/rx/ip/rx_axi_ethernetlite_0_0/sim/rx_axi_ethernetlite_0_0.vhd" \
"../../../../rx.srcs/sources_1/bd/rx/ip/rx_mii_to_rmii_0_0/sim/rx_mii_to_rmii_0_0.vhd" \

# Do not sort compile order
nosort
