<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>digilentinc.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>dvi2rgb</spirit:name>
  <spirit:version>3.2</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>TMDS</spirit:name>
      <spirit:busType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="tmds" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="digilentinc.com" spirit:library="interface" spirit:name="tmds_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Data_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Data_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TMDS.BOARD.ASSOCIATED_PARAM">TMDS_BOARD_INTERFACE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SerialClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SerialClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.SerialClk" xilinx:dependency="$kEnableSerialClkOutput">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RefClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RefClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REFCLK.FREQ_HZ">200000000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SyncRst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pRst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYNCRST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="BUSIF_ENABLEMENT.SyncRst">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AsyncRst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aRst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ASYNCRST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="BUSIF_ENABLEMENT.AsyncRst">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AsyncRst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aRst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ASYNCRST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SyncRst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pRst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYNCRST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RGB</spirit:name>
      <spirit:displayName>RGB Video Output</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>HSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pHSync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pVSync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vid_pVDE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PixelClk</spirit:name>
      <spirit:displayName>Pixel clock for RGB video output</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PixelClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TMDS_Clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TMDS_CLK_N.ASSOCIATED_RESET">aRst_n:AsyncRst_n</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>TMDS_Clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TMDS_Clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TMDS_CLK_P.ASSOCIATED_RESET">pRst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DDC</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCL_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCL_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCL_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDA_I</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDA_O</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SDA_T</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DDC.BOARD.ASSOCIATED_PARAM">IIC_BOARD_INTERFACE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.DDC" xilinx:dependency="$kEmulateDDC">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BilinerClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BilinerClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BILINERCLK.ASSOCIATED_RESET">SyncRst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e7085cb9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ab9fa2c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f5eec011</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>dvi2rgb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c73803c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>dvi2rgb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cfc79026</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>TMDS_Clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_Clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_Data_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TMDS_Data_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RefClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.aRst" xilinx:dependency="$kRstActiveHigh">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>aRst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.aRst_n" xilinx:dependency="()not ($kRstActiveHigh)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pVDE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pHSync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_pVSync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PixelClk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SerialClk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aPixelClkLckd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pLocked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BilinerClk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDA_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDA_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SDA_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL_I</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCL_T</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pRst" xilinx:dependency="$kRstActiveHigh">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>pRst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.pRst_n" xilinx:dependency="()not ($kRstActiveHigh)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="boolean">
        <spirit:name>kEmulateDDC</spirit:name>
        <spirit:displayName>Enable DDC ROM</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kEmulateDDC">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kRstActiveHigh</spirit:name>
        <spirit:displayName>Resets active high</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kRstActiveHigh">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>kClkRange</spirit:name>
        <spirit:displayName>Kclkrange</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kClkRange" spirit:minimum="0" spirit:rangeType="long">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>kIDLY_TapValuePs</spirit:name>
        <spirit:displayName>Kidly Tapvalueps</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kIDLY_TapValuePs" spirit:minimum="0" spirit:rangeType="long">78</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>kIDLY_TapWidth</spirit:name>
        <spirit:displayName>Kidly Tapwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kIDLY_TapWidth" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kAddBUFG</spirit:name>
        <spirit:displayName>Kaddbufg</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kAddBUFG">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>kEdidFileName</spirit:name>
        <spirit:displayName>Kedidfilename</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kEdidFileName">dgl_720p_cea.data</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>kDebug</spirit:name>
        <spirit:displayName>Kdebug</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.kDebug">true</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_255c3642</spirit:name>
      <spirit:enumeration spirit:text="1920x1080">dgl_1080p_cea.data</spirit:enumeration>
      <spirit:enumeration spirit:text="1280x1024">dgl_1280_1024_cea.data</spirit:enumeration>
      <spirit:enumeration spirit:text="1280x720">dgl_720p_cea.data</spirit:enumeration>
      <spirit:enumeration spirit:text="640x480">dgl_480p_cea.data</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_6508c6ce</spirit:name>
      <spirit:enumeration spirit:text=">=120 MHz (1080p)">1</spirit:enumeration>
      <spirit:enumeration spirit:text="&lt; 120 MHz">2</spirit:enumeration>
      <spirit:enumeration spirit:text="&lt; 80 MHz (720p)">3</spirit:enumeration>
      <spirit:enumeration spirit:text="> 25MHz (480p)">5</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dvi2rgb_v3_2.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e7085cb9</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>docs/dvi2rgb.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/dvi2rgb_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_pixclk/ila_pixclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_refclk/ila_refclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DVI_Constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ChannelBond.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/GlitchFilter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWI_SlaveCtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EEPROM_8b.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/InputSERDES.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PhaseAlign.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ResyncToBUFG.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsyncReset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncBase.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Clocking.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1080p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1280_1024_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_720p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_480p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_timing_workaround.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>late</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_pixclk/ila_pixclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_refclk/ila_refclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DVI_Constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ChannelBond.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/GlitchFilter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWI_SlaveCtl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/EEPROM_8b.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/InputSERDES.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PhaseAlign.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ResyncToBUFG.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncAsyncReset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SyncBase.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Clocking.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TMDS_Decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1080p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_1280_1024_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_720p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dgl_480p_cea.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dvi2rgb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_59aba186</spirit:userFileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Decodes DVI 1.0 spec video stream to a parallel 24-bit RGB video output. Add 2x Clock.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:displayName>Component Name</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dvi2rgb_v1_3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kEmulateDDC</spirit:name>
      <spirit:displayName>Enable DDC ROM</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kEmulateDDC" spirit:order="1400">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kEnableSerialClkOutput</spirit:name>
      <spirit:displayName>Enable serial clock output</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kEnableSerialClkOutput">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kRstActiveHigh</spirit:name>
      <spirit:displayName>Resets active high</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kRstActiveHigh" spirit:order="1300">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kClkRange</spirit:name>
      <spirit:displayName>TMDS clock range</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.kClkRange" spirit:choiceRef="choice_pairs_6508c6ce">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kAddBUFG</spirit:name>
      <spirit:displayName>Add BUFG to PixelClk</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kAddBUFG">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kEdidFileName</spirit:name>
      <spirit:displayName>Preferred resolution</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.kEdidFileName" spirit:choiceRef="choice_pairs_255c3642">dgl_720p_cea.data</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.kEdidFileName">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TMDS_BOARD_INTERFACE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.TMDS_BOARD_INTERFACE"/>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IIC_BOARD_INTERFACE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.IIC_BOARD_INTERFACE"/>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>kDebug</spirit:name>
      <spirit:displayName>Debug module</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.kDebug">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Video_&amp;_Image_Processing</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>DVI to RGB Video Decoder (Sink)</xilinx:displayName>
      <xilinx:vendorDisplayName>Digilent, Inc. / edit by jy_Huang</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.digilentinc.com</xilinx:vendorURL>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.3</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.4</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.5</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.6</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.7</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.8</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:1.9</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:2.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:3.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>digilentinc.com:ip:dvi2rgb:3.1</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-10-07T07:12:21Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.6_ARCHIVE_LOCATION">c:/git/xcam/common-repo/vivado-library/ip/dvi2rgb_v1_7</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.7_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb_v1_7</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.8_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:1.9_ARCHIVE_LOCATION">c:/git/Nexys-Video-HDMI/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="digilentinc.com:ip:dvi2rgb:2.0_ARCHIVE_LOCATION">c:/git/Nexys-Video-HDMI/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6283ef78_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18095914_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5a7ce2_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce56167_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0254dd_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa7f1e3_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccf903a_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3548a209_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3326c55e_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfb2b62_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8feb30_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117c3225_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5bbd2b_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318abccb_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2c15bd_ARCHIVE_LOCATION">c:/git/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a8ef8a_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560bd7cb_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff708cd_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b72622_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fb59a8_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eed06e9_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdaa830_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce67517_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6788c7dc_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ac0a1c_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3961587_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcc2bcb_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ef0306_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d16760b_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a987b4_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdf6e2c_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7bf4dc_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef120e7_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48eb006d_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79412851_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc304cd_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719e9fa6_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e5d90d_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319b4589_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a3076d_ARCHIVE_LOCATION">d:/Github/Contractor/Zybo-Z7-10-HDMI/Zybo-Z7-10-HDMI/hw/repo/vivado-library/ip/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f353ba_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b38b9f5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4a53b_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634bd902_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7beb7c8b_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770e4b17_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e45d057_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9468e1_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43534657_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28faf8ee_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef555c4_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb3eaea_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f6af3a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63663f74_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82379ef_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644a22fd_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b77beab_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b08f2ea_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655d5de0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13aae406_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346bf8d_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fda6ecb_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f220a53_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc7e8c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd629b4_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29755aae_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bd5db9_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ade07a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16152d2_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e13e68a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e25ca2c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7921c427_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c56e403_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9036f17_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcdd279_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4224b7fa_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1918f8b7_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffd8763_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f8da5a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5267ea9b_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f4f3c5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec5e4ee_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fc45a1_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510b1970_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad016b0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d777d3_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d698ae_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0e2ef0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e51b056_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae1323d_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c5633c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f78c5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207e284f_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736c7e4d_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f5f4a6_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef32c7_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3771dd1a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566bcc7_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b91c2ff_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7103c8f_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@935e2d0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235af7a4_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19845153_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ca4fef_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fa3221_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad6b78a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b59c80_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb5c6f0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0ff794_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795f4967_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c497884_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bce4f0d_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e8d57c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151c525d_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c1a0cf_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73adea0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76adad94_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169fbebf_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acf806e_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4726381c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe712a2_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d2e5b5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696e978b_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b63f79_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68823061_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9a617f_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d27f87c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797e9031_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437c5fe2_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/HDMI_biliner_interpolation/ip_core/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ebbd83_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcf8fa2_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346c02aa_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f4392a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cceed1e_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708b79d_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23af2a13_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ff6125_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32faf3bb_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7e9932_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d8388a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511a4b8c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed325bd_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790f39cd_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60810e31_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cda7db_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0092bb_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432d409f_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9a6254_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbff7b5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527f1809_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5e060f_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7598dfac_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b0dc7e_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469ca7e6_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247a9b96_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf4362c_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ab634a_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfb56a5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e838875_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e61964_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd56a7d_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5045a1b3_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b08fcc0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1d5359_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e19612_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425fc2fb_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc341db_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642100ce_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16932021_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18163921_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3311a5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad83660_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529539e5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68244d79_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2094ba8e_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28635b30_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a6226b_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74850145_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f0b9b1_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b19ecdc_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6d96b5_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7f904e_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d111789_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a20483_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfb6c13_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d12ddc3_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ebfb41_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e66093_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d3804b_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e229df_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4ed6f0_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c699431_ARCHIVE_LOCATION">d:/WorkSpace/PYNQ/Biliner_interpolation_System/ip_repo/dvi2rgb</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="316c7656"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="165749dc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7b81f795"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9abbd30f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b8e9c3a9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
