From 91725f600b7f315b7f35d46133d206f2b59e0b98 Mon Sep 17 00:00:00 2001
From: Emmanuel Jillela <emmanuel.jillela@intel.com>
Date: Thu, 16 Apr 2015 16:21:45 -0700
Subject: [PATCH 066/441] Enable NetIP interrupts.

---
 arch/x86/NetIP_SubSystem/netip_subsystem_lld.c | 13 +++++++++++++
 include/linux/netip_subsystem.h                |  4 ++++
 2 files changed, 17 insertions(+)

--- a/arch/x86/NetIP_SubSystem/netip_subsystem_lld.c
+++ b/arch/x86/NetIP_SubSystem/netip_subsystem_lld.c
@@ -140,6 +140,7 @@ static int netss_probe(struct pci_dev *p
                        const struct pci_device_id *id)
 {
    int ret = -ENODEV;
+   unsigned int reg_val;
    int i;
    //DEBUG_PRINT;
    if(PCI_FUNC(pdev->devfn) != 0)
@@ -194,6 +195,18 @@ static int netss_probe(struct pci_dev *p
       ret = -ENOMEM;
       goto free_mem;
    }
+   /**Enable bridge interrupt registers */
+   reg_val = __raw_readl(pnetss_drv_data->bridge_reg_base + NETIP_BRIDGE_IER_OFFSET);
+   if(!(reg_val & NETIP_BRIDGE_IRQ_MASK)) {
+      __raw_writel((reg_val | NETIP_BRIDGE_IRQ_MASK), pnetss_drv_data->bridge_reg_base + NETIP_BRIDGE_IER_OFFSET);
+      printk("Enabling Net IP Bridge interrupts IER reg %x\n", __raw_readl(pnetss_drv_data->bridge_reg_base + NETIP_BRIDGE_IER_OFFSET));
+   }
+   
+   reg_val = __raw_readl(pnetss_drv_data->bridge_reg_base + NETIP_BRIDGE_IMR_OFFSET);
+   if((reg_val & NETIP_BRIDGE_IRQ_MASK)) {
+      __raw_writel((reg_val & ~NETIP_BRIDGE_IRQ_MASK) , pnetss_drv_data->bridge_reg_base + NETIP_BRIDGE_IMR_OFFSET); 
+      printk("Unmasking NetIP interrupts IMR = %x\n", __raw_readl(pnetss_drv_data->bridge_reg_base + NETIP_BRIDGE_IMR_OFFSET));
+   }    
 
    pnetss_drv_data->irq_num = pdev->irq;
    pnetss_drv_data->dev = pdev;
--- a/include/linux/netip_subsystem.h
+++ b/include/linux/netip_subsystem.h
@@ -1,5 +1,9 @@
 #define NET_SUBSYTEM_DEV_ID 0x2BE8
 #define NETIP_BRIDGE_IIR_OFFSET 0x2020
+#define NETIP_BRIDGE_IER_OFFSET 0x2024
+#define NETIP_BRIDGE_IMR_OFFSET 0x2028
+#define NETIP_BRIDGE_ISR_OFFSET 0x202C
+#define NETIP_BRIDGE_IRQ_MASK 0x1FF
 #define NETSS_SUBDEV_HWMUTEX_MMIO_OFFSET (0x190000)
 #define NETSS_SUBDEV_HWMUTEX_MMIO_SIZE (0x10000)
 #define NETSS_SUBDEV_HWMBX_MMIO_OFFSET (0x1A0000)
