#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17cf010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17cf1a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17dbdf0 .functor NOT 1, L_0x1807730, C4<0>, C4<0>, C4<0>;
L_0x1807490 .functor XOR 1, L_0x1807330, L_0x18073f0, C4<0>, C4<0>;
L_0x1807620 .functor XOR 1, L_0x1807490, L_0x1807550, C4<0>, C4<0>;
v0x1802d80_0 .net *"_ivl_10", 0 0, L_0x1807550;  1 drivers
v0x1802e80_0 .net *"_ivl_12", 0 0, L_0x1807620;  1 drivers
v0x1802f60_0 .net *"_ivl_2", 0 0, L_0x1804cb0;  1 drivers
v0x1803020_0 .net *"_ivl_4", 0 0, L_0x1807330;  1 drivers
v0x1803100_0 .net *"_ivl_6", 0 0, L_0x18073f0;  1 drivers
v0x1803230_0 .net *"_ivl_8", 0 0, L_0x1807490;  1 drivers
v0x1803310_0 .net "a", 0 0, v0x17ff620_0;  1 drivers
v0x18033b0_0 .net "b", 0 0, v0x17ff6c0_0;  1 drivers
v0x1803450_0 .net "c", 0 0, v0x17ff760_0;  1 drivers
v0x18034f0_0 .var "clk", 0 0;
v0x1803590_0 .net "d", 0 0, v0x17ff8a0_0;  1 drivers
v0x1803630_0 .net "q_dut", 0 0, L_0x1807060;  1 drivers
v0x18036d0_0 .net "q_ref", 0 0, L_0x17dbe60;  1 drivers
v0x1803770_0 .var/2u "stats1", 159 0;
v0x1803810_0 .var/2u "strobe", 0 0;
v0x18038b0_0 .net "tb_match", 0 0, L_0x1807730;  1 drivers
v0x1803970_0 .net "tb_mismatch", 0 0, L_0x17dbdf0;  1 drivers
v0x1803a30_0 .net "wavedrom_enable", 0 0, v0x17ff990_0;  1 drivers
v0x1803ad0_0 .net "wavedrom_title", 511 0, v0x17ffa30_0;  1 drivers
L_0x1804cb0 .concat [ 1 0 0 0], L_0x17dbe60;
L_0x1807330 .concat [ 1 0 0 0], L_0x17dbe60;
L_0x18073f0 .concat [ 1 0 0 0], L_0x1807060;
L_0x1807550 .concat [ 1 0 0 0], L_0x17dbe60;
L_0x1807730 .cmp/eeq 1, L_0x1804cb0, L_0x1807620;
S_0x17cf330 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17cf1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17baea0 .functor OR 1, v0x17ff620_0, v0x17ff6c0_0, C4<0>, C4<0>;
L_0x17cfa90 .functor OR 1, v0x17ff760_0, v0x17ff8a0_0, C4<0>, C4<0>;
L_0x17dbe60 .functor AND 1, L_0x17baea0, L_0x17cfa90, C4<1>, C4<1>;
v0x17dc060_0 .net *"_ivl_0", 0 0, L_0x17baea0;  1 drivers
v0x17dc100_0 .net *"_ivl_2", 0 0, L_0x17cfa90;  1 drivers
v0x17baff0_0 .net "a", 0 0, v0x17ff620_0;  alias, 1 drivers
v0x17bb090_0 .net "b", 0 0, v0x17ff6c0_0;  alias, 1 drivers
v0x17feaa0_0 .net "c", 0 0, v0x17ff760_0;  alias, 1 drivers
v0x17febb0_0 .net "d", 0 0, v0x17ff8a0_0;  alias, 1 drivers
v0x17fec70_0 .net "q", 0 0, L_0x17dbe60;  alias, 1 drivers
S_0x17fedd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17cf1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17ff620_0 .var "a", 0 0;
v0x17ff6c0_0 .var "b", 0 0;
v0x17ff760_0 .var "c", 0 0;
v0x17ff800_0 .net "clk", 0 0, v0x18034f0_0;  1 drivers
v0x17ff8a0_0 .var "d", 0 0;
v0x17ff990_0 .var "wavedrom_enable", 0 0;
v0x17ffa30_0 .var "wavedrom_title", 511 0;
E_0x17c9fb0/0 .event negedge, v0x17ff800_0;
E_0x17c9fb0/1 .event posedge, v0x17ff800_0;
E_0x17c9fb0 .event/or E_0x17c9fb0/0, E_0x17c9fb0/1;
E_0x17ca200 .event posedge, v0x17ff800_0;
E_0x17b39f0 .event negedge, v0x17ff800_0;
S_0x17ff120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17fedd0;
 .timescale -12 -12;
v0x17ff320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17ff420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17fedd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17ffb90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17cf1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1803e00 .functor NOT 1, v0x17ff6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1803e90 .functor AND 1, v0x17ff620_0, L_0x1803e00, C4<1>, C4<1>;
L_0x1803f20 .functor NOT 1, v0x17ff760_0, C4<0>, C4<0>, C4<0>;
L_0x1803f90 .functor AND 1, L_0x1803e90, L_0x1803f20, C4<1>, C4<1>;
L_0x1804080 .functor AND 1, L_0x1803f90, v0x17ff8a0_0, C4<1>, C4<1>;
L_0x1804140 .functor NOT 1, v0x17ff620_0, C4<0>, C4<0>, C4<0>;
L_0x18041f0 .functor AND 1, L_0x1804140, v0x17ff6c0_0, C4<1>, C4<1>;
L_0x18042b0 .functor NOT 1, v0x17ff760_0, C4<0>, C4<0>, C4<0>;
L_0x1804370 .functor AND 1, L_0x18041f0, L_0x18042b0, C4<1>, C4<1>;
L_0x1804480 .functor NOT 1, v0x17ff8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1804550 .functor AND 1, L_0x1804370, L_0x1804480, C4<1>, C4<1>;
L_0x1804610 .functor OR 1, L_0x1804080, L_0x1804550, C4<0>, C4<0>;
L_0x1804790 .functor NOT 1, v0x17ff620_0, C4<0>, C4<0>, C4<0>;
L_0x1804800 .functor AND 1, L_0x1804790, v0x17ff6c0_0, C4<1>, C4<1>;
L_0x1804720 .functor AND 1, L_0x1804800, v0x17ff760_0, C4<1>, C4<1>;
L_0x1804990 .functor NOT 1, v0x17ff8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1804a90 .functor AND 1, L_0x1804720, L_0x1804990, C4<1>, C4<1>;
L_0x1804ba0 .functor OR 1, L_0x1804610, L_0x1804a90, C4<0>, C4<0>;
L_0x1804d50 .functor NOT 1, v0x17ff620_0, C4<0>, C4<0>, C4<0>;
L_0x1804ed0 .functor AND 1, L_0x1804d50, v0x17ff6c0_0, C4<1>, C4<1>;
L_0x1805150 .functor AND 1, L_0x1804ed0, v0x17ff760_0, C4<1>, C4<1>;
L_0x1805320 .functor AND 1, L_0x1805150, v0x17ff8a0_0, C4<1>, C4<1>;
L_0x18055b0 .functor OR 1, L_0x1804ba0, L_0x1805320, C4<0>, C4<0>;
L_0x18056c0 .functor NOT 1, v0x17ff6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1805800 .functor AND 1, v0x17ff620_0, L_0x18056c0, C4<1>, C4<1>;
L_0x18058c0 .functor NOT 1, v0x17ff760_0, C4<0>, C4<0>, C4<0>;
L_0x1805a10 .functor AND 1, L_0x1805800, L_0x18058c0, C4<1>, C4<1>;
L_0x1805b20 .functor AND 1, L_0x1805a10, v0x17ff8a0_0, C4<1>, C4<1>;
L_0x1805cd0 .functor OR 1, L_0x18055b0, L_0x1805b20, C4<0>, C4<0>;
L_0x1805de0 .functor NOT 1, v0x17ff6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1805f50 .functor AND 1, v0x17ff620_0, L_0x1805de0, C4<1>, C4<1>;
L_0x1806010 .functor AND 1, L_0x1805f50, v0x17ff760_0, C4<1>, C4<1>;
L_0x18061e0 .functor NOT 1, v0x17ff8a0_0, C4<0>, C4<0>, C4<0>;
L_0x1806250 .functor AND 1, L_0x1806010, L_0x18061e0, C4<1>, C4<1>;
L_0x1806480 .functor OR 1, L_0x1805cd0, L_0x1806250, C4<0>, C4<0>;
L_0x1806590 .functor AND 1, v0x17ff620_0, v0x17ff6c0_0, C4<1>, C4<1>;
L_0x1806730 .functor NOT 1, v0x17ff760_0, C4<0>, C4<0>, C4<0>;
L_0x18067a0 .functor AND 1, L_0x1806590, L_0x1806730, C4<1>, C4<1>;
L_0x18069f0 .functor AND 1, L_0x18067a0, v0x17ff8a0_0, C4<1>, C4<1>;
L_0x1806ab0 .functor OR 1, L_0x1806480, L_0x18069f0, C4<0>, C4<0>;
L_0x1806d10 .functor AND 1, v0x17ff620_0, v0x17ff6c0_0, C4<1>, C4<1>;
L_0x1806d80 .functor AND 1, L_0x1806d10, v0x17ff760_0, C4<1>, C4<1>;
L_0x1806fa0 .functor AND 1, L_0x1806d80, v0x17ff8a0_0, C4<1>, C4<1>;
L_0x1807060 .functor OR 1, L_0x1806ab0, L_0x1806fa0, C4<0>, C4<0>;
v0x17ffe80_0 .net *"_ivl_0", 0 0, L_0x1803e00;  1 drivers
v0x17fff60_0 .net *"_ivl_10", 0 0, L_0x1804140;  1 drivers
v0x1800040_0 .net *"_ivl_12", 0 0, L_0x18041f0;  1 drivers
v0x1800130_0 .net *"_ivl_14", 0 0, L_0x18042b0;  1 drivers
v0x1800210_0 .net *"_ivl_16", 0 0, L_0x1804370;  1 drivers
v0x1800340_0 .net *"_ivl_18", 0 0, L_0x1804480;  1 drivers
v0x1800420_0 .net *"_ivl_2", 0 0, L_0x1803e90;  1 drivers
v0x1800500_0 .net *"_ivl_20", 0 0, L_0x1804550;  1 drivers
v0x18005e0_0 .net *"_ivl_22", 0 0, L_0x1804610;  1 drivers
v0x18006c0_0 .net *"_ivl_24", 0 0, L_0x1804790;  1 drivers
v0x18007a0_0 .net *"_ivl_26", 0 0, L_0x1804800;  1 drivers
v0x1800880_0 .net *"_ivl_28", 0 0, L_0x1804720;  1 drivers
v0x1800960_0 .net *"_ivl_30", 0 0, L_0x1804990;  1 drivers
v0x1800a40_0 .net *"_ivl_32", 0 0, L_0x1804a90;  1 drivers
v0x1800b20_0 .net *"_ivl_34", 0 0, L_0x1804ba0;  1 drivers
v0x1800c00_0 .net *"_ivl_36", 0 0, L_0x1804d50;  1 drivers
v0x1800ce0_0 .net *"_ivl_38", 0 0, L_0x1804ed0;  1 drivers
v0x1800dc0_0 .net *"_ivl_4", 0 0, L_0x1803f20;  1 drivers
v0x1800ea0_0 .net *"_ivl_40", 0 0, L_0x1805150;  1 drivers
v0x1800f80_0 .net *"_ivl_42", 0 0, L_0x1805320;  1 drivers
v0x1801060_0 .net *"_ivl_44", 0 0, L_0x18055b0;  1 drivers
v0x1801140_0 .net *"_ivl_46", 0 0, L_0x18056c0;  1 drivers
v0x1801220_0 .net *"_ivl_48", 0 0, L_0x1805800;  1 drivers
v0x1801300_0 .net *"_ivl_50", 0 0, L_0x18058c0;  1 drivers
v0x18013e0_0 .net *"_ivl_52", 0 0, L_0x1805a10;  1 drivers
v0x18014c0_0 .net *"_ivl_54", 0 0, L_0x1805b20;  1 drivers
v0x18015a0_0 .net *"_ivl_56", 0 0, L_0x1805cd0;  1 drivers
v0x1801680_0 .net *"_ivl_58", 0 0, L_0x1805de0;  1 drivers
v0x1801760_0 .net *"_ivl_6", 0 0, L_0x1803f90;  1 drivers
v0x1801840_0 .net *"_ivl_60", 0 0, L_0x1805f50;  1 drivers
v0x1801920_0 .net *"_ivl_62", 0 0, L_0x1806010;  1 drivers
v0x1801a00_0 .net *"_ivl_64", 0 0, L_0x18061e0;  1 drivers
v0x1801ae0_0 .net *"_ivl_66", 0 0, L_0x1806250;  1 drivers
v0x1801dd0_0 .net *"_ivl_68", 0 0, L_0x1806480;  1 drivers
v0x1801eb0_0 .net *"_ivl_70", 0 0, L_0x1806590;  1 drivers
v0x1801f90_0 .net *"_ivl_72", 0 0, L_0x1806730;  1 drivers
v0x1802070_0 .net *"_ivl_74", 0 0, L_0x18067a0;  1 drivers
v0x1802150_0 .net *"_ivl_76", 0 0, L_0x18069f0;  1 drivers
v0x1802230_0 .net *"_ivl_78", 0 0, L_0x1806ab0;  1 drivers
v0x1802310_0 .net *"_ivl_8", 0 0, L_0x1804080;  1 drivers
v0x18023f0_0 .net *"_ivl_80", 0 0, L_0x1806d10;  1 drivers
v0x18024d0_0 .net *"_ivl_82", 0 0, L_0x1806d80;  1 drivers
v0x18025b0_0 .net *"_ivl_84", 0 0, L_0x1806fa0;  1 drivers
v0x1802690_0 .net "a", 0 0, v0x17ff620_0;  alias, 1 drivers
v0x1802730_0 .net "b", 0 0, v0x17ff6c0_0;  alias, 1 drivers
v0x1802820_0 .net "c", 0 0, v0x17ff760_0;  alias, 1 drivers
v0x1802910_0 .net "d", 0 0, v0x17ff8a0_0;  alias, 1 drivers
v0x1802a00_0 .net "q", 0 0, L_0x1807060;  alias, 1 drivers
S_0x1802b60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17cf1a0;
 .timescale -12 -12;
E_0x17c9d50 .event anyedge, v0x1803810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1803810_0;
    %nor/r;
    %assign/vec4 v0x1803810_0, 0;
    %wait E_0x17c9d50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17fedd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff6c0_0, 0;
    %assign/vec4 v0x17ff620_0, 0;
    %wait E_0x17b39f0;
    %wait E_0x17ca200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff6c0_0, 0;
    %assign/vec4 v0x17ff620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c9fb0;
    %load/vec4 v0x17ff620_0;
    %load/vec4 v0x17ff6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17ff760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17ff8a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff6c0_0, 0;
    %assign/vec4 v0x17ff620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17ff420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c9fb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17ff8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ff6c0_0, 0;
    %assign/vec4 v0x17ff620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17cf1a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18034f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1803810_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17cf1a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18034f0_0;
    %inv;
    %store/vec4 v0x18034f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17cf1a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ff800_0, v0x1803970_0, v0x1803310_0, v0x18033b0_0, v0x1803450_0, v0x1803590_0, v0x18036d0_0, v0x1803630_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17cf1a0;
T_7 ;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1803770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17cf1a0;
T_8 ;
    %wait E_0x17c9fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1803770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803770_0, 4, 32;
    %load/vec4 v0x18038b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803770_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1803770_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803770_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18036d0_0;
    %load/vec4 v0x18036d0_0;
    %load/vec4 v0x1803630_0;
    %xor;
    %load/vec4 v0x18036d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803770_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1803770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1803770_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/circuit3/iter5/response0/top_module.sv";
