==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<16, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:97:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<16, 0, 0, 0>, 0>::write(ap_axiu<16, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:249:13)
INFO: [HLS 214-131] Inlining function 'mac(lane_data, lane_data)' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:177:73)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<64, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:158:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<64, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:157:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<16, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:123:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<16, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:99:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_1' (Systolic_Array_PCNN_based/conv.cpp:124:21) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:124:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_2' (Systolic_Array_PCNN_based/conv.cpp:129:21) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:129:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (Systolic_Array_PCNN_based/conv.cpp:135:22) in function 'coreConv' completely with a factor of 6 (Systolic_Array_PCNN_based/conv.cpp:135:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_3' (Systolic_Array_PCNN_based/conv.cpp:135:22) in function 'coreConv' completely with a factor of 6 (Systolic_Array_PCNN_based/conv.cpp:135:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_4' (Systolic_Array_PCNN_based/conv.cpp:161:22) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:161:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_5' (Systolic_Array_PCNN_based/conv.cpp:164:20) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:164:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_5' (Systolic_Array_PCNN_based/conv.cpp:164:20) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:164:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_6' (Systolic_Array_PCNN_based/conv.cpp:173:22) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:173:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_7' (Systolic_Array_PCNN_based/conv.cpp:180:23) in function 'coreConv' completely with a factor of 5 (Systolic_Array_PCNN_based/conv.cpp:180:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (Systolic_Array_PCNN_based/conv.cpp:53:22) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:53:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_7' (Systolic_Array_PCNN_based/conv.cpp:180:23) in function 'coreConv' completely with a factor of 5 (Systolic_Array_PCNN_based/conv.cpp:180:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (Systolic_Array_PCNN_based/conv.cpp:53:22) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:53:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_8' (Systolic_Array_PCNN_based/conv.cpp:197:22) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:197:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_9' (Systolic_Array_PCNN_based/conv.cpp:202:23) in function 'coreConv' completely with a factor of 6 (Systolic_Array_PCNN_based/conv.cpp:202:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_9' (Systolic_Array_PCNN_based/conv.cpp:202:23) in function 'coreConv' completely with a factor of 6 (Systolic_Array_PCNN_based/conv.cpp:202:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_244_10' (Systolic_Array_PCNN_based/conv.cpp:244:23) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:244:23)
INFO: [HLS 214-178] Inlining function 'ap_axiu<16, 0, 0, 0>::operator=(ap_axiu<16, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<16, 0, 0, 0>::operator=(ap_axiu<16, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<16, 0, 0, 0>::operator=(ap_axiu<16, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<64, 0, 0, 0>, 0>&, hls::stream<ap_axiu<16, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:73:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 12723 ; free virtual = 47552
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 12723 ; free virtual = 47552
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 12711 ; free virtual = 47542
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 12702 ; free virtual = 47534
INFO: [XFORM 203-510] Pipelining loop 'ConvLppo' (Systolic_Array_PCNN_based/conv.cpp:143) in function 'coreConv' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:87:10) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:69)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 12671 ; free virtual = 47505
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:92:9
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:93:9
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:94:9
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:95:9
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:96:9
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:97:9
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1584] missing argument for 'factor': Systolic_Array_PCNN_based/conv.cpp:99:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:232:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:138:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:135:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:132:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:127:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:79:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21610 ; free virtual = 57906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21610 ; free virtual = 57906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21600 ; free virtual = 57898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21591 ; free virtual = 57890
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' (Systolic_Array_PCNN_based/conv.cpp:131) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_2' (Systolic_Array_PCNN_based/conv.cpp:134) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_3' (Systolic_Array_PCNN_based/conv.cpp:137) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_14' (Systolic_Array_PCNN_based/conv.cpp:167) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_16' (Systolic_Array_PCNN_based/conv.cpp:183) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:237:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_10' (Systolic_Array_PCNN_based/conv.cpp:158:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:158:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:188:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21487 ; free virtual = 57784
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21487 ; free virtual = 57784
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21477 ; free virtual = 57776
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21469 ; free virtual = 57769
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_17' (Systolic_Array_PCNN_based/conv.cpp:196) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_236_21' (Systolic_Array_PCNN_based/conv.cpp:236) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_196_17' (Systolic_Array_PCNN_based/conv.cpp:196) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_197_18' (Systolic_Array_PCNN_based/conv.cpp:197) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:186) automatically.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21440 ; free virtual = 57741
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_196_17' (Systolic_Array_PCNN_based/conv.cpp:196:37) in function 'coreConv' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:176:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21431 ; free virtual = 57732
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul118_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul111_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul111_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul111_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul254) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.92 seconds; current allocated memory: 134.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 136.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:238:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_10' (Systolic_Array_PCNN_based/conv.cpp:158:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:158:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_160_11' (Systolic_Array_PCNN_based/conv.cpp:160:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:160:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_16' (Systolic_Array_PCNN_based/conv.cpp:189:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:189:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 21445 ; free virtual = 57743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 21445 ; free virtual = 57743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 21437 ; free virtual = 57736
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 21428 ; free virtual = 57727
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_14' (Systolic_Array_PCNN_based/conv.cpp:172) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_17' (Systolic_Array_PCNN_based/conv.cpp:197) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_197_17' (Systolic_Array_PCNN_based/conv.cpp:197) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_198_18' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 21398 ; free virtual = 57699
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_13' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_197_17' (Systolic_Array_PCNN_based/conv.cpp:197:37) in function 'coreConv' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:176:51)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 21395 ; free virtual = 57696
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul118_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul111_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul111_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul111_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln171_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul254) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_13_VITIS_LOOP_172_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.91 seconds; current allocated memory: 150.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 152.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:245:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_13' (Systolic_Array_PCNN_based/conv.cpp:165:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:165:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_14' (Systolic_Array_PCNN_based/conv.cpp:167:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:167:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_14' (Systolic_Array_PCNN_based/conv.cpp:167:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:167:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_14' (Systolic_Array_PCNN_based/conv.cpp:167:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:167:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_14' (Systolic_Array_PCNN_based/conv.cpp:167:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:167:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_15' (Systolic_Array_PCNN_based/conv.cpp:176:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_19' (Systolic_Array_PCNN_based/conv.cpp:196:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:196:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21110 ; free virtual = 57564
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21110 ; free virtual = 57564
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21100 ; free virtual = 57555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21092 ; free virtual = 57548
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_17' (Systolic_Array_PCNN_based/conv.cpp:179) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_17' (Systolic_Array_PCNN_based/conv.cpp:179) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_17' (Systolic_Array_PCNN_based/conv.cpp:179) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_17' (Systolic_Array_PCNN_based/conv.cpp:179) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_20' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_24' (Systolic_Array_PCNN_based/conv.cpp:244) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_204_20' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_205_21' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21060 ; free virtual = 57518
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:35) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:33) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:31) in function 'coreConv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:30) in function 'coreConv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_16' (Systolic_Array_PCNN_based/conv.cpp:178:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_16' (Systolic_Array_PCNN_based/conv.cpp:178:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_16' (Systolic_Array_PCNN_based/conv.cpp:178:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_16' (Systolic_Array_PCNN_based/conv.cpp:178:30) in function 'coreConv'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_204_20' (Systolic_Array_PCNN_based/conv.cpp:204:37) in function 'coreConv' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:183:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:156:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21059 ; free virtual = 57517
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul139_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast38_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln178_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul275) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_8_VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_16_VITIS_LOOP_179_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_16_VITIS_LOOP_179_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_16_VITIS_LOOP_179_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_16_VITIS_LOOP_179_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_20'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:246:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_13' (Systolic_Array_PCNN_based/conv.cpp:166:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:166:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_15' (Systolic_Array_PCNN_based/conv.cpp:177:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:177:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_19' (Systolic_Array_PCNN_based/conv.cpp:197:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:197:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21020 ; free virtual = 57475
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21020 ; free virtual = 57475
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21010 ; free virtual = 57466
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 21003 ; free virtual = 57459
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_20' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_24' (Systolic_Array_PCNN_based/conv.cpp:245) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_205_20' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_206_21' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20971 ; free virtual = 57429
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:35) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:33) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:31) in function 'coreConv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:30) in function 'coreConv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_205_20' (Systolic_Array_PCNN_based/conv.cpp:205:37) in function 'coreConv' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:184:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:156:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20969 ; free virtual = 57428
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul139_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast38_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul275) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_8_VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_20'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:246:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_13' (Systolic_Array_PCNN_based/conv.cpp:166:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:166:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_14' (Systolic_Array_PCNN_based/conv.cpp:168:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:168:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_177_15' (Systolic_Array_PCNN_based/conv.cpp:177:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:177:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_19' (Systolic_Array_PCNN_based/conv.cpp:197:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:197:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 20924 ; free virtual = 57391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 20924 ; free virtual = 57391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 20914 ; free virtual = 57383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 20907 ; free virtual = 57375
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_17' (Systolic_Array_PCNN_based/conv.cpp:180) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_20' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_24' (Systolic_Array_PCNN_based/conv.cpp:245) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_205_20' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_206_21' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 20875 ; free virtual = 57346
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:35) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:33) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:31) in function 'coreConv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:30) in function 'coreConv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_16' (Systolic_Array_PCNN_based/conv.cpp:179:30) in function 'coreConv'.
WARNING: [XFORM 203-561] 'VITIS_LOOP_205_20' (Systolic_Array_PCNN_based/conv.cpp:205:37) in function 'coreConv' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:184:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:156:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 20874 ; free virtual = 57345
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul139_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast38_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul132_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln179_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul275) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_8_VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_16_VITIS_LOOP_180_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_20'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:252:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_19' (Systolic_Array_PCNN_based/conv.cpp:199:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:199:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20287 ; free virtual = 55797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20287 ; free virtual = 55797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20277 ; free virtual = 55787
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20270 ; free virtual = 55781
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_26' (Systolic_Array_PCNN_based/conv.cpp:251) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_207_20' (Systolic_Array_PCNN_based/conv.cpp:207) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_209_21' (Systolic_Array_PCNN_based/conv.cpp:209) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_213_22' (Systolic_Array_PCNN_based/conv.cpp:213) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_218_23' (Systolic_Array_PCNN_based/conv.cpp:218) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_219_24' (Systolic_Array_PCNN_based/conv.cpp:219) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_233_25' (Systolic_Array_PCNN_based/conv.cpp:233) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:237:28) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20236 ; free virtual = 55749
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:238:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 20218 ; free virtual = 55731
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln145_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul214_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul214_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul214_0_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul100_3_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul104_3296_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul104_1282_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul104_2289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul284) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_4', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_8', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_12', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_251_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:254:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_19' (Systolic_Array_PCNN_based/conv.cpp:199:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:199:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19312 ; free virtual = 54896
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19312 ; free virtual = 54896
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19302 ; free virtual = 54887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19295 ; free virtual = 54881
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_26' (Systolic_Array_PCNN_based/conv.cpp:253) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_207_20' (Systolic_Array_PCNN_based/conv.cpp:207) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_209_21' (Systolic_Array_PCNN_based/conv.cpp:209) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_213_22' (Systolic_Array_PCNN_based/conv.cpp:213) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_218_23' (Systolic_Array_PCNN_based/conv.cpp:218) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_219_24' (Systolic_Array_PCNN_based/conv.cpp:219) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_233_25' (Systolic_Array_PCNN_based/conv.cpp:233) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:237:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19261 ; free virtual = 54848
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:238:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19243 ; free virtual = 54831
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1283_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul290) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_4', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_8', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_12', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:254:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_19' (Systolic_Array_PCNN_based/conv.cpp:199:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:199:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18572 ; free virtual = 54230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18572 ; free virtual = 54230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18562 ; free virtual = 54221
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18556 ; free virtual = 54215
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_26' (Systolic_Array_PCNN_based/conv.cpp:253) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_207_20' (Systolic_Array_PCNN_based/conv.cpp:207) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_209_21' (Systolic_Array_PCNN_based/conv.cpp:209) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_213_22' (Systolic_Array_PCNN_based/conv.cpp:213) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_218_23' (Systolic_Array_PCNN_based/conv.cpp:218) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_219_24' (Systolic_Array_PCNN_based/conv.cpp:219) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_233_25' (Systolic_Array_PCNN_based/conv.cpp:233) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:237:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18522 ; free virtual = 54183
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:238:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18503 ; free virtual = 54165
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1283_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul290) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_4', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_8', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln238', Systolic_Array_PCNN_based/conv.cpp:238) of variable 'add_ln228_12', Systolic_Array_PCNN_based/conv.cpp:228 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:225) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:256:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_19' (Systolic_Array_PCNN_based/conv.cpp:200:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:200:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_20' (Systolic_Array_PCNN_based/conv.cpp:208:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:208:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_22' (Systolic_Array_PCNN_based/conv.cpp:219:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:219:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_23' (Systolic_Array_PCNN_based/conv.cpp:221:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:221:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_23' (Systolic_Array_PCNN_based/conv.cpp:221:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:221:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_23' (Systolic_Array_PCNN_based/conv.cpp:221:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:221:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_23' (Systolic_Array_PCNN_based/conv.cpp:221:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:221:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_236_24' (Systolic_Array_PCNN_based/conv.cpp:236:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:236:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18490 ; free virtual = 54149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18490 ; free virtual = 54149
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18480 ; free virtual = 54141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18474 ; free virtual = 54135
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_25' (Systolic_Array_PCNN_based/conv.cpp:255) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:241:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18440 ; free virtual = 54103
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:242:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18429 ; free virtual = 54092
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1282_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln228_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln228_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln228_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul285) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln242', Systolic_Array_PCNN_based/conv.cpp:242) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:231 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:228) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln242', Systolic_Array_PCNN_based/conv.cpp:242) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:231 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:228) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln242', Systolic_Array_PCNN_based/conv.cpp:242) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:231 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:228) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:228) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5359] Only for/while/do support the pipeline  pragma: Systolic_Array_PCNN_based/conv.cpp:196:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:257:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_19' (Systolic_Array_PCNN_based/conv.cpp:200:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:200:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_20' (Systolic_Array_PCNN_based/conv.cpp:208:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:208:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_22' (Systolic_Array_PCNN_based/conv.cpp:220:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:220:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_24' (Systolic_Array_PCNN_based/conv.cpp:237:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18395 ; free virtual = 54095
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18395 ; free virtual = 54095
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18387 ; free virtual = 54088
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18377 ; free virtual = 54079
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_256_25' (Systolic_Array_PCNN_based/conv.cpp:256) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:242:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18343 ; free virtual = 54045
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:243:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18327 ; free virtual = 54031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1282_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul285) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln243', Systolic_Array_PCNN_based/conv.cpp:243) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:232 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:229) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln243', Systolic_Array_PCNN_based/conv.cpp:243) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:232 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:229) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5359] Only for/while/do support the pipeline  pragma: Systolic_Array_PCNN_based/conv.cpp:196:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:257:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_19' (Systolic_Array_PCNN_based/conv.cpp:200:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:200:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_20' (Systolic_Array_PCNN_based/conv.cpp:208:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:208:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_22' (Systolic_Array_PCNN_based/conv.cpp:220:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:220:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_24' (Systolic_Array_PCNN_based/conv.cpp:237:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19022 ; free virtual = 54724
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19022 ; free virtual = 54724
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19015 ; free virtual = 54718
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 19005 ; free virtual = 54709
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_256_25' (Systolic_Array_PCNN_based/conv.cpp:256) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:242:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18971 ; free virtual = 54677
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:243:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18958 ; free virtual = 54665
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1282_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul285) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln243', Systolic_Array_PCNN_based/conv.cpp:243) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:232 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:229) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln243', Systolic_Array_PCNN_based/conv.cpp:243) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:232 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:229) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:257:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_19' (Systolic_Array_PCNN_based/conv.cpp:200:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:200:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_20' (Systolic_Array_PCNN_based/conv.cpp:208:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:208:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_22' (Systolic_Array_PCNN_based/conv.cpp:220:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:220:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_23' (Systolic_Array_PCNN_based/conv.cpp:222:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_24' (Systolic_Array_PCNN_based/conv.cpp:237:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 19004 ; free virtual = 54707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 19004 ; free virtual = 54707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18997 ; free virtual = 54701
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18988 ; free virtual = 54693
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_256_25' (Systolic_Array_PCNN_based/conv.cpp:256) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:242:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18954 ; free virtual = 54660
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:243:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 18943 ; free virtual = 54650
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul211_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1282_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln229_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul285) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln243', Systolic_Array_PCNN_based/conv.cpp:243) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:232 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:229) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln243', Systolic_Array_PCNN_based/conv.cpp:243) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:232 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:229) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln243', Systolic_Array_PCNN_based/conv.cpp:243) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:232 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:229) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:267:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:137:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_13' (Systolic_Array_PCNN_based/conv.cpp:169:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:169:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_14' (Systolic_Array_PCNN_based/conv.cpp:171:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_179_15' (Systolic_Array_PCNN_based/conv.cpp:179:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:179:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_19' (Systolic_Array_PCNN_based/conv.cpp:200:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:200:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_20' (Systolic_Array_PCNN_based/conv.cpp:208:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:208:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_21' (Systolic_Array_PCNN_based/conv.cpp:210:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_22' (Systolic_Array_PCNN_based/conv.cpp:221:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:221:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_23' (Systolic_Array_PCNN_based/conv.cpp:229:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:229:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_25' (Systolic_Array_PCNN_based/conv.cpp:247:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:247:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18951 ; free virtual = 54655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18951 ; free virtual = 54655
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18941 ; free virtual = 54646
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18934 ; free virtual = 54641
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_1' (Systolic_Array_PCNN_based/conv.cpp:133) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (Systolic_Array_PCNN_based/conv.cpp:136) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_139_3' (Systolic_Array_PCNN_based/conv.cpp:139) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_10' (Systolic_Array_PCNN_based/conv.cpp:155) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_17' (Systolic_Array_PCNN_based/conv.cpp:182) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_18' (Systolic_Array_PCNN_based/conv.cpp:194) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_266_26' (Systolic_Array_PCNN_based/conv.cpp:266) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:194:35) to (Systolic_Array_PCNN_based/conv.cpp:252:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18899 ; free virtual = 54607
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_9' (Systolic_Array_PCNN_based/conv.cpp:154:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_8' (Systolic_Array_PCNN_based/conv.cpp:152:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_16' (Systolic_Array_PCNN_based/conv.cpp:181:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_164_12' (Systolic_Array_PCNN_based/conv.cpp:164:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_11' (Systolic_Array_PCNN_based/conv.cpp:162:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_145_5' (Systolic_Array_PCNN_based/conv.cpp:145:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_4' (Systolic_Array_PCNN_based/conv.cpp:143:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:134:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:137:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:186:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:157:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18887 ; free virtual = 54595
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1283_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln181_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln226_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln226_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln226_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul292) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9_VITIS_LOOP_155_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_16_VITIS_LOOP_182_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln253', Systolic_Array_PCNN_based/conv.cpp:253) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:242 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:226) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln253', Systolic_Array_PCNN_based/conv.cpp:253) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:242 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:226) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_194_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln253', Systolic_Array_PCNN_based/conv.cpp:253) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:242 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:226) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:121:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:267:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:138:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:133:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:125:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_13' (Systolic_Array_PCNN_based/conv.cpp:173:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:173:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_14' (Systolic_Array_PCNN_based/conv.cpp:175:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:175:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_14' (Systolic_Array_PCNN_based/conv.cpp:175:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:175:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_14' (Systolic_Array_PCNN_based/conv.cpp:175:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:175:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_175_14' (Systolic_Array_PCNN_based/conv.cpp:175:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:175:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_15' (Systolic_Array_PCNN_based/conv.cpp:183:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:183:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_19' (Systolic_Array_PCNN_based/conv.cpp:202:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:202:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_210_20' (Systolic_Array_PCNN_based/conv.cpp:210:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:210:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_21' (Systolic_Array_PCNN_based/conv.cpp:212:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:212:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_21' (Systolic_Array_PCNN_based/conv.cpp:212:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:212:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_21' (Systolic_Array_PCNN_based/conv.cpp:212:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:212:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_21' (Systolic_Array_PCNN_based/conv.cpp:212:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:212:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_22' (Systolic_Array_PCNN_based/conv.cpp:221:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:221:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_23' (Systolic_Array_PCNN_based/conv.cpp:229:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:229:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_24' (Systolic_Array_PCNN_based/conv.cpp:231:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_25' (Systolic_Array_PCNN_based/conv.cpp:247:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:247:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 18202 ; free virtual = 53955
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 18202 ; free virtual = 53955
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 18192 ; free virtual = 53946
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 18183 ; free virtual = 53938
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_1' (Systolic_Array_PCNN_based/conv.cpp:137) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_2' (Systolic_Array_PCNN_based/conv.cpp:140) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_3' (Systolic_Array_PCNN_based/conv.cpp:143) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_10' (Systolic_Array_PCNN_based/conv.cpp:159) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_17' (Systolic_Array_PCNN_based/conv.cpp:186) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_17' (Systolic_Array_PCNN_based/conv.cpp:186) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_17' (Systolic_Array_PCNN_based/conv.cpp:186) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_17' (Systolic_Array_PCNN_based/conv.cpp:186) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_18' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_266_26' (Systolic_Array_PCNN_based/conv.cpp:266) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:198:35) to (Systolic_Array_PCNN_based/conv.cpp:252:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 18149 ; free virtual = 53905
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_9' (Systolic_Array_PCNN_based/conv.cpp:158:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_156_8' (Systolic_Array_PCNN_based/conv.cpp:156:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_16' (Systolic_Array_PCNN_based/conv.cpp:185:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_16' (Systolic_Array_PCNN_based/conv.cpp:185:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_16' (Systolic_Array_PCNN_based/conv.cpp:185:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_16' (Systolic_Array_PCNN_based/conv.cpp:185:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_168_12' (Systolic_Array_PCNN_based/conv.cpp:168:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_11' (Systolic_Array_PCNN_based/conv.cpp:166:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_5' (Systolic_Array_PCNN_based/conv.cpp:149:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_4' (Systolic_Array_PCNN_based/conv.cpp:147:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:138:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:141:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:144:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:190:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:161:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 18139 ; free virtual = 53896
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln158_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1283_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln185_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln185_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln185_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln185_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln226_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln226_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln226_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln206_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln206_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul292) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_9_VITIS_LOOP_159_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_16_VITIS_LOOP_186_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_16_VITIS_LOOP_186_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_16_VITIS_LOOP_186_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_16_VITIS_LOOP_186_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_198_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln253', Systolic_Array_PCNN_based/conv.cpp:253) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:242 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:226) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_198_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln253', Systolic_Array_PCNN_based/conv.cpp:253) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:242 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:226) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_198_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln253', Systolic_Array_PCNN_based/conv.cpp:253) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:242 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:226) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:268:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_20' (Systolic_Array_PCNN_based/conv.cpp:211:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:211:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_22' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_23' (Systolic_Array_PCNN_based/conv.cpp:230:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:230:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_25' (Systolic_Array_PCNN_based/conv.cpp:248:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:248:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18079 ; free virtual = 53921
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18079 ; free virtual = 53921
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18070 ; free virtual = 53913
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18062 ; free virtual = 53906
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_18' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_267_26' (Systolic_Array_PCNN_based/conv.cpp:267) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:86) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:92) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:253:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18029 ; free virtual = 53874
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:254:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18019 ; free virtual = 53865
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1283_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul292) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln254', Systolic_Array_PCNN_based/conv.cpp:254) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:243 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln254', Systolic_Array_PCNN_based/conv.cpp:254) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:243 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln254', Systolic_Array_PCNN_based/conv.cpp:254) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:243 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:93 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_267_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.15 seconds; current allocated memory: 151.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 158.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:268:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_20' (Systolic_Array_PCNN_based/conv.cpp:211:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:211:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_21' (Systolic_Array_PCNN_based/conv.cpp:213:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:213:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_22' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_23' (Systolic_Array_PCNN_based/conv.cpp:230:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:230:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_24' (Systolic_Array_PCNN_based/conv.cpp:232:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_25' (Systolic_Array_PCNN_based/conv.cpp:248:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:248:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:243:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18054 ; free virtual = 53897
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18054 ; free virtual = 53897
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18046 ; free virtual = 53889
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18038 ; free virtual = 53882
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_18' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_267_26' (Systolic_Array_PCNN_based/conv.cpp:267) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:253:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18004 ; free virtual = 53849
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:254:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17995 ; free virtual = 53840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul208_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1283_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul292) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln254', Systolic_Array_PCNN_based/conv.cpp:254) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:243 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln254', Systolic_Array_PCNN_based/conv.cpp:254) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:243 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln254', Systolic_Array_PCNN_based/conv.cpp:254) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:243 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_267_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.88 seconds; current allocated memory: 151.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 157.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:275:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_23' (Systolic_Array_PCNN_based/conv.cpp:255:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:255:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17371 ; free virtual = 53214
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17371 ; free virtual = 53214
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17362 ; free virtual = 53206
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17352 ; free virtual = 53197
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_18' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_274_24' (Systolic_Array_PCNN_based/conv.cpp:274) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:260:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17318 ; free virtual = 53165
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:261:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17308 ; free virtual = 53155
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3295_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2288_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1281_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul286) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_274_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.19 seconds; current allocated memory: 151.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 157.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:275:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_23' (Systolic_Array_PCNN_based/conv.cpp:255:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:255:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18724 ; free virtual = 54443
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18724 ; free virtual = 54443
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18715 ; free virtual = 54435
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18708 ; free virtual = 54428
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_18' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_274_24' (Systolic_Array_PCNN_based/conv.cpp:274) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:260:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18674 ; free virtual = 54396
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:261:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18663 ; free virtual = 54386
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3295_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2288_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1281_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul286) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_274_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.87 seconds; current allocated memory: 151.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 157.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:275:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_23' (Systolic_Array_PCNN_based/conv.cpp:255:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:255:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18712 ; free virtual = 54431
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18712 ; free virtual = 54431
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18702 ; free virtual = 54422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18695 ; free virtual = 54417
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_274_24' (Systolic_Array_PCNN_based/conv.cpp:274) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:260:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18660 ; free virtual = 54382
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:261:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18650 ; free virtual = 54373
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3295_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2288_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1281_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul286) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_274_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.05 seconds; current allocated memory: 151.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 157.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_14' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:275:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_23' (Systolic_Array_PCNN_based/conv.cpp:255:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:255:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:61)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:250:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:61)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:61)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:261:61)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18648 ; free virtual = 54368
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18648 ; free virtual = 54368
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18639 ; free virtual = 54360
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18630 ; free virtual = 54352
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_274_24' (Systolic_Array_PCNN_based/conv.cpp:274) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:260:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18596 ; free virtual = 54319
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:261:59)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18586 ; free virtual = 54310
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3295_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2288_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1281_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln227_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln261_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln261_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul289) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln261', Systolic_Array_PCNN_based/conv.cpp:261) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:250 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 47.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_274_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.81 seconds; current allocated memory: 151.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 158.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:277:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_21' (Systolic_Array_PCNN_based/conv.cpp:232:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_23' (Systolic_Array_PCNN_based/conv.cpp:256:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:256:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18603 ; free virtual = 54325
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18603 ; free virtual = 54325
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18595 ; free virtual = 54318
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18587 ; free virtual = 54311
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_24' (Systolic_Array_PCNN_based/conv.cpp:276) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:261:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18554 ; free virtual = 54279
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:263:25)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18552 ; free virtual = 54278
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3295_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2288_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1281_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul276) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_write_ln263', Systolic_Array_PCNN_based/conv.cpp:263) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:251 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('res', Systolic_Array_PCNN_based/conv.cpp:228) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.55 seconds; current allocated memory: 147.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 152.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:277:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_21' (Systolic_Array_PCNN_based/conv.cpp:232:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:232:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_22' (Systolic_Array_PCNN_based/conv.cpp:234:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:234:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_23' (Systolic_Array_PCNN_based/conv.cpp:256:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:256:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:251:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:247:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:263:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:252:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18579 ; free virtual = 54301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18579 ; free virtual = 54301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18571 ; free virtual = 54294
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18564 ; free virtual = 54288
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_24' (Systolic_Array_PCNN_based/conv.cpp:276) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:261:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18529 ; free virtual = 54254
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:263:25)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 18527 ; free virtual = 54253
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3295_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2288_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1281_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul276) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_write_ln263', Systolic_Array_PCNN_based/conv.cpp:263) of variable 'res', Systolic_Array_PCNN_based/conv.cpp:251 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('res', Systolic_Array_PCNN_based/conv.cpp:228) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.41 seconds; current allocated memory: 147.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 152.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:278:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17955 ; free virtual = 53620
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17955 ; free virtual = 53620
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17946 ; free virtual = 53613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17929 ; free virtual = 53596
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_24' (Systolic_Array_PCNN_based/conv.cpp:277) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:263:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17878 ; free virtual = 53547
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:264:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17869 ; free virtual = 53538
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3296_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1282_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul294) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254_12', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254_4', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.01 seconds; current allocated memory: 151.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 157.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_14' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:278:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:44)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:32)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17663 ; free virtual = 53560
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17663 ; free virtual = 53560
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17654 ; free virtual = 53552
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17646 ; free virtual = 53545
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_24' (Systolic_Array_PCNN_based/conv.cpp:277) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:263:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17612 ; free virtual = 53511
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:264:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17601 ; free virtual = 53502
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3296_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1282_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul294) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254_12', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254_4', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.72 seconds; current allocated memory: 151.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 157.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_14' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:278:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17573 ; free virtual = 53471
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17573 ; free virtual = 53471
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17562 ; free virtual = 53462
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17553 ; free virtual = 53453
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_24' (Systolic_Array_PCNN_based/conv.cpp:277) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:263:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17518 ; free virtual = 53420
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:264:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17508 ; free virtual = 53411
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3306_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1292_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254_12', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254_4', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln254', Systolic_Array_PCNN_based/conv.cpp:254 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.96 seconds; current allocated memory: 167.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 173.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:286:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_25' (Systolic_Array_PCNN_based/conv.cpp:266:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:266:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17467 ; free virtual = 53373
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17467 ; free virtual = 53373
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17460 ; free virtual = 53367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17452 ; free virtual = 53360
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_285_26' (Systolic_Array_PCNN_based/conv.cpp:285) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:271:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17418 ; free virtual = 53327
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:272:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17408 ; free virtual = 53318
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3308_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2301_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1294_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul299) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262_12', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262_4', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.8 seconds; current allocated memory: 151.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 157.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:201:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:286:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_25' (Systolic_Array_PCNN_based/conv.cpp:266:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:266:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17462 ; free virtual = 53368
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17462 ; free virtual = 53368
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17453 ; free virtual = 53360
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17446 ; free virtual = 53353
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_18' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_285_26' (Systolic_Array_PCNN_based/conv.cpp:285) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:271:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17414 ; free virtual = 53324
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:272:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17404 ; free virtual = 53314
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3308_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2301_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1294_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul299) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262_12', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262_4', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.12 seconds; current allocated memory: 151.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:201:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:286:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_25' (Systolic_Array_PCNN_based/conv.cpp:266:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:266:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17447 ; free virtual = 53354
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17447 ; free virtual = 53354
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17437 ; free virtual = 53345
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17428 ; free virtual = 53337
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_18' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_285_26' (Systolic_Array_PCNN_based/conv.cpp:285) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:271:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17390 ; free virtual = 53300
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:272:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 17384 ; free virtual = 53295
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3308_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2301_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1294_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul299) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_1_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262_3', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262_11', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_199_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln272', Systolic_Array_PCNN_based/conv.cpp:272) of variable 'add_ln262_15', Systolic_Array_PCNN_based/conv.cpp:262 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:227) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.61 seconds; current allocated memory: 167.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:286:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_260_24' (Systolic_Array_PCNN_based/conv.cpp:260:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:260:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_25' (Systolic_Array_PCNN_based/conv.cpp:266:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:266:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:33)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:272:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:262:21)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17438 ; free virtual = 53345
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17438 ; free virtual = 53345
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17430 ; free virtual = 53338
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17421 ; free virtual = 53330
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_285_26' (Systolic_Array_PCNN_based/conv.cpp:285) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:271:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17388 ; free virtual = 53298
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:272:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17377 ; free virtual = 53288
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3308_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2301_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1294_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul299) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.75 seconds; current allocated memory: 151.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 157.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:278:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_20' (Systolic_Array_PCNN_based/conv.cpp:222:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:222:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_21' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_22' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_23' (Systolic_Array_PCNN_based/conv.cpp:258:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:258:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:246:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:264:53)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17429 ; free virtual = 53336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17429 ; free virtual = 53336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17420 ; free virtual = 53328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17413 ; free virtual = 53323
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_24' (Systolic_Array_PCNN_based/conv.cpp:277) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:263:31) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17379 ; free virtual = 53289
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:264:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17369 ; free virtual = 53280
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3306_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1292_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul293) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.79 seconds; current allocated memory: 151.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 157.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_9ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_11ns_8ns_8ns_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:285:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_13' (Systolic_Array_PCNN_based/conv.cpp:174:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:174:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_14' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_15' (Systolic_Array_PCNN_based/conv.cpp:184:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:184:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_19' (Systolic_Array_PCNN_based/conv.cpp:203:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:203:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_20' (Systolic_Array_PCNN_based/conv.cpp:231:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:231:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_21' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_21' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_21' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_21' (Systolic_Array_PCNN_based/conv.cpp:233:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:240:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:254:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17995 ; free virtual = 53920
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17995 ; free virtual = 53920
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17988 ; free virtual = 53914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17981 ; free virtual = 53907
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_17' (Systolic_Array_PCNN_based/conv.cpp:187) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_284_22' (Systolic_Array_PCNN_based/conv.cpp:284) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:199:35) to (Systolic_Array_PCNN_based/conv.cpp:255:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17946 ; free virtual = 53874
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_16' (Systolic_Array_PCNN_based/conv.cpp:186:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_169_12' (Systolic_Array_PCNN_based/conv.cpp:169:35) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:191:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:260:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17935 ; free virtual = 53864
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3304_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln246_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln246_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln254_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul283) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_16_VITIS_LOOP_187_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_284_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.56 seconds; current allocated memory: 153.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 160.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11s_8ns_8ns_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_9ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11ns_11_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'off': Systolic_Array_PCNN_based/conv.cpp:170:20
WARNING: [HLS 207-1599] unexpected pragma parameter 'off': Systolic_Array_PCNN_based/conv.cpp:174:20
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:289:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_13' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_15' (Systolic_Array_PCNN_based/conv.cpp:188:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:188:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_19' (Systolic_Array_PCNN_based/conv.cpp:207:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:207:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_20' (Systolic_Array_PCNN_based/conv.cpp:235:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17910 ; free virtual = 53895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17910 ; free virtual = 53895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17902 ; free virtual = 53889
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17894 ; free virtual = 53881
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_22' (Systolic_Array_PCNN_based/conv.cpp:288) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:203:35) to (Systolic_Array_PCNN_based/conv.cpp:259:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17860 ; free virtual = 53849
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_171_12' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:195:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:264:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17850 ; free virtual = 53839
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3304_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln211_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln211_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln250_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln250_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul283) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1433] ('add_ln258_13', Systolic_Array_PCNN_based/conv.cpp:258) and 'add' operation of DSP[1397] ('add_ln258_12', Systolic_Array_PCNN_based/conv.cpp:258).
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_4', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_4', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_8', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_8_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_12', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.37 seconds; current allocated memory: 153.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 161.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'off': Systolic_Array_PCNN_based/conv.cpp:170:20
WARNING: [HLS 207-1599] unexpected pragma parameter 'off': Systolic_Array_PCNN_based/conv.cpp:174:20
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:289:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_13' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_180_14' (Systolic_Array_PCNN_based/conv.cpp:180:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:180:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_15' (Systolic_Array_PCNN_based/conv.cpp:188:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:188:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_19' (Systolic_Array_PCNN_based/conv.cpp:207:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:207:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_20' (Systolic_Array_PCNN_based/conv.cpp:235:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_21' (Systolic_Array_PCNN_based/conv.cpp:237:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:237:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:244:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:258:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17905 ; free virtual = 53891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17905 ; free virtual = 53891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17898 ; free virtual = 53884
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17889 ; free virtual = 53877
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_17' (Systolic_Array_PCNN_based/conv.cpp:191) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_22' (Systolic_Array_PCNN_based/conv.cpp:288) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:203:35) to (Systolic_Array_PCNN_based/conv.cpp:259:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17855 ; free virtual = 53843
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_16' (Systolic_Array_PCNN_based/conv.cpp:190:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_171_12' (Systolic_Array_PCNN_based/conv.cpp:171:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:195:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:264:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 17845 ; free virtual = 53834
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3304_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln190_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln211_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln211_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln250_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln250_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln258_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul283) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_16_VITIS_LOOP_191_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1433] ('add_ln258_13', Systolic_Array_PCNN_based/conv.cpp:258) and 'add' operation of DSP[1397] ('add_ln258_12', Systolic_Array_PCNN_based/conv.cpp:258).
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_4', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_4', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_8', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_203_18): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_8_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258_12', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln264', Systolic_Array_PCNN_based/conv.cpp:264) of variable 'add_ln258', Systolic_Array_PCNN_based/conv.cpp:258 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.28 seconds; current allocated memory: 153.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 161.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:287:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_13' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_15' (Systolic_Array_PCNN_based/conv.cpp:186:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:186:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_19' (Systolic_Array_PCNN_based/conv.cpp:205:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:205:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_20' (Systolic_Array_PCNN_based/conv.cpp:233:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17978 ; free virtual = 53873
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17978 ; free virtual = 53873
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17970 ; free virtual = 53866
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17962 ; free virtual = 53859
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_22' (Systolic_Array_PCNN_based/conv.cpp:286) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:201:35) to (Systolic_Array_PCNN_based/conv.cpp:257:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17928 ; free virtual = 53827
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_170_12' (Systolic_Array_PCNN_based/conv.cpp:170:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:193:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:262:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 17918 ; free virtual = 53817
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3304_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul283) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1433] ('add_ln256_13', Systolic_Array_PCNN_based/conv.cpp:256) and 'add' operation of DSP[1397] ('add_ln256_12', Systolic_Array_PCNN_based/conv.cpp:256).
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_4', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_4', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_8', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_8_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_12', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.57 seconds; current allocated memory: 153.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 160.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:287:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_13' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_15' (Systolic_Array_PCNN_based/conv.cpp:186:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:186:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_19' (Systolic_Array_PCNN_based/conv.cpp:205:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:205:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_20' (Systolic_Array_PCNN_based/conv.cpp:233:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 43777 ; free virtual = 65486
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 43777 ; free virtual = 65486
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 43758 ; free virtual = 65478
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 43750 ; free virtual = 65471
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_22' (Systolic_Array_PCNN_based/conv.cpp:286) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:201:35) to (Systolic_Array_PCNN_based/conv.cpp:257:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 43715 ; free virtual = 65438
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_170_12' (Systolic_Array_PCNN_based/conv.cpp:170:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:193:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:262:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 43704 ; free virtual = 65428
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul206_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3304_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul283) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1433] ('add_ln256_13', Systolic_Array_PCNN_based/conv.cpp:256) and 'add' operation of DSP[1397] ('add_ln256_12', Systolic_Array_PCNN_based/conv.cpp:256).
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_4', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_4', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_8', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_8_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_12', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.37 seconds; current allocated memory: 153.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 161.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:287:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:134:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:130:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:126:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_13' (Systolic_Array_PCNN_based/conv.cpp:176:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:176:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_14' (Systolic_Array_PCNN_based/conv.cpp:178:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:178:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_15' (Systolic_Array_PCNN_based/conv.cpp:186:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:186:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_19' (Systolic_Array_PCNN_based/conv.cpp:205:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:205:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_233_20' (Systolic_Array_PCNN_based/conv.cpp:233:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:233:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_21' (Systolic_Array_PCNN_based/conv.cpp:235:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:235:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:81:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:42)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:242:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:256:30)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 42794 ; free virtual = 64927
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 42794 ; free virtual = 64927
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 42786 ; free virtual = 64921
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 42778 ; free virtual = 64913
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Systolic_Array_PCNN_based/conv.cpp:138) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_2' (Systolic_Array_PCNN_based/conv.cpp:141) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_3' (Systolic_Array_PCNN_based/conv.cpp:144) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_10' (Systolic_Array_PCNN_based/conv.cpp:160) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_17' (Systolic_Array_PCNN_based/conv.cpp:189) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_22' (Systolic_Array_PCNN_based/conv.cpp:286) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:87) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:88) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:89) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:93) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:94) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:201:35) to (Systolic_Array_PCNN_based/conv.cpp:257:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:77)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 42743 ; free virtual = 64880
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_9' (Systolic_Array_PCNN_based/conv.cpp:159:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_8' (Systolic_Array_PCNN_based/conv.cpp:157:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_16' (Systolic_Array_PCNN_based/conv.cpp:188:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_170_12' (Systolic_Array_PCNN_based/conv.cpp:170:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_11' (Systolic_Array_PCNN_based/conv.cpp:167:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_5' (Systolic_Array_PCNN_based/conv.cpp:150:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_4' (Systolic_Array_PCNN_based/conv.cpp:148:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:139:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:142:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:145:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:193:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:262:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:162:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 42733 ; free virtual = 64870
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul204_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul204_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul204_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln159_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln188_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln248_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln256_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul280) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_9_VITIS_LOOP_160_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_16_VITIS_LOOP_189_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1433] ('add_ln256_13', Systolic_Array_PCNN_based/conv.cpp:256) and 'add' operation of DSP[1397] ('add_ln256_12', Systolic_Array_PCNN_based/conv.cpp:256).
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_4', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_4', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_8', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_201_18): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_8_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256_12', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94 and 'store' operation ('output_l1_0_addr_1_write_ln262', Systolic_Array_PCNN_based/conv.cpp:262) of variable 'add_ln256', Systolic_Array_PCNN_based/conv.cpp:256 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:94.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 50.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.27 seconds; current allocated memory: 153.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 161.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:91:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:91:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:91:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:91:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:91:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:388:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:77:2)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:93:9)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:92:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_370_17' (Systolic_Array_PCNN_based/conv.cpp:370:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:370:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40576 ; free virtual = 63478
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40576 ; free virtual = 63478
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40566 ; free virtual = 63469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40558 ; free virtual = 63462
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_387_18' (Systolic_Array_PCNN_based/conv.cpp:387) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.3' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:366:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40527 ; free virtual = 63433
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:111:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40509 ; free virtual = 63415
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.31 seconds; current allocated memory: 159.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 160.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul22_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul22_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_12_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 162.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 164.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul112_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_366_16'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_366_16): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('sys_array_1_0_0_1_write_ln377', Systolic_Array_PCNN_based/conv.cpp:377) of variable 'newret', Systolic_Array_PCNN_based/conv.cpp:377 on local variable 'sys_array_1_0_0_1' and 'load' operation ('sys_array_1_0_0_1_load', Systolic_Array_PCNN_based/conv.cpp:377) on local variable 'sys_array_1_0_0_1'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
WARNING: [HLS 200-875] II = 20 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
WARNING: [HLS 200-875] II = 21 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:377) to 'doSystolic'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 22, Depth = 24.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_387_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 165.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 168.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 171.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doSystolic'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 180.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:91:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:91:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:91:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:91:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:91:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:77:2)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:93:9)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:92:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40545 ; free virtual = 63346
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40545 ; free virtual = 63346
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40535 ; free virtual = 63338
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40528 ; free virtual = 63331
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2.3' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40495 ; free virtual = 63299
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:111:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:84:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40475 ; free virtual = 63280
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln86_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln86) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.62 seconds; current allocated memory: 161.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 163.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul22_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul22_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_12_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 164.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_364_16): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('sys_array_1_0_0_1_write_ln375', Systolic_Array_PCNN_based/conv.cpp:375) of variable 'newret', Systolic_Array_PCNN_based/conv.cpp:375 on local variable 'sys_array_1_0_0_1' and 'load' operation ('sys_array_1_0_0_1_load', Systolic_Array_PCNN_based/conv.cpp:375) on local variable 'sys_array_1_0_0_1'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:375) to 'doSystolic'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:375) to 'doSystolic'.
WARNING: [HLS 200-875] II = 16 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:375) to 'doSystolic'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:375) to 'doSystolic'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 22 and incompatible II = 13 of 'call' operation ('call_ret', Systolic_Array_PCNN_based/conv.cpp:375) to 'doSystolic'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:91:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:91:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:91:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:91:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:91:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (Systolic_Array_PCNN_based/conv.cpp:82:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:82:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
ERROR: [HLS 214-133] Global variable '_ZN30SystolicArray_WeightStationary8data_regE' must have definition
ERROR: [HLS 214-133] Global variable '_ZN30SystolicArray_WeightStationary10output_regE' must have definition
ERROR: [HLS 214-133] Global variable '_ZN30SystolicArray_WeightStationary10weight_regE' must have definition
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:86:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:64)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40393 ; free virtual = 63292
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40393 ; free virtual = 63292
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40385 ; free virtual = 63285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40378 ; free virtual = 63278
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40344 ; free virtual = 63246
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40326 ; free virtual = 63228
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.8 seconds; current allocated memory: 161.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 163.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 164.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 168.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 171.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 174.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39657 ; free virtual = 62548
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39657 ; free virtual = 62548
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39648 ; free virtual = 62539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39640 ; free virtual = 62533
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39607 ; free virtual = 62501
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39588 ; free virtual = 62482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.63 seconds; current allocated memory: 161.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 163.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 164.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 168.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 171.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 174.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:91:9
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:119
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:143
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:150
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:157
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:164
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:390:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:189:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:210:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:204:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_13' (Systolic_Array_PCNN_based/conv.cpp:350:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:350:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_17' (Systolic_Array_PCNN_based/conv.cpp:373:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:373:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (Systolic_Array_PCNN_based/conv.cpp:120:20) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:120:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (Systolic_Array_PCNN_based/conv.cpp:122:20) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:122:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (Systolic_Array_PCNN_based/conv.cpp:122:20) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:122:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (Systolic_Array_PCNN_based/conv.cpp:122:20) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:122:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (Systolic_Array_PCNN_based/conv.cpp:122:20) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:122:20)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'SystolicArray_WeightStationary::doSystolic(char*, int*, int, int, int, int, int, int, int, int, int)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39603 ; free virtual = 62495
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39603 ; free virtual = 62495
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39593 ; free virtual = 62486
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39585 ; free virtual = 62479
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' (Systolic_Array_PCNN_based/conv.cpp:203) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_3' (Systolic_Array_PCNN_based/conv.cpp:209) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_10' (Systolic_Array_PCNN_based/conv.cpp:225) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_15' (Systolic_Array_PCNN_based/conv.cpp:353) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_15' (Systolic_Array_PCNN_based/conv.cpp:353) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_15' (Systolic_Array_PCNN_based/conv.cpp:353) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_15' (Systolic_Array_PCNN_based/conv.cpp:353) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_18' (Systolic_Array_PCNN_based/conv.cpp:389) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:150) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:156) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:157) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:363) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:369:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i8P.i5' into 'SystolicArray_WeightStationary::PE' (Systolic_Array_PCNN_based/conv.cpp:95).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i8P.i5' into 'SystolicArray_WeightStationary::PE' (Systolic_Array_PCNN_based/conv.cpp:104).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i5' into 'SystolicArray_WeightStationary::PE' (Systolic_Array_PCNN_based/conv.cpp:103).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i32P.i2' into 'SystolicArray_WeightStationary::PE' (Systolic_Array_PCNN_based/conv.cpp:110).
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:140)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39553 ; free virtual = 62448
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_224_9' (Systolic_Array_PCNN_based/conv.cpp:224:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_222_8' (Systolic_Array_PCNN_based/conv.cpp:222:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_14' (Systolic_Array_PCNN_based/conv.cpp:352:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_14' (Systolic_Array_PCNN_based/conv.cpp:352:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_14' (Systolic_Array_PCNN_based/conv.cpp:352:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_14' (Systolic_Array_PCNN_based/conv.cpp:352:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_12' (Systolic_Array_PCNN_based/conv.cpp:235:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_11' (Systolic_Array_PCNN_based/conv.cpp:232:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_5' (Systolic_Array_PCNN_based/conv.cpp:215:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_4' (Systolic_Array_PCNN_based/conv.cpp:213:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::PE' to 'PE' (Systolic_Array_PCNN_based/conv.cpp:1:3)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:204:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:207:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:210:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:357:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:227:49)
INFO: [HLS 200-472] Inferring partial write operation for 'this' (Systolic_Array_PCNN_based/conv.cpp:84:24)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:110:45)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39533 ; free virtual = 62428
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.45 seconds; current allocated memory: 159.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 160.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln101_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln110_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (Function: PE): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln110', Systolic_Array_PCNN_based/conv.cpp:110) of variable 'select_ln9_2', aesl_mux_load.4i32P.i2:9->Systolic_Array_PCNN_based/conv.cpp:110 on array 'output_buf' and 'load' operation ('output_buf_load', Systolic_Array_PCNN_based/conv.cpp:101) on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (Function: PE): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln110', Systolic_Array_PCNN_based/conv.cpp:110) of variable 'select_ln9_2', aesl_mux_load.4i32P.i2:9->Systolic_Array_PCNN_based/conv.cpp:110 on array 'output_buf' and 'load' operation ('output_buf_load', Systolic_Array_PCNN_based/conv.cpp:101) on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (Function: PE): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln110', Systolic_Array_PCNN_based/conv.cpp:110) of variable 'select_ln9_2', aesl_mux_load.4i32P.i2:9->Systolic_Array_PCNN_based/conv.cpp:110 on array 'output_buf' and 'load' operation ('output_buf_load', Systolic_Array_PCNN_based/conv.cpp:101) on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (Function: PE): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln110', Systolic_Array_PCNN_based/conv.cpp:110) of variable 'select_ln9_2', aesl_mux_load.4i32P.i2:9->Systolic_Array_PCNN_based/conv.cpp:110 on array 'output_buf' and 'load' operation ('output_buf_load', Systolic_Array_PCNN_based/conv.cpp:101) on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (Function: PE): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln110', Systolic_Array_PCNN_based/conv.cpp:110) of variable 'select_ln9_2', aesl_mux_load.4i32P.i2:9->Systolic_Array_PCNN_based/conv.cpp:110 on array 'output_buf' and 'load' operation ('output_buf_load', Systolic_Array_PCNN_based/conv.cpp:101) on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (Function: PE): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln110', Systolic_Array_PCNN_based/conv.cpp:110) of variable 'select_ln9_2', aesl_mux_load.4i32P.i2:9->Systolic_Array_PCNN_based/conv.cpp:110 on array 'output_buf' and 'load' operation ('output_buf_load', Systolic_Array_PCNN_based/conv.cpp:101) on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 161.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 164.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln224_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln352_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln352_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln352_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln352_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln352_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln352_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln352_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_9_VITIS_LOOP_225_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_352_14_VITIS_LOOP_353_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_352_14_VITIS_LOOP_353_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_352_14_VITIS_LOOP_353_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_352_14_VITIS_LOOP_353_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_16'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-875] II = 8 is infeasible due to multiple pipeline iteration latency = 10 and incompatible II = 7 of 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 10 and incompatible II = 7 of 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 134, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 156, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_369_16): Unable to enforce a carried dependence constraint (II = 159, distance = 1, offset = 1) between 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE' and 'call' operation ('_ln126', Systolic_Array_PCNN_based/conv.cpp:126) to 'PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 160, Depth = 162.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 166.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 172.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39186 ; free virtual = 62451
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39186 ; free virtual = 62451
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39176 ; free virtual = 62443
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39168 ; free virtual = 62436
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39135 ; free virtual = 62404
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39117 ; free virtual = 62386
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.86 seconds; current allocated memory: 161.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 162.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 164.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 166.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 168.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 171.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 174.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 38830 ; free virtual = 61805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 38830 ; free virtual = 61805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 38820 ; free virtual = 61796
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 38813 ; free virtual = 61790
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 38780 ; free virtual = 61758
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 38760 ; free virtual = 61739
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.63 seconds; current allocated memory: 161.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 163.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 164.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 168.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 171.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 174.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:387:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:207:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:204:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:201:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:188:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:196:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:192:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_347_13' (Systolic_Array_PCNN_based/conv.cpp:347:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:347:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_370_17' (Systolic_Array_PCNN_based/conv.cpp:370:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:370:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36408 ; free virtual = 59486
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36408 ; free virtual = 59486
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36398 ; free virtual = 59478
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36391 ; free virtual = 59471
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_1' (Systolic_Array_PCNN_based/conv.cpp:200) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_2' (Systolic_Array_PCNN_based/conv.cpp:203) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_3' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_10' (Systolic_Array_PCNN_based/conv.cpp:222) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_18' (Systolic_Array_PCNN_based/conv.cpp:386) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:175) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:175) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:175) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:175) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:175) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:148) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:149) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:153) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:154) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:366:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:137)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36344 ; free virtual = 59426
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_221_9' (Systolic_Array_PCNN_based/conv.cpp:221:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_8' (Systolic_Array_PCNN_based/conv.cpp:219:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_232_12' (Systolic_Array_PCNN_based/conv.cpp:232:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_229_11' (Systolic_Array_PCNN_based/conv.cpp:229:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_212_5' (Systolic_Array_PCNN_based/conv.cpp:212:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_4' (Systolic_Array_PCNN_based/conv.cpp:210:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:2)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:122:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:201:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:204:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:207:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:354:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:224:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36327 ; free virtual = 59409
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.54 seconds; current allocated memory: 157.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 159.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115_4', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115_4', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115_4', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115_12', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115_12', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 160.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 160.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln221_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_9_VITIS_LOOP_222_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_366_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 18.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 162.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 166.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 169.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'doSystolic'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 175.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'input_data': Systolic_Array_PCNN_based/conv.cpp:89:26
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:185:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:388:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:208:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:189:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:197:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:193:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_348_13' (Systolic_Array_PCNN_based/conv.cpp:348:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:348:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_371_17' (Systolic_Array_PCNN_based/conv.cpp:371:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:371:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:142:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:21)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:27)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:19)
WARNING: [HLS 214-167]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'input_data': Systolic_Array_PCNN_based/conv.cpp:89:26
WARNING: [HLS 207-5324] unused parameter 'output_buf': Systolic_Array_PCNN_based/conv.cpp:89:47
WARNING: [HLS 207-5324] unused parameter 'i': Systolic_Array_PCNN_based/conv.cpp:89:63
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5324] unused parameter 'H_TILE': Systolic_Array_PCNN_based/conv.cpp:89:115
WARNING: [HLS 207-5324] unused parameter 'W_TILE': Systolic_Array_PCNN_based/conv.cpp:89:127
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:389:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:188:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:209:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:206:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:203:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:198:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_13' (Systolic_Array_PCNN_based/conv.cpp:349:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:349:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_372_17' (Systolic_Array_PCNN_based/conv.cpp:372:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:372:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36362 ; free virtual = 59442
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36362 ; free virtual = 59442
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36352 ; free virtual = 59433
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36344 ; free virtual = 59426
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (Systolic_Array_PCNN_based/conv.cpp:202) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_2' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_3' (Systolic_Array_PCNN_based/conv.cpp:208) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_10' (Systolic_Array_PCNN_based/conv.cpp:224) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_18' (Systolic_Array_PCNN_based/conv.cpp:388) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:177) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:149) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:150) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:156) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'SystolicArray_WeightStationary::doSystolic' into 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:379) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:139)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36316 ; free virtual = 59398
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_9' (Systolic_Array_PCNN_based/conv.cpp:223:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_8' (Systolic_Array_PCNN_based/conv.cpp:221:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_12' (Systolic_Array_PCNN_based/conv.cpp:234:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_11' (Systolic_Array_PCNN_based/conv.cpp:231:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_214_5' (Systolic_Array_PCNN_based/conv.cpp:214:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_4' (Systolic_Array_PCNN_based/conv.cpp:212:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:203:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:226:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36314 ; free virtual = 59397
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_9_VITIS_LOOP_224_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_11_VITIS_LOOP_234_12_VITIS_LOOP_368_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_388_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.66 seconds; current allocated memory: 130.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 131.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:91:9
WARNING: [HLS 207-5324] unused parameter 'input_data': Systolic_Array_PCNN_based/conv.cpp:89:26
WARNING: [HLS 207-5324] unused parameter 'output_buf': Systolic_Array_PCNN_based/conv.cpp:89:47
WARNING: [HLS 207-5324] unused parameter 'i': Systolic_Array_PCNN_based/conv.cpp:89:63
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5324] unused parameter 'H_TILE': Systolic_Array_PCNN_based/conv.cpp:89:115
WARNING: [HLS 207-5324] unused parameter 'W_TILE': Systolic_Array_PCNN_based/conv.cpp:89:127
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:390:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:189:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:210:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:204:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_13' (Systolic_Array_PCNN_based/conv.cpp:350:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:350:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_17' (Systolic_Array_PCNN_based/conv.cpp:373:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:373:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (Systolic_Array_PCNN_based/conv.cpp:97:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:97:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36353 ; free virtual = 59432
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36353 ; free virtual = 59432
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36343 ; free virtual = 59423
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36336 ; free virtual = 59417
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' (Systolic_Array_PCNN_based/conv.cpp:203) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_3' (Systolic_Array_PCNN_based/conv.cpp:209) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_10' (Systolic_Array_PCNN_based/conv.cpp:225) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_18' (Systolic_Array_PCNN_based/conv.cpp:389) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:150) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:157) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'SystolicArray_WeightStationary::doSystolic' into 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:380) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:140)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36306 ; free virtual = 59389
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_224_9' (Systolic_Array_PCNN_based/conv.cpp:224:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_222_8' (Systolic_Array_PCNN_based/conv.cpp:222:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_235_12' (Systolic_Array_PCNN_based/conv.cpp:235:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_11' (Systolic_Array_PCNN_based/conv.cpp:232:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_5' (Systolic_Array_PCNN_based/conv.cpp:215:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_4' (Systolic_Array_PCNN_based/conv.cpp:213:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:204:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:227:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36304 ; free virtual = 59387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_9_VITIS_LOOP_225_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_11_VITIS_LOOP_235_12_VITIS_LOOP_369_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.57 seconds; current allocated memory: 130.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 131.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:91:9
WARNING: [HLS 207-5324] unused parameter 'input_data': Systolic_Array_PCNN_based/conv.cpp:89:26
WARNING: [HLS 207-5324] unused parameter 'i': Systolic_Array_PCNN_based/conv.cpp:89:63
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5324] unused parameter 'H_TILE': Systolic_Array_PCNN_based/conv.cpp:89:115
WARNING: [HLS 207-5324] unused parameter 'W_TILE': Systolic_Array_PCNN_based/conv.cpp:89:127
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:390:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:189:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:210:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:204:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_13' (Systolic_Array_PCNN_based/conv.cpp:350:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:350:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_17' (Systolic_Array_PCNN_based/conv.cpp:373:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:373:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (Systolic_Array_PCNN_based/conv.cpp:97:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:97:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35674 ; free virtual = 58757
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35673 ; free virtual = 58756
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35660 ; free virtual = 58744
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35659 ; free virtual = 58744
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' (Systolic_Array_PCNN_based/conv.cpp:203) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_3' (Systolic_Array_PCNN_based/conv.cpp:209) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_10' (Systolic_Array_PCNN_based/conv.cpp:225) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_18' (Systolic_Array_PCNN_based/conv.cpp:389) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:150) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:157) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'SystolicArray_WeightStationary::doSystolic' into 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:380) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:140)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35628 ; free virtual = 58713
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_224_9' (Systolic_Array_PCNN_based/conv.cpp:224:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_222_8' (Systolic_Array_PCNN_based/conv.cpp:222:32) in function 'coreConv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_12' (Systolic_Array_PCNN_based/conv.cpp:235:30) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_11' (Systolic_Array_PCNN_based/conv.cpp:232:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_5' (Systolic_Array_PCNN_based/conv.cpp:215:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_4' (Systolic_Array_PCNN_based/conv.cpp:213:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[3]' (Systolic_Array_PCNN_based/conv.cpp:127:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:204:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:207:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:227:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35603 ; free virtual = 58689
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.48 seconds; current allocated memory: 143.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 145.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_9_VITIS_LOOP_225_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 146.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 148.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 151.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'coreConv'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 158.814 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:91:9
WARNING: [HLS 207-5324] unused parameter 'input_data': Systolic_Array_PCNN_based/conv.cpp:89:26
WARNING: [HLS 207-5324] unused parameter 'i': Systolic_Array_PCNN_based/conv.cpp:89:63
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5324] unused parameter 'H_TILE': Systolic_Array_PCNN_based/conv.cpp:89:115
WARNING: [HLS 207-5324] unused parameter 'W_TILE': Systolic_Array_PCNN_based/conv.cpp:89:127
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:390:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:189:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:210:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:207:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:204:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_13' (Systolic_Array_PCNN_based/conv.cpp:350:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:350:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_17' (Systolic_Array_PCNN_based/conv.cpp:373:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:373:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (Systolic_Array_PCNN_based/conv.cpp:97:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:97:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:144:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:107:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:118:24)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36330 ; free virtual = 59409
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36330 ; free virtual = 59409
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36320 ; free virtual = 59401
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36313 ; free virtual = 59394
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_1' (Systolic_Array_PCNN_based/conv.cpp:203) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_2' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_209_3' (Systolic_Array_PCNN_based/conv.cpp:209) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_10' (Systolic_Array_PCNN_based/conv.cpp:225) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_389_18' (Systolic_Array_PCNN_based/conv.cpp:389) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:178) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:150) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:157) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'SystolicArray_WeightStationary::doSystolic' into 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:380) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:140)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36281 ; free virtual = 59363
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_224_9' (Systolic_Array_PCNN_based/conv.cpp:224:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_222_8' (Systolic_Array_PCNN_based/conv.cpp:222:32) in function 'coreConv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_235_12' (Systolic_Array_PCNN_based/conv.cpp:235:30) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_11' (Systolic_Array_PCNN_based/conv.cpp:232:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_215_5' (Systolic_Array_PCNN_based/conv.cpp:215:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_4' (Systolic_Array_PCNN_based/conv.cpp:213:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[3]' (Systolic_Array_PCNN_based/conv.cpp:127:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:204:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:207:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:227:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36271 ; free virtual = 59355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9 seconds; current allocated memory: 143.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 145.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_9_VITIS_LOOP_225_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_389_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 146.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 148.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 151.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'coreConv'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 158.813 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'input_data': Systolic_Array_PCNN_based/conv.cpp:89:26
WARNING: [HLS 207-5324] unused parameter 'i': Systolic_Array_PCNN_based/conv.cpp:89:63
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5324] unused parameter 'H_TILE': Systolic_Array_PCNN_based/conv.cpp:89:115
WARNING: [HLS 207-5324] unused parameter 'W_TILE': Systolic_Array_PCNN_based/conv.cpp:89:127
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:389:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:188:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:209:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:206:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:203:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:198:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_13' (Systolic_Array_PCNN_based/conv.cpp:349:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:349:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_372_17' (Systolic_Array_PCNN_based/conv.cpp:372:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:372:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36324 ; free virtual = 59403
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36324 ; free virtual = 59403
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36314 ; free virtual = 59395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36307 ; free virtual = 59389
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (Systolic_Array_PCNN_based/conv.cpp:202) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_2' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_3' (Systolic_Array_PCNN_based/conv.cpp:208) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_10' (Systolic_Array_PCNN_based/conv.cpp:224) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_18' (Systolic_Array_PCNN_based/conv.cpp:388) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:177) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:149) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:150) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:156) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'SystolicArray_WeightStationary::doSystolic' into 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:379) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:139)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36275 ; free virtual = 59358
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_9' (Systolic_Array_PCNN_based/conv.cpp:223:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_8' (Systolic_Array_PCNN_based/conv.cpp:221:32) in function 'coreConv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_12' (Systolic_Array_PCNN_based/conv.cpp:234:30) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_11' (Systolic_Array_PCNN_based/conv.cpp:231:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_214_5' (Systolic_Array_PCNN_based/conv.cpp:214:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_4' (Systolic_Array_PCNN_based/conv.cpp:212:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[3]' (Systolic_Array_PCNN_based/conv.cpp:126:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:203:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:206:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:226:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36266 ; free virtual = 59349
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.91 seconds; current allocated memory: 143.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 145.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_9_VITIS_LOOP_224_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_388_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 146.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 148.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 151.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'coreConv'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 158.812 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'input_data': Systolic_Array_PCNN_based/conv.cpp:89:26
WARNING: [HLS 207-5324] unused parameter 'ko': Systolic_Array_PCNN_based/conv.cpp:89:70
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:389:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:188:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:209:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:206:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:203:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:198:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_13' (Systolic_Array_PCNN_based/conv.cpp:349:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:349:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_372_17' (Systolic_Array_PCNN_based/conv.cpp:372:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:372:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:143:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:116:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:117:24)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36311 ; free virtual = 59391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36311 ; free virtual = 59391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36301 ; free virtual = 59382
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36294 ; free virtual = 59376
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (Systolic_Array_PCNN_based/conv.cpp:202) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_2' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_3' (Systolic_Array_PCNN_based/conv.cpp:208) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_10' (Systolic_Array_PCNN_based/conv.cpp:224) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_18' (Systolic_Array_PCNN_based/conv.cpp:388) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:177) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:177) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:149) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:150) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:156) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:139)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36262 ; free virtual = 59345
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_223_9' (Systolic_Array_PCNN_based/conv.cpp:223:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_8' (Systolic_Array_PCNN_based/conv.cpp:221:32) in function 'coreConv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_12' (Systolic_Array_PCNN_based/conv.cpp:234:30) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_11' (Systolic_Array_PCNN_based/conv.cpp:231:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_214_5' (Systolic_Array_PCNN_based/conv.cpp:214:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_4' (Systolic_Array_PCNN_based/conv.cpp:212:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:203:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:206:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:226:49)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:124:20)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36245 ; free virtual = 59328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.08 seconds; current allocated memory: 153.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 155.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117_4', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117_4', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117_8', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117_8', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117_12', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln124', Systolic_Array_PCNN_based/conv.cpp:124) of variable 'add_ln117', Systolic_Array_PCNN_based/conv.cpp:117 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 155.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 156.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_9_VITIS_LOOP_224_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_388_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 157.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 158.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 161.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:183:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:386:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:185:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:206:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:200:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_13' (Systolic_Array_PCNN_based/conv.cpp:346:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:346:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_369_17' (Systolic_Array_PCNN_based/conv.cpp:369:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:369:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36298 ; free virtual = 59379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36298 ; free virtual = 59379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36289 ; free virtual = 59371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36282 ; free virtual = 59364
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (Systolic_Array_PCNN_based/conv.cpp:202) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_3' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_10' (Systolic_Array_PCNN_based/conv.cpp:221) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_18' (Systolic_Array_PCNN_based/conv.cpp:385) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:174) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:148) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:153) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:359) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:365:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:136)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36249 ; free virtual = 59333
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_9' (Systolic_Array_PCNN_based/conv.cpp:220:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_218_8' (Systolic_Array_PCNN_based/conv.cpp:218:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_12' (Systolic_Array_PCNN_based/conv.cpp:231:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_11' (Systolic_Array_PCNN_based/conv.cpp:228:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_211_5' (Systolic_Array_PCNN_based/conv.cpp:211:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_4' (Systolic_Array_PCNN_based/conv.cpp:209:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:121:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:200:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:203:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:206:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:353:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:223:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36214 ; free virtual = 59298
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.37 seconds; current allocated memory: 162.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 163.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_2_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('output_buf_load_3', Systolic_Array_PCNN_based/conv.cpp:112) on array 'output_buf' and 'store' operation ('output_buf_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('output_buf_load_3', Systolic_Array_PCNN_based/conv.cpp:112) on array 'output_buf' and 'store' operation ('output_buf_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('output_buf_load_3', Systolic_Array_PCNN_based/conv.cpp:112) on array 'output_buf' and 'store' operation ('output_buf_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'load' operation ('output_buf_load_7', Systolic_Array_PCNN_based/conv.cpp:112) on array 'output_buf' and 'store' operation ('output_buf_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_8_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_15', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 165.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 166.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_9_VITIS_LOOP_221_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_365_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 168.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 172.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 175.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 13 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36287 ; free virtual = 59368
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36287 ; free virtual = 59368
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36277 ; free virtual = 59360
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36270 ; free virtual = 59353
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36237 ; free virtual = 59321
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36218 ; free virtual = 59303
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.9 seconds; current allocated memory: 161.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 162.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 164.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 168.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 171.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 174.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36257 ; free virtual = 59346
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36257 ; free virtual = 59346
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36248 ; free virtual = 59339
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36241 ; free virtual = 59332
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36208 ; free virtual = 59301
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36189 ; free virtual = 59282
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.72 seconds; current allocated memory: 161.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 162.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 164.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 168.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 171.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 174.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:91:9
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:183:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:386:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:185:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:206:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:200:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_13' (Systolic_Array_PCNN_based/conv.cpp:346:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:346:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_369_17' (Systolic_Array_PCNN_based/conv.cpp:369:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:369:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (Systolic_Array_PCNN_based/conv.cpp:97:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:97:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:115:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:106:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36247 ; free virtual = 59337
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36247 ; free virtual = 59337
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36237 ; free virtual = 59329
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36230 ; free virtual = 59322
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (Systolic_Array_PCNN_based/conv.cpp:202) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_3' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_10' (Systolic_Array_PCNN_based/conv.cpp:221) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_18' (Systolic_Array_PCNN_based/conv.cpp:385) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:174) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:148) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:153) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:359) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:365:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:136)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36197 ; free virtual = 59290
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_9' (Systolic_Array_PCNN_based/conv.cpp:220:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_218_8' (Systolic_Array_PCNN_based/conv.cpp:218:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_12' (Systolic_Array_PCNN_based/conv.cpp:231:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_11' (Systolic_Array_PCNN_based/conv.cpp:228:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_211_5' (Systolic_Array_PCNN_based/conv.cpp:211:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_4' (Systolic_Array_PCNN_based/conv.cpp:209:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:104:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:121:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:200:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:203:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:206:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:353:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:223:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36178 ; free virtual = 59272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.83 seconds; current allocated memory: 161.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 163.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_4', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_4', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_12', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 164.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_9_VITIS_LOOP_221_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_365_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 168.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 171.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 174.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36235 ; free virtual = 59325
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36235 ; free virtual = 59325
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36225 ; free virtual = 59316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36217 ; free virtual = 59310
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36184 ; free virtual = 59278
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36165 ; free virtual = 59259
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.73 seconds; current allocated memory: 161.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 162.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 164.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 166.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 168.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 171.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 174.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:142:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:448:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:613:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:471:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:468:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:450:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:460:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:456:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:452:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_502_13' (Systolic_Array_PCNN_based/conv.cpp:502:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:502:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_14' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_14' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_14' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_14' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_512_15' (Systolic_Array_PCNN_based/conv.cpp:512:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:512:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_531_19' (Systolic_Array_PCNN_based/conv.cpp:531:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:531:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_559_20' (Systolic_Array_PCNN_based/conv.cpp:559:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:559:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_21' (Systolic_Array_PCNN_based/conv.cpp:561:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_21' (Systolic_Array_PCNN_based/conv.cpp:561:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_21' (Systolic_Array_PCNN_based/conv.cpp:561:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_21' (Systolic_Array_PCNN_based/conv.cpp:561:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:405:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36191 ; free virtual = 59281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36191 ; free virtual = 59281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36181 ; free virtual = 59273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36174 ; free virtual = 59267
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_1' (Systolic_Array_PCNN_based/conv.cpp:464) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_2' (Systolic_Array_PCNN_based/conv.cpp:467) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_470_3' (Systolic_Array_PCNN_based/conv.cpp:470) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_486_10' (Systolic_Array_PCNN_based/conv.cpp:486) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_515_17' (Systolic_Array_PCNN_based/conv.cpp:515) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_515_17' (Systolic_Array_PCNN_based/conv.cpp:515) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_515_17' (Systolic_Array_PCNN_based/conv.cpp:515) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_515_17' (Systolic_Array_PCNN_based/conv.cpp:515) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_612_22' (Systolic_Array_PCNN_based/conv.cpp:612) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:411) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:417) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:527:35) to (Systolic_Array_PCNN_based/conv.cpp:583:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:401)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36139 ; free virtual = 59234
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_485_9' (Systolic_Array_PCNN_based/conv.cpp:485:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_483_8' (Systolic_Array_PCNN_based/conv.cpp:483:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_514_16' (Systolic_Array_PCNN_based/conv.cpp:514:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_514_16' (Systolic_Array_PCNN_based/conv.cpp:514:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_514_16' (Systolic_Array_PCNN_based/conv.cpp:514:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_514_16' (Systolic_Array_PCNN_based/conv.cpp:514:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_496_12' (Systolic_Array_PCNN_based/conv.cpp:496:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_493_11' (Systolic_Array_PCNN_based/conv.cpp:493:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_476_5' (Systolic_Array_PCNN_based/conv.cpp:476:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_474_4' (Systolic_Array_PCNN_based/conv.cpp:474:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:465:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:468:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:471:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:519:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:588:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:488:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 36130 ; free virtual = 59224
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln485_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3306_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln514_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln514_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln514_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln514_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln514_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln514_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln514_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln535_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln535_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln574_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln574_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln582_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul281) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_470_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_485_9_VITIS_LOOP_486_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_514_16_VITIS_LOOP_515_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_514_16_VITIS_LOOP_515_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_514_16_VITIS_LOOP_515_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_514_16_VITIS_LOOP_515_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_527_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418 and 'store' operation ('output_l1_0_addr_1_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_527_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582_4', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418 and 'store' operation ('output_l1_0_addr_1_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_527_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582_4', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418 and 'store' operation ('output_l1_0_addr_1_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_527_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582_8', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418 and 'store' operation ('output_l1_0_addr_1_write_ln588', Systolic_Array_PCNN_based/conv.cpp:588) of variable 'add_ln582', Systolic_Array_PCNN_based/conv.cpp:582 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:418.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:182:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:385:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:205:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:202:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:199:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:190:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_345_13' (Systolic_Array_PCNN_based/conv.cpp:345:27) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:345:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_368_17' (Systolic_Array_PCNN_based/conv.cpp:368:21) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:368:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:96:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Systolic_Array_PCNN_based/conv.cpp:98:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:98:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:139:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:103:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:23)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:114:24)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:105:25)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:113:31)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 35973 ; free virtual = 59065
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 35973 ; free virtual = 59065
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 35964 ; free virtual = 59057
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 35957 ; free virtual = 59051
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (Systolic_Array_PCNN_based/conv.cpp:198) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (Systolic_Array_PCNN_based/conv.cpp:201) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_204_3' (Systolic_Array_PCNN_based/conv.cpp:204) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_10' (Systolic_Array_PCNN_based/conv.cpp:220) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_15' (Systolic_Array_PCNN_based/conv.cpp:348) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_18' (Systolic_Array_PCNN_based/conv.cpp:384) in function 'coreConv_class' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:173) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:173) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:145) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:151) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:358) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:364:35) in function 'coreConv_class'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv_class' (Systolic_Array_PCNN_based/conv.cpp:135)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 35923 ; free virtual = 59019
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_9' (Systolic_Array_PCNN_based/conv.cpp:219:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_8' (Systolic_Array_PCNN_based/conv.cpp:217:32) in function 'coreConv_class' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_347_14' (Systolic_Array_PCNN_based/conv.cpp:347:29) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_230_12' (Systolic_Array_PCNN_based/conv.cpp:230:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_11' (Systolic_Array_PCNN_based/conv.cpp:227:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_210_5' (Systolic_Array_PCNN_based/conv.cpp:210:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_208_4' (Systolic_Array_PCNN_based/conv.cpp:208:29) in function 'coreConv_class'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:103:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:120:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:199:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:202:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:205:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:352:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:222:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 35904 ; free virtual = 59000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv_class' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.84 seconds; current allocated memory: 177.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 178.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul18_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln114_15) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_4', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_11_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114_12', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln120', Systolic_Array_PCNN_based/conv.cpp:120) of variable 'add_ln114', Systolic_Array_PCNN_based/conv.cpp:114 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 180.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 182.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln219_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_9_VITIS_LOOP_220_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_14_VITIS_LOOP_348_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 184.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 187.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 190.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'data_reg_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_reg_3_0' is power-on initialization.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:97:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:183:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:386:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:185:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:206:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:200:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_13' (Systolic_Array_PCNN_based/conv.cpp:346:27) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:346:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_369_17' (Systolic_Array_PCNN_based/conv.cpp:369:21) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:369:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99:19) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:99:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
WARNING: [HLS 214-167] The program may have out of bound array access (Systolic_Array_PCNN_based/conv.cpp:104:22)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35868 ; free virtual = 58961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35868 ; free virtual = 58961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35859 ; free virtual = 58954
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35851 ; free virtual = 58946
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (Systolic_Array_PCNN_based/conv.cpp:202) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_3' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_10' (Systolic_Array_PCNN_based/conv.cpp:221) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_18' (Systolic_Array_PCNN_based/conv.cpp:385) in function 'coreConv_class' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SystolicArray_WeightStationary::doSystolic' (Systolic_Array_PCNN_based/conv.cpp:92:5).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96) in function 'SystolicArray_WeightStationary::doSystolic' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg' (Systolic_Array_PCNN_based/conv.cpp:174) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.0' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.1' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.2' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.weight_reg.3' (Systolic_Array_PCNN_based/conv.cpp:174) automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:148) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:153) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:359) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:365:35) in function 'coreConv_class'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv_class' (Systolic_Array_PCNN_based/conv.cpp:136)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35817 ; free virtual = 58914
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_9' (Systolic_Array_PCNN_based/conv.cpp:220:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_218_8' (Systolic_Array_PCNN_based/conv.cpp:218:32) in function 'coreConv_class' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_12' (Systolic_Array_PCNN_based/conv.cpp:231:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_11' (Systolic_Array_PCNN_based/conv.cpp:228:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_211_5' (Systolic_Array_PCNN_based/conv.cpp:211:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_4' (Systolic_Array_PCNN_based/conv.cpp:209:29) in function 'coreConv_class'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::doSystolic' to 'doSystolic' (Systolic_Array_PCNN_based/conv.cpp:96:5)
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf' (Systolic_Array_PCNN_based/conv.cpp:121:47)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:200:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:203:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:206:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:353:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:223:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35783 ; free virtual = 58881
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv_class' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.95 seconds; current allocated memory: 161.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 162.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'doSystolic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln112_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln112_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_22) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'doSystolic'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_2_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_6', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_3_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_6', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_4_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_12', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_7_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_18', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
WARNING: [HLS 200-880] The II Violation in module 'doSystolic' (Function: doSystolic): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('output_buf_addr_8_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_18', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf' and 'store' operation ('output_buf_addr_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 164.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 166.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_9_VITIS_LOOP_221_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_365_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 167.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 171.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 174.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:183:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:386:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:185:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:206:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:203:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:200:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:195:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:191:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_346_13' (Systolic_Array_PCNN_based/conv.cpp:346:27) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:346:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_369_17' (Systolic_Array_PCNN_based/conv.cpp:369:21) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:369:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'SystolicArray_WeightStationary::doSystolic(char*, int*, int, int, int, int, int, int, int, int, int)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:140:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35702 ; free virtual = 58796
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35702 ; free virtual = 58796
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35693 ; free virtual = 58788
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35685 ; free virtual = 58782
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (Systolic_Array_PCNN_based/conv.cpp:199) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (Systolic_Array_PCNN_based/conv.cpp:202) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_3' (Systolic_Array_PCNN_based/conv.cpp:205) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_10' (Systolic_Array_PCNN_based/conv.cpp:221) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_349_15' (Systolic_Array_PCNN_based/conv.cpp:349) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_18' (Systolic_Array_PCNN_based/conv.cpp:385) in function 'coreConv_class' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_365_16' (Systolic_Array_PCNN_based/conv.cpp:365) in function 'coreConv_class' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (Systolic_Array_PCNN_based/conv.cpp:96) in function 'coreConv_class' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (Systolic_Array_PCNN_based/conv.cpp:99) in function 'coreConv_class' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.3' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:146) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:148) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:153) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:359) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:365:35) to (Systolic_Array_PCNN_based/conv.cpp:116:26) in function 'coreConv_class'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv_class' (Systolic_Array_PCNN_based/conv.cpp:136)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35652 ; free virtual = 58750
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_9' (Systolic_Array_PCNN_based/conv.cpp:220:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_218_8' (Systolic_Array_PCNN_based/conv.cpp:218:32) in function 'coreConv_class' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_14' (Systolic_Array_PCNN_based/conv.cpp:348:29) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_231_12' (Systolic_Array_PCNN_based/conv.cpp:231:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_228_11' (Systolic_Array_PCNN_based/conv.cpp:228:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_211_5' (Systolic_Array_PCNN_based/conv.cpp:211:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_4' (Systolic_Array_PCNN_based/conv.cpp:209:29) in function 'coreConv_class'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:200:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:203:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:206:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:353:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:121:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:223:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35642 ; free virtual = 58740
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv_class' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.83 seconds; current allocated memory: 153.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 154.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln209_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln209_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln209_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln220_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln348_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln348_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln115_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_9_VITIS_LOOP_221_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_14_VITIS_LOOP_349_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_365_16'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_365_16): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153 and 'store' operation ('output_l1_0_addr_2_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_365_16): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153 and 'store' operation ('output_l1_0_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_365_16): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_6', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153 and 'store' operation ('output_l1_0_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_365_16): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_6', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153 and 'store' operation ('output_l1_0_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_365_16): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_11_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115_16', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153 and 'store' operation ('output_l1_0_addr_1_write_ln121', Systolic_Array_PCNN_based/conv.cpp:121) of variable 'add_ln115', Systolic_Array_PCNN_based/conv.cpp:115 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:153.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 158.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 163.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 166.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/data_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: Systolic_Array_PCNN_based/conv.cpp:91:9
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:99:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:387:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:207:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:204:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:201:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:188:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:196:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:192:22)
WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (Systolic_Array_PCNN_based/conv.cpp:75:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_347_13' (Systolic_Array_PCNN_based/conv.cpp:347:27) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:347:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_370_17' (Systolic_Array_PCNN_based/conv.cpp:370:21) in function 'coreConv_class' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:370:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Systolic_Array_PCNN_based/conv.cpp:78:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:78:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (Systolic_Array_PCNN_based/conv.cpp:80:19) in function 'SystolicArray_WeightStationary::assignWeightStationReg' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:80:19)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 214-178] Inlining function 'SystolicArray_WeightStationary::doSystolic(char*, int*, int, int, int, int, int, int, int, int, int)' into 'coreConv_class(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:141:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35691 ; free virtual = 58785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35691 ; free virtual = 58785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35682 ; free virtual = 58777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35673 ; free virtual = 58769
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_1' (Systolic_Array_PCNN_based/conv.cpp:200) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_2' (Systolic_Array_PCNN_based/conv.cpp:203) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_3' (Systolic_Array_PCNN_based/conv.cpp:206) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_10' (Systolic_Array_PCNN_based/conv.cpp:222) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_350_15' (Systolic_Array_PCNN_based/conv.cpp:350) in function 'coreConv_class' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_18' (Systolic_Array_PCNN_based/conv.cpp:386) in function 'coreConv_class' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_366_16' (Systolic_Array_PCNN_based/conv.cpp:366) in function 'coreConv_class' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_1' (Systolic_Array_PCNN_based/conv.cpp:97) in function 'coreConv_class' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_100_2' (Systolic_Array_PCNN_based/conv.cpp:100) in function 'coreConv_class' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'this.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'this.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'sys_array.3' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:147) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:148) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:149) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:153) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:154) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:366:35) to (Systolic_Array_PCNN_based/conv.cpp:117:26) in function 'coreConv_class'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv_class' (Systolic_Array_PCNN_based/conv.cpp:137)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35640 ; free virtual = 58738
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_221_9' (Systolic_Array_PCNN_based/conv.cpp:221:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_219_8' (Systolic_Array_PCNN_based/conv.cpp:219:32) in function 'coreConv_class' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv_class'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_349_14' (Systolic_Array_PCNN_based/conv.cpp:349:29) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_232_12' (Systolic_Array_PCNN_based/conv.cpp:232:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_229_11' (Systolic_Array_PCNN_based/conv.cpp:229:34) in function 'coreConv_class'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_212_5' (Systolic_Array_PCNN_based/conv.cpp:212:30) in function 'coreConv_class' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_210_4' (Systolic_Array_PCNN_based/conv.cpp:210:29) in function 'coreConv_class'.
WARNING: [XFORM 203-631] Renaming function 'SystolicArray_WeightStationary::assignWeightStationReg' to 'assignWeightStationReg' (Systolic_Array_PCNN_based/conv.cpp:82:2)
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv_class': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:201:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:204:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:207:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:354:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:122:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:224:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35629 ; free virtual = 58727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv_class' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.11 seconds; current allocated memory: 153.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 154.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln210_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln210_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln210_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln221_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul106_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln349_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln349_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln116_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_9_VITIS_LOOP_222_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_349_14_VITIS_LOOP_350_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_366_16'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_366_16): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154 and 'store' operation ('output_l1_0_addr_2_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_366_16): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154 and 'store' operation ('output_l1_0_addr_1_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_366_16): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116_6', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154 and 'store' operation ('output_l1_0_addr_1_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_366_16): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116_6', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154 and 'store' operation ('output_l1_0_addr_1_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154.
WARNING: [HLS 200-880] The II Violation in module 'coreConv_class' (Loop: VITIS_LOOP_366_16): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_11_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116_16', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154 and 'store' operation ('output_l1_0_addr_1_write_ln122', Systolic_Array_PCNN_based/conv.cpp:122) of variable 'add_ln116', Systolic_Array_PCNN_based/conv.cpp:116 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:154.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 158.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 163.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignWeightStationReg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_8ns_8ns_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignWeightStationReg'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 166.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv_class' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv_class/data_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:561:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:615:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35660 ; free virtual = 58754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35660 ; free virtual = 58754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35649 ; free virtual = 58745
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35643 ; free virtual = 58740
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_614_22' (Systolic_Array_PCNN_based/conv.cpp:614) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_560_20' (Systolic_Array_PCNN_based/conv.cpp:560) in function 'coreConv' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_563_21' (Systolic_Array_PCNN_based/conv.cpp:563) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:585:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35609 ; free virtual = 58706
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv': loops have different non-static trip counts.
WARNING: [HLS 200-940] Cannot merge loops in region 'coreConv': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:590:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35588 ; free virtual = 58687
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3306_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul281) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584_4', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:615:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_560_20' (Systolic_Array_PCNN_based/conv.cpp:560:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:560:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34964 ; free virtual = 58064
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34964 ; free virtual = 58064
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34955 ; free virtual = 58056
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34947 ; free virtual = 58050
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_614_22' (Systolic_Array_PCNN_based/conv.cpp:614) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:585:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34912 ; free virtual = 58015
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:590:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34901 ; free virtual = 58005
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3306_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul205_2232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln584_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul281) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_2_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584_5', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584_5', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_7_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584_15', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_8_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584_15', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_8_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584_15', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln590', Systolic_Array_PCNN_based/conv.cpp:590) of variable 'add_ln584', Systolic_Array_PCNN_based/conv.cpp:584 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 53.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_614_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13 seconds; current allocated memory: 156.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 163.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_11s_8ns_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_9ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11s_11ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_8ns_11_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_8ns_8_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'coreConv'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:627:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_560_20' (Systolic_Array_PCNN_based/conv.cpp:560:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:560:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_607_22' (Systolic_Array_PCNN_based/conv.cpp:607:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:607:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35494 ; free virtual = 58595
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35494 ; free virtual = 58595
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35486 ; free virtual = 58588
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35478 ; free virtual = 58580
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_626_23' (Systolic_Array_PCNN_based/conv.cpp:626) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35443 ; free virtual = 58548
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:613:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35449 ; free virtual = 58553
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul284) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:627:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_560_20' (Systolic_Array_PCNN_based/conv.cpp:560:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:560:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_607_22' (Systolic_Array_PCNN_based/conv.cpp:607:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:607:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35427 ; free virtual = 58528
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35427 ; free virtual = 58528
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35419 ; free virtual = 58521
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35410 ; free virtual = 58513
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_626_23' (Systolic_Array_PCNN_based/conv.cpp:626) in function 'coreConv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35376 ; free virtual = 58480
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:613:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35382 ; free virtual = 58486
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid24_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul284) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:627:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_560_20' (Systolic_Array_PCNN_based/conv.cpp:560:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:560:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_607_22' (Systolic_Array_PCNN_based/conv.cpp:607:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:607:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35401 ; free virtual = 58502
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35401 ; free virtual = 58502
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35393 ; free virtual = 58495
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35385 ; free virtual = 58488
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_626_23' (Systolic_Array_PCNN_based/conv.cpp:626) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:562:21) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35349 ; free virtual = 58453
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528:35) in function 'coreConv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:613:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35339 ; free virtual = 58444
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3307_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul284) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_3_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[3][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[3][0]' and 'load' operation ('output_reg_3_0_1_load') on local variable 'output_reg[3][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_2_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[2][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[2][0]' and 'load' operation ('output_reg_2_0_1_load') on local variable 'output_reg[2][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_1_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[1][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[1][0]' and 'load' operation ('output_reg_1_0_1_load') on local variable 'output_reg[1][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_0_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[0][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[0][0]' and 'load' operation ('output_reg_0_0_1_load') on local variable 'output_reg[0][0]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:627:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_560_20' (Systolic_Array_PCNN_based/conv.cpp:560:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:560:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_607_22' (Systolic_Array_PCNN_based/conv.cpp:607:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:607:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35269 ; free virtual = 58372
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35269 ; free virtual = 58372
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35261 ; free virtual = 58365
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35253 ; free virtual = 58357
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_21' (Systolic_Array_PCNN_based/conv.cpp:562) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_626_23' (Systolic_Array_PCNN_based/conv.cpp:626) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:16) in function 'coreConv'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:562:21) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35217 ; free virtual = 58323
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528:35) in function 'coreConv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:613:51)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35208 ; free virtual = 58314
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3307_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul221_2232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln592_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul284) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_3_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[3][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[3][0]' and 'load' operation ('output_reg_3_0_1_load') on local variable 'output_reg[3][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_2_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[2][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[2][0]' and 'load' operation ('output_reg_2_0_1_load') on local variable 'output_reg[2][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_1_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[1][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[1][0]' and 'load' operation ('output_reg_1_0_1_load') on local variable 'output_reg[1][0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_21'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_562_21): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_0_0_1_write_ln597', Systolic_Array_PCNN_based/conv.cpp:597) of variable 'output_reg[0][0]', Systolic_Array_PCNN_based/conv.cpp:597 on local variable 'output_reg[0][0]' and 'load' operation ('output_reg_0_0_1_load') on local variable 'output_reg[0][0]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:636:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_20' (Systolic_Array_PCNN_based/conv.cpp:561:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_21' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35168 ; free virtual = 58271
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35168 ; free virtual = 58271
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35159 ; free virtual = 58264
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35151 ; free virtual = 58257
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_635_23' (Systolic_Array_PCNN_based/conv.cpp:635) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:570:21) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35116 ; free virtual = 58223
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528:35) in function 'coreConv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:610:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35106 ; free virtual = 58214
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul187_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3307_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln566_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln566_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul280) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_3_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[3][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[3][3]' and 'load' operation ('output_reg_3_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[3][3]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_2_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[2][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[2][3]' and 'load' operation ('output_reg_2_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[2][3]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_1_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[1][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[1][3]' and 'load' operation ('output_reg_1_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[1][3]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_0_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[0][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[0][3]' and 'load' operation ('output_reg_0_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[0][3]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:636:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_20' (Systolic_Array_PCNN_based/conv.cpp:561:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_21' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:636:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_20' (Systolic_Array_PCNN_based/conv.cpp:561:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_21' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:636:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_20' (Systolic_Array_PCNN_based/conv.cpp:561:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_21' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35123 ; free virtual = 58227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35123 ; free virtual = 58227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35113 ; free virtual = 58219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35106 ; free virtual = 58213
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_22' (Systolic_Array_PCNN_based/conv.cpp:570) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_635_23' (Systolic_Array_PCNN_based/conv.cpp:635) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_data' (Systolic_Array_PCNN_based/conv.cpp:435) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv.cpp:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:612:39) in function 'coreConv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:570:21) in function 'coreConv'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35071 ; free virtual = 58178
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528:35) in function 'coreConv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:610:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 35061 ; free virtual = 58169
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3306_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2298_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1290_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln566_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln600_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul285) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_3_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[3][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[3][3]' and 'load' operation ('output_reg_3_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[3][3]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_2_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[2][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[2][3]' and 'load' operation ('output_reg_2_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[2][3]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_1_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[1][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[1][3]' and 'load' operation ('output_reg_1_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[1][3]'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_570_22'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_570_22): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_0_3_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'output_reg[0][3]', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'output_reg[0][3]' and 'load' operation ('output_reg_0_3_load', Systolic_Array_PCNN_based/conv.cpp:600) on local variable 'output_reg[0][3]'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_561_20' (Systolic_Array_PCNN_based/conv.cpp:561:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:561:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_569_21' (Systolic_Array_PCNN_based/conv.cpp:569:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:569:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34968 ; free virtual = 58073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34968 ; free virtual = 58073
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34958 ; free virtual = 58065
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34951 ; free virtual = 58059
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:612:30) in function 'coreConv'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34918 ; free virtual = 58026
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:613:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34907 ; free virtual = 58016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln566_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln613', Systolic_Array_PCNN_based/conv.cpp:613) of variable 'add_ln603_4', Systolic_Array_PCNN_based/conv.cpp:603 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:566) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln613', Systolic_Array_PCNN_based/conv.cpp:613) of variable 'add_ln603_8', Systolic_Array_PCNN_based/conv.cpp:603 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:566) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln613', Systolic_Array_PCNN_based/conv.cpp:613) of variable 'add_ln603_12', Systolic_Array_PCNN_based/conv.cpp:603 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:566) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv.cpp:566) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('output_l1_2_load_3', Systolic_Array_PCNN_based/conv.cpp:566) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 42.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.5 seconds; current allocated memory: 149.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 155.541 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:632:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34884 ; free virtual = 57990
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34884 ; free virtual = 57990
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34874 ; free virtual = 57981
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34867 ; free virtual = 57976
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_631_21' (Systolic_Array_PCNN_based/conv.cpp:631) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34834 ; free virtual = 57943
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34815 ; free virtual = 57925
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul236_8_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul236_4_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul236_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3303_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2295_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1287_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul261) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_4', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_8', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_631_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.9 seconds; current allocated memory: 147.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 152.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34872 ; free virtual = 57978
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34872 ; free virtual = 57978
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34862 ; free virtual = 57970
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34855 ; free virtual = 57963
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34821 ; free virtual = 57930
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34810 ; free virtual = 57920
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_4', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_8', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.58 seconds; current allocated memory: 149.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:450:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:640:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:452:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:467:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:462:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:458:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:454:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_13' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_514_15' (Systolic_Array_PCNN_based/conv.cpp:514:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:514:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_533_19' (Systolic_Array_PCNN_based/conv.cpp:533:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:533:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_563_20' (Systolic_Array_PCNN_based/conv.cpp:563:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:563:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_612_21' (Systolic_Array_PCNN_based/conv.cpp:612:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:612:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:450:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:640:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:452:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:467:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:462:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:458:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:454:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_13' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_514_15' (Systolic_Array_PCNN_based/conv.cpp:514:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:514:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_533_19' (Systolic_Array_PCNN_based/conv.cpp:533:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:533:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_563_20' (Systolic_Array_PCNN_based/conv.cpp:563:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:563:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_612_21' (Systolic_Array_PCNN_based/conv.cpp:612:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:612:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:450:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:640:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:452:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:467:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:462:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:458:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:454:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_13' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_514_15' (Systolic_Array_PCNN_based/conv.cpp:514:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:514:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_533_19' (Systolic_Array_PCNN_based/conv.cpp:533:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:533:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_563_20' (Systolic_Array_PCNN_based/conv.cpp:563:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:563:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_612_21' (Systolic_Array_PCNN_based/conv.cpp:612:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:612:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34825 ; free virtual = 57932
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34825 ; free virtual = 57932
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34815 ; free virtual = 57923
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34808 ; free virtual = 57917
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_466_1' (Systolic_Array_PCNN_based/conv.cpp:466) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_2' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_3' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_488_10' (Systolic_Array_PCNN_based/conv.cpp:488) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_529_18' (Systolic_Array_PCNN_based/conv.cpp:529) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_639_22' (Systolic_Array_PCNN_based/conv.cpp:639) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
WARNING: [HLS 200-914] Completely partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) accessed through non-constant indices on dimension 1 (Systolic_Array_PCNN_based/conv.cpp:617:44), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:529:35) to (Systolic_Array_PCNN_based/conv.cpp:606:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:597:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 34595 ; free virtual = 57711
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_487_9' (Systolic_Array_PCNN_based/conv.cpp:487:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_485_8' (Systolic_Array_PCNN_based/conv.cpp:485:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_498_12' (Systolic_Array_PCNN_based/conv.cpp:498:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_495_11' (Systolic_Array_PCNN_based/conv.cpp:495:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_478_5' (Systolic_Array_PCNN_based/conv.cpp:478:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_476_4' (Systolic_Array_PCNN_based/conv.cpp:476:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:467:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:521:50)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:12 ; elapsed = 00:06:12 . Memory (MB): peak = 3319.086 ; gain = 2826.051 ; free physical = 32520 ; free virtual = 55643
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:450:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:640:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:452:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:467:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:462:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:458:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:454:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_13' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_514_15' (Systolic_Array_PCNN_based/conv.cpp:514:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:514:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_533_19' (Systolic_Array_PCNN_based/conv.cpp:533:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:533:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_563_20' (Systolic_Array_PCNN_based/conv.cpp:563:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:563:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_612_21' (Systolic_Array_PCNN_based/conv.cpp:612:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:612:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 41014 ; free virtual = 65081
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 41014 ; free virtual = 65081
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 41005 ; free virtual = 65073
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40997 ; free virtual = 65067
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40963 ; free virtual = 65034
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40952 ; free virtual = 65023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_4', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_8', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.64 seconds; current allocated memory: 149.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 155.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_seud.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'hls': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:8
ERROR: [HLS 214-124] use of undeclared identifier 'k2k_data': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:8
ERROR: [HLS 214-124] use of undeclared identifier 'bias_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:8
ERROR: [HLS 214-124] use of undeclared identifier 'hls': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:9
ERROR: [HLS 214-124] use of undeclared identifier 'k2k_data': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:9
ERROR: [HLS 214-124] use of undeclared identifier 'weight_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:9
ERROR: [HLS 214-124] use of undeclared identifier 'hls': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:10
ERROR: [HLS 214-124] use of undeclared identifier 'k2k_data': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:10
ERROR: [HLS 214-124] use of undeclared identifier 'data_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:10
ERROR: [HLS 214-124] use of undeclared identifier 'hls': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:11
ERROR: [HLS 214-124] use of undeclared identifier 'k2k_data': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:11
ERROR: [HLS 214-124] use of undeclared identifier 'conv_out': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:11
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:12
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:13
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:14
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:15
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:16
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:37
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:38
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:39
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:42
ERROR: [HLS 214-124] use of undeclared identifier 'ARRAY_K': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:43
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:44
ERROR: [HLS 214-124] use of undeclared identifier 'bias_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:55
ERROR: [HLS 214-124] use of undeclared identifier 'bias_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:57
ERROR: [HLS 214-124] use of undeclared identifier 'bias_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:59
ERROR: [HLS 214-124] use of undeclared identifier 'TILE_H': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:61
ERROR: [HLS 214-124] use of undeclared identifier 'TILE_W': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:62
ERROR: [HLS 214-124] use of undeclared identifier 'bias_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:63
ERROR: [HLS 214-124] use of undeclared identifier 'TILE_H': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:65
ERROR: [HLS 214-124] use of undeclared identifier 'TILE_H': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:66
ERROR: [HLS 214-124] use of undeclared identifier 'bias_in': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:67
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:71
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:74
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:77
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:82
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:103
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:104
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:106
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:110
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:112
ERROR: [HLS 214-124] use of undeclared identifier 'ko': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:113
ERROR: [HLS 214-124] use of undeclared identifier 'co': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:114
ERROR: [HLS 214-124] use of undeclared identifier 'ci': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:114
ERROR: [HLS 214-124] use of undeclared identifier 'ci': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:115
ERROR: [HLS 214-124] use of undeclared identifier 'r': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:115
ERROR: [HLS 214-124] use of undeclared identifier 's': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:115
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:119
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:120
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:121
ERROR: [HLS 214-124] use of undeclared identifier 'ARRAY_K': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:132
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:134
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:139
ERROR: [HLS 214-124] use of undeclared identifier 'i': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:140
ERROR: [HLS 214-124] use of undeclared identifier 'ci': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:140
ERROR: [HLS 214-124] use of undeclared identifier 'i': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:141
ERROR: [HLS 214-124] use of undeclared identifier 'ci': /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:141
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:142
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:143
ERROR: [HLS 214-123] expected unqualified-id: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:145
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/conv1d.cpp:146
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_seud.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:180:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:77:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_12' (Systolic_Array_PCNN_based/conv1d.cpp:113:28) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:113:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_13' (Systolic_Array_PCNN_based/conv1d.cpp:121:27) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_17' (Systolic_Array_PCNN_based/conv1d.cpp:140:28) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:140:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv1d.cpp:147:28) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:147:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40263 ; free virtual = 64446
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40263 ; free virtual = 64446
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40253 ; free virtual = 64437
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40247 ; free virtual = 64432
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv1d.cpp:73) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (Systolic_Array_PCNN_based/conv1d.cpp:76) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (Systolic_Array_PCNN_based/conv1d.cpp:79) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_9' (Systolic_Array_PCNN_based/conv1d.cpp:96) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_16' (Systolic_Array_PCNN_based/conv1d.cpp:136) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_19' (Systolic_Array_PCNN_based/conv1d.cpp:179) in function 'conv1d' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv1d.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv1d.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv1d.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv1d.cpp:27) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv1d.cpp:28) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:136:35) to (Systolic_Array_PCNN_based/conv1d.cpp:157:27) in function 'conv1d'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:165:14) in function 'conv1d'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1d' (Systolic_Array_PCNN_based/conv1d.cpp:14)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40214 ; free virtual = 64400
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_8' (Systolic_Array_PCNN_based/conv1d.cpp:95:33) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_106_11' (Systolic_Array_PCNN_based/conv1d.cpp:106:30) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_10' (Systolic_Array_PCNN_based/conv1d.cpp:103:34) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_5' (Systolic_Array_PCNN_based/conv1d.cpp:86:29) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (Systolic_Array_PCNN_based/conv1d.cpp:84:28) in function 'conv1d'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:74:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:77:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:80:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:128:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:158:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:98:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40212 ; free virtual = 64399
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul128_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_8_VITIS_LOOP_96_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:180:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:77:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_12' (Systolic_Array_PCNN_based/conv1d.cpp:113:28) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:113:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_13' (Systolic_Array_PCNN_based/conv1d.cpp:121:27) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_17' (Systolic_Array_PCNN_based/conv1d.cpp:140:28) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:140:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv1d.cpp:147:28) in function 'conv1d' completely with a factor of 4 (Systolic_Array_PCNN_based/conv1d.cpp:147:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40226 ; free virtual = 64407
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40226 ; free virtual = 64407
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40216 ; free virtual = 64399
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40209 ; free virtual = 64392
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv1d.cpp:73) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (Systolic_Array_PCNN_based/conv1d.cpp:76) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (Systolic_Array_PCNN_based/conv1d.cpp:79) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_9' (Systolic_Array_PCNN_based/conv1d.cpp:96) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_16' (Systolic_Array_PCNN_based/conv1d.cpp:136) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_19' (Systolic_Array_PCNN_based/conv1d.cpp:179) in function 'conv1d' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv1d.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv1d.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv1d.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv1d.cpp:27) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv1d.cpp:28) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:136:35) to (Systolic_Array_PCNN_based/conv1d.cpp:157:27) in function 'conv1d'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:165:14) in function 'conv1d'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1d' (Systolic_Array_PCNN_based/conv1d.cpp:14)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40176 ; free virtual = 64362
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_8' (Systolic_Array_PCNN_based/conv1d.cpp:95:33) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_106_11' (Systolic_Array_PCNN_based/conv1d.cpp:106:30) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_10' (Systolic_Array_PCNN_based/conv1d.cpp:103:34) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_5' (Systolic_Array_PCNN_based/conv1d.cpp:86:29) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (Systolic_Array_PCNN_based/conv1d.cpp:84:28) in function 'conv1d'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:74:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:77:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:80:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:128:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:158:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:98:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40175 ; free virtual = 64360
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul128_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_8_VITIS_LOOP_96_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_16'.
WARNING: [HLS 200-880] The II Violation in module 'conv1d' (Loop: VITIS_LOOP_136_16): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('arrayidx172_promoted377_write_ln144', Systolic_Array_PCNN_based/conv1d.cpp:144) of variable 'select_ln144_3', Systolic_Array_PCNN_based/conv1d.cpp:144 on local variable 'arrayidx172_promoted377' and 'load' operation ('arrayidx172_promoted377_load', Systolic_Array_PCNN_based/conv1d.cpp:151) on local variable 'arrayidx172_promoted377'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:180:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:77:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_12' (Systolic_Array_PCNN_based/conv1d.cpp:113:28) in function 'conv1d' completely with a factor of 1 (Systolic_Array_PCNN_based/conv1d.cpp:113:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_13' (Systolic_Array_PCNN_based/conv1d.cpp:121:27) in function 'conv1d' completely with a factor of 1 (Systolic_Array_PCNN_based/conv1d.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_17' (Systolic_Array_PCNN_based/conv1d.cpp:140:28) in function 'conv1d' completely with a factor of 1 (Systolic_Array_PCNN_based/conv1d.cpp:140:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv1d.cpp:147:28) in function 'conv1d' completely with a factor of 1 (Systolic_Array_PCNN_based/conv1d.cpp:147:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 40086 ; free virtual = 64270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 40086 ; free virtual = 64270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 40076 ; free virtual = 64262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 40067 ; free virtual = 64255
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv1d.cpp:73) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (Systolic_Array_PCNN_based/conv1d.cpp:76) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (Systolic_Array_PCNN_based/conv1d.cpp:79) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_9' (Systolic_Array_PCNN_based/conv1d.cpp:96) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_16' (Systolic_Array_PCNN_based/conv1d.cpp:136) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_19' (Systolic_Array_PCNN_based/conv1d.cpp:179) in function 'conv1d' automatically.
WARNING: [HLS 200-908] Cannot partition array 'bias_l2' (Systolic_Array_PCNN_based/conv1d.cpp:21): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'weight_l2' (Systolic_Array_PCNN_based/conv1d.cpp:22): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l2' (Systolic_Array_PCNN_based/conv1d.cpp:23): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l1' (Systolic_Array_PCNN_based/conv1d.cpp:27): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'output_l1' (Systolic_Array_PCNN_based/conv1d.cpp:28): incorrect partition factor 1.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:165:14) in function 'conv1d'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1d' (Systolic_Array_PCNN_based/conv1d.cpp:14)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 40040 ; free virtual = 64228
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_8' (Systolic_Array_PCNN_based/conv1d.cpp:95:33) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_106_11' (Systolic_Array_PCNN_based/conv1d.cpp:106:30) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_10' (Systolic_Array_PCNN_based/conv1d.cpp:103:34) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_5' (Systolic_Array_PCNN_based/conv1d.cpp:86:29) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (Systolic_Array_PCNN_based/conv1d.cpp:84:28) in function 'conv1d'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2' (Systolic_Array_PCNN_based/conv1d.cpp:74:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2' (Systolic_Array_PCNN_based/conv1d.cpp:77:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2' (Systolic_Array_PCNN_based/conv1d.cpp:80:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv1d.cpp:98:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1' (Systolic_Array_PCNN_based/conv1d.cpp:128:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv1d.cpp:158:53)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 40038 ; free virtual = 64226
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln84_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_8_VITIS_LOOP_96_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_16'.
WARNING: [HLS 200-880] The II Violation in module 'conv1d' (Loop: VITIS_LOOP_136_16): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('arrayidx172_promoted362_write_ln136', Systolic_Array_PCNN_based/conv1d.cpp:136) of variable 'add173277', Systolic_Array_PCNN_based/conv1d.cpp:136 on local variable 'arrayidx172_promoted362' and 'load' operation ('arrayidx172_promoted362_load', Systolic_Array_PCNN_based/conv1d.cpp:151) on local variable 'arrayidx172_promoted362'.
WARNING: [HLS 200-880] The II Violation in module 'conv1d' (Loop: VITIS_LOOP_136_16): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('arrayidx172_promoted362_write_ln136', Systolic_Array_PCNN_based/conv1d.cpp:136) of variable 'add173277', Systolic_Array_PCNN_based/conv1d.cpp:136 on local variable 'arrayidx172_promoted362' and 'load' operation ('arrayidx172_promoted362_load', Systolic_Array_PCNN_based/conv1d.cpp:151) on local variable 'arrayidx172_promoted362'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.66 seconds; current allocated memory: 128.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 129.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_8ns_8ns_9_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:180:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:77:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_12' (Systolic_Array_PCNN_based/conv1d.cpp:113:28) in function 'conv1d' completely with a factor of 2 (Systolic_Array_PCNN_based/conv1d.cpp:113:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_13' (Systolic_Array_PCNN_based/conv1d.cpp:121:27) in function 'conv1d' completely with a factor of 2 (Systolic_Array_PCNN_based/conv1d.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_17' (Systolic_Array_PCNN_based/conv1d.cpp:140:28) in function 'conv1d' completely with a factor of 2 (Systolic_Array_PCNN_based/conv1d.cpp:140:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv1d.cpp:147:28) in function 'conv1d' completely with a factor of 2 (Systolic_Array_PCNN_based/conv1d.cpp:147:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'conv1d(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv1d.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40053 ; free virtual = 64238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40053 ; free virtual = 64238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40043 ; free virtual = 64229
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40035 ; free virtual = 64222
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv1d.cpp:73) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (Systolic_Array_PCNN_based/conv1d.cpp:76) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (Systolic_Array_PCNN_based/conv1d.cpp:79) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_9' (Systolic_Array_PCNN_based/conv1d.cpp:96) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv1d.cpp:124) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_16' (Systolic_Array_PCNN_based/conv1d.cpp:136) in function 'conv1d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_19' (Systolic_Array_PCNN_based/conv1d.cpp:179) in function 'conv1d' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv1d.cpp:21) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv1d.cpp:22) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv1d.cpp:23) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv1d.cpp:27) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv1d.cpp:28) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:124:37) to (Systolic_Array_PCNN_based/conv1d.cpp:128:50) in function 'conv1d'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:124:37) to (Systolic_Array_PCNN_based/conv1d.cpp:128:50) in function 'conv1d'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:136:35) to (Systolic_Array_PCNN_based/conv1d.cpp:157:27) in function 'conv1d'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:165:14) in function 'conv1d'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:106:30) to (Systolic_Array_PCNN_based/conv1d.cpp:123:21) in function 'conv1d'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv1d.cpp:179:39) in function 'conv1d'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1d' (Systolic_Array_PCNN_based/conv1d.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40006 ; free virtual = 64194
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_8' (Systolic_Array_PCNN_based/conv1d.cpp:95:33) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_14' (Systolic_Array_PCNN_based/conv1d.cpp:123:29) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_106_11' (Systolic_Array_PCNN_based/conv1d.cpp:106:30) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_10' (Systolic_Array_PCNN_based/conv1d.cpp:103:34) in function 'conv1d'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_5' (Systolic_Array_PCNN_based/conv1d.cpp:86:29) in function 'conv1d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (Systolic_Array_PCNN_based/conv1d.cpp:84:28) in function 'conv1d'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:74:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:77:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv1d.cpp:80:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:128:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:158:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv1d.cpp:98:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40003 ; free virtual = 64192
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul121_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add96_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_8_VITIS_LOOP_96_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_14_VITIS_LOOP_124_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_16'.
WARNING: [HLS 200-880] The II Violation in module 'conv1d' (Loop: VITIS_LOOP_136_16): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('arrayidx172_promoted366_write_ln167', Systolic_Array_PCNN_based/conv1d.cpp:167) of variable 'select_ln167', Systolic_Array_PCNN_based/conv1d.cpp:167 on local variable 'arrayidx172_promoted366' and 'load' operation ('arrayidx172_promoted366_load', Systolic_Array_PCNN_based/conv1d.cpp:151) on local variable 'arrayidx172_promoted366'.
WARNING: [HLS 200-880] The II Violation in module 'conv1d' (Loop: VITIS_LOOP_136_16): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('arrayidx172_promoted366_write_ln167', Systolic_Array_PCNN_based/conv1d.cpp:167) of variable 'select_ln167', Systolic_Array_PCNN_based/conv1d.cpp:167 on local variable 'arrayidx172_promoted366' and 'load' operation ('arrayidx172_promoted366_load', Systolic_Array_PCNN_based/conv1d.cpp:151) on local variable 'arrayidx172_promoted366'.
WARNING: [HLS 200-880] The II Violation in module 'conv1d' (Loop: VITIS_LOOP_136_16): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('arrayidx172_promoted366_write_ln167', Systolic_Array_PCNN_based/conv1d.cpp:167) of variable 'select_ln167', Systolic_Array_PCNN_based/conv1d.cpp:167 on local variable 'arrayidx172_promoted366' and 'load' operation ('arrayidx172_promoted366_load', Systolic_Array_PCNN_based/conv1d.cpp:151) on local variable 'arrayidx172_promoted366'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39984 ; free virtual = 64172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39984 ; free virtual = 64172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39973 ; free virtual = 64163
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39968 ; free virtual = 64158
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39933 ; free virtual = 64124
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39922 ; free virtual = 64114
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_4', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_8', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.08 seconds; current allocated memory: 149.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 155.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39977 ; free virtual = 64165
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39977 ; free virtual = 64165
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39967 ; free virtual = 64157
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39959 ; free virtual = 64150
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
WARNING: [HLS 200-908] Cannot partition array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419): incorrect partition factor 1.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:613:6) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39931 ; free virtual = 64123
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39929 ; free virtual = 64121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('arrayidx1964_promoted376_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'select_ln605', Systolic_Array_PCNN_based/conv.cpp:605 on local variable 'arrayidx1964_promoted376' and 'load' operation ('arrayidx1964_promoted376_load', Systolic_Array_PCNN_based/conv.cpp:596) on local variable 'arrayidx1964_promoted376'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('arrayidx1964_promoted376_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'select_ln605', Systolic_Array_PCNN_based/conv.cpp:605 on local variable 'arrayidx1964_promoted376' and 'load' operation ('arrayidx1964_promoted376_load', Systolic_Array_PCNN_based/conv.cpp:596) on local variable 'arrayidx1964_promoted376'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.58 seconds; current allocated memory: 128.437 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39965 ; free virtual = 64153
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39965 ; free virtual = 64153
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39955 ; free virtual = 64145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39947 ; free virtual = 64138
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
WARNING: [HLS 200-908] Cannot partition array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:516:37) to (Systolic_Array_PCNN_based/conv.cpp:520:50) in function 'coreConv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:516:37) to (Systolic_Array_PCNN_based/conv.cpp:520:50) in function 'coreConv'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39918 ; free virtual = 64109
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39916 ; free virtual = 64108
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('arrayidx1964_1_promoted394_write_ln536', Systolic_Array_PCNN_based/conv.cpp:536) of variable 'select_ln536_3', Systolic_Array_PCNN_based/conv.cpp:536 on local variable 'arrayidx1964_1_promoted394' and 'load' operation ('arrayidx1964_1_promoted394_load', Systolic_Array_PCNN_based/conv.cpp:596) on local variable 'arrayidx1964_1_promoted394'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39952 ; free virtual = 64141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39952 ; free virtual = 64141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39943 ; free virtual = 64133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39936 ; free virtual = 64126
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
WARNING: [HLS 200-908] Cannot partition array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39903 ; free virtual = 64096
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39902 ; free virtual = 64095
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 8 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 2 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39943 ; free virtual = 64133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39943 ; free virtual = 64133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39933 ; free virtual = 64123
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39926 ; free virtual = 64117
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:497:30) to (Systolic_Array_PCNN_based/conv.cpp:515:21) in function 'coreConv'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:638:39) in function 'coreConv'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39892 ; free virtual = 64085
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39886 ; free virtual = 64079
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_4', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_1_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.66 seconds; current allocated memory: 140.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 144.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9ns_8ns_8ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11ns_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_8_1_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39933 ; free virtual = 64123
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39933 ; free virtual = 64123
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39924 ; free virtual = 64114
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39915 ; free virtual = 64107
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39880 ; free virtual = 64073
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39870 ; free virtual = 64063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_4', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_8', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 40.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.16 seconds; current allocated memory: 165.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 171.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39929 ; free virtual = 64118
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39929 ; free virtual = 64118
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39918 ; free virtual = 64109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39911 ; free virtual = 64104
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
WARNING: [HLS 200-908] Cannot partition array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:613:6) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39880 ; free virtual = 64073
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39879 ; free virtual = 64072
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast28_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln606_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln606_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_484_8_VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_1', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_2', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_3', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('arrayidx1964_promoted396_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'select_ln605', Systolic_Array_PCNN_based/conv.cpp:605 on local variable 'arrayidx1964_promoted396' and 'load' operation ('arrayidx1964_promoted396_load', Systolic_Array_PCNN_based/conv.cpp:596) on local variable 'arrayidx1964_promoted396'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('arrayidx1964_promoted396_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'select_ln605', Systolic_Array_PCNN_based/conv.cpp:605 on local variable 'arrayidx1964_promoted396' and 'load' operation ('arrayidx1964_promoted396_load', Systolic_Array_PCNN_based/conv.cpp:596) on local variable 'arrayidx1964_promoted396'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.55 seconds; current allocated memory: 135.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 138.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9ns_8ns_8ns_9_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_8ns_9_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_8ns_8_36_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'coreConv'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 143.098 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_8ns_8ns_16_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_8ns_8ns_11_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_8ns_6ns_14_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_6ns_9s_9_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_9s_8ns_9_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_8ns_8ns_9_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_7s_6ns_7_1_1_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_8ns_9s_9_1_1_Multiplier_7'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_udiv_32s_8ns_9_36_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_urem_32s_8ns_8_36_1_div'
INFO: [RTMG 210-278] Implementing memory 'coreConv_bias_l2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'coreConv_weight_l2_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'coreConv_output_l1_0_ram (RAM)' using block RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 1 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39912 ; free virtual = 64102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39912 ; free virtual = 64102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39903 ; free virtual = 64093
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39895 ; free virtual = 64087
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
WARNING: [HLS 200-908] Cannot partition array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414): incorrect partition factor 1.
WARNING: [HLS 200-908] Cannot partition array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418): incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:613:6) in function 'coreConv'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39858 ; free virtual = 64051
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39836 ; free virtual = 64030
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_15_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_14_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_13_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_12_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_11_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_10_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_9_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_8_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_7_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_6_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_5_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_4_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_3_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul101_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_cast52_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln606_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln606_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_484_8_VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_1', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_2', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_3', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:639:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_13' (Systolic_Array_PCNN_based/conv.cpp:503:21) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:503:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_505_14' (Systolic_Array_PCNN_based/conv.cpp:505:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:505:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_15' (Systolic_Array_PCNN_based/conv.cpp:513:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:513:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_532_19' (Systolic_Array_PCNN_based/conv.cpp:532:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:532:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_562_20' (Systolic_Array_PCNN_based/conv.cpp:562:28) in function 'coreConv' completely with a factor of 64 (Systolic_Array_PCNN_based/conv.cpp:562:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_611_21' (Systolic_Array_PCNN_based/conv.cpp:611:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:611:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39867 ; free virtual = 64058
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39867 ; free virtual = 64058
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39854 ; free virtual = 64047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39845 ; free virtual = 64039
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_516_17' (Systolic_Array_PCNN_based/conv.cpp:516) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_528_18' (Systolic_Array_PCNN_based/conv.cpp:528) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_638_22' (Systolic_Array_PCNN_based/conv.cpp:638) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:429) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:430) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:528:35) to (Systolic_Array_PCNN_based/conv.cpp:605:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:596:42) in function 'coreConv'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39797 ; free virtual = 63992
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_16' (Systolic_Array_PCNN_based/conv.cpp:515:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_12' (Systolic_Array_PCNN_based/conv.cpp:497:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_494_11' (Systolic_Array_PCNN_based/conv.cpp:494:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:520:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:606:53)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39758 ; free virtual = 63954
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul140_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_10_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_15_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_15_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_14_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_14_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_13_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_13_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_12_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_12_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_11_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_11_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_10_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_10_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_9_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_9_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_8_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_8_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_7_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_7_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_6_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_6_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_5_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_5_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_4_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_4_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3305_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2297_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1289_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_15_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_14_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_13_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_12_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_11_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_10_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_9_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_8_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_7_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_6_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_5_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_4_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_15_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_13_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_11_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_9_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_7_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_5_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_12_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_8_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_4_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_14_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_6_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln515_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln515_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln606_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln616_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul287) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_515_16_VITIS_LOOP_516_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_528_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_4', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_8', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_528_18): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_5_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596_16', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_0_addr_1_write_ln606', Systolic_Array_PCNN_based/conv.cpp:606) of variable 'add_ln596', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 24, Depth = 49.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_638_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 767.65 seconds; current allocated memory: 275.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 302.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_11ns_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9ns_8ns_8ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_8ns_8ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9ns_8ns_8ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_11ns_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 64 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:648:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_569_20' (Systolic_Array_PCNN_based/conv.cpp:569:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:569:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_618_21' (Systolic_Array_PCNN_based/conv.cpp:618:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:618:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:648:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_569_20' (Systolic_Array_PCNN_based/conv.cpp:569:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:569:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_618_21' (Systolic_Array_PCNN_based/conv.cpp:618:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:618:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39559 ; free virtual = 63958
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39559 ; free virtual = 63958
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39549 ; free virtual = 63949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39542 ; free virtual = 63943
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_647_24' (Systolic_Array_PCNN_based/conv.cpp:647) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
WARNING: [HLS 200-914] Completely partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) accessed through non-constant indices on dimension 1 (Systolic_Array_PCNN_based/conv.cpp:543:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) accessed through non-constant indices on dimension 1 (Systolic_Array_PCNN_based/conv.cpp:623:44), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.0' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.1' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.2' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.3' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.4' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.5' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.6' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.7' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.8' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.9' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.10' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.11' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.12' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.13' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.14' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.15' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.16' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.17' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.18' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.19' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.20' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.21' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.22' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.23' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.24' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.25' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.26' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.27' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.28' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.29' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.30' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.31' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.32' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.33' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.34' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.35' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.36' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.37' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.38' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.39' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.40' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.41' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.42' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.43' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.44' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.45' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.46' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.47' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.48' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.49' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.50' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.51' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.52' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.53' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.54' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.55' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.56' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.57' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.58' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.59' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.60' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.61' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.62' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.63' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.64' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.65' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.66' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.67' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.68' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.69' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.70' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.71' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.72' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.73' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.74' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.75' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.76' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.77' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.78' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.79' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.80' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.81' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.82' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.83' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.84' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.85' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.86' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.87' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.88' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.89' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.90' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.91' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.92' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.93' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.94' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.95' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.96' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.97' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.98' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.99' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.100' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.101' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.102' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.103' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.104' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.105' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.106' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.107' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.108' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.109' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.110' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.111' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.112' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.113' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.114' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.115' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.116' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.117' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.118' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.119' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.120' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.121' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.122' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.123' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.124' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.125' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.126' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.127' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.128' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.129' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.130' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.131' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.132' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.133' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.134' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.135' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.136' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.137' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.138' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.139' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.140' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.141' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.142' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.143' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.144' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.145' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.146' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.147' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.148' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.149' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.150' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.151' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.152' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.153' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.154' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.155' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.156' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.157' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.158' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.159' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.160' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.161' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.162' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.163' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.164' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.165' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.166' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.167' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.168' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.169' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.170' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.171' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.172' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.173' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.174' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.175' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.176' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.177' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.178' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.179' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.180' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.181' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.182' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.183' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.184' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.185' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.186' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.187' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.188' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.189' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.190' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.191' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.192' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.193' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.194' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.195' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.196' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.197' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.198' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.199' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.200' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.201' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.202' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.203' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.204' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.205' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.206' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.207' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.208' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.209' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.210' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.211' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.212' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.213' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.214' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.215' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.216' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.217' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.218' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.219' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.220' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.221' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.222' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.223' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.224' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.225' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.226' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.227' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.228' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.229' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.230' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.231' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.232' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.233' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.234' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.235' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.236' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.237' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.238' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.239' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.240' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.241' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.242' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.243' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.244' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.245' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.246' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.247' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.248' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.249' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.250' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.251' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.252' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.253' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.254' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.255' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.256' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.257' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.258' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.259' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.260' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.261' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.262' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.263' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.264' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.265' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.266' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.267' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.268' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.269' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.270' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.271' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.272' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.273' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.274' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.275' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.276' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.277' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.278' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.279' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.280' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.281' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.282' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.283' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.284' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.285' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.286' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.287' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.288' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.289' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.290' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.291' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.292' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.293' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.294' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.295' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.296' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.297' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.298' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.299' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.300' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.301' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.302' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.303' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.304' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.305' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.306' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.307' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.308' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.309' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.310' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.311' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.312' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.313' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.314' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.315' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.316' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.317' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.318' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.319' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.320' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.321' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.322' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.323' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.324' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.325' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.326' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.327' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.328' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.329' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.330' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.331' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.332' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.333' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.334' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.335' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.336' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.337' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.338' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.339' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.340' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.341' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.342' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.343' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.344' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.345' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.346' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.347' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.348' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.349' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.350' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.351' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.352' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.353' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.354' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.355' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.356' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.357' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.358' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.359' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.360' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.361' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.362' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.363' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.364' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.365' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.366' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.367' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.368' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.369' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.370' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.371' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.372' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.373' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.374' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.375' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.376' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.377' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.378' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.379' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.380' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.381' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.382' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.383' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.384' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.385' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.386' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.387' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.388' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.389' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.390' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.391' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.392' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.393' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.394' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.395' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.396' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.397' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.398' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.399' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.400' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.401' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.402' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.403' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.404' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.405' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.406' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.407' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.408' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.409' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.410' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.411' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.412' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.413' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.414' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.415' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.416' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.417' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.418' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.419' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.420' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.421' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.422' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.423' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.424' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.425' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.426' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.427' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.428' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.429' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.430' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.431' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.432' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.433' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.434' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.435' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.436' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.437' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.438' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.439' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.440' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.441' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.442' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.443' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.444' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.445' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.446' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.447' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.448' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.449' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.450' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.451' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.452' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.453' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.454' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.455' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.456' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.457' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.458' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.459' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.460' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.461' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.462' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.463' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.464' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.465' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.466' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.467' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.468' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.469' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.470' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.471' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.472' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.473' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.474' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.475' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.476' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.477' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.478' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.479' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.480' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.481' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.482' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.483' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.484' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.485' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.486' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.487' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.488' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.489' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.490' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.491' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.492' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.493' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.494' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.495' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.496' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.497' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.498' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.499' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.500' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.501' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.502' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.503' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.504' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.505' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.506' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.507' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.508' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.509' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.510' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'data_l1.511' (Systolic_Array_PCNN_based/conv.cpp:418) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.0' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.1' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.2' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.3' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.4' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.5' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.6' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.7' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.8' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.9' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.10' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.11' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.12' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.13' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.14' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.15' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.16' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.17' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.18' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.19' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.20' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.21' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.22' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.23' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.24' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.25' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.26' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.27' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.28' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.29' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.30' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.31' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.32' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.33' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.34' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.35' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.36' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.37' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.38' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.39' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.40' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.41' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.42' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.43' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.44' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.45' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.46' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.47' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.48' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.49' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.50' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.51' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.52' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.53' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.54' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.55' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.56' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.57' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.58' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.59' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.60' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.61' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.62' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.63' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.64' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.65' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.66' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.67' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.68' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.69' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.70' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.71' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.72' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.73' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.74' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.75' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.76' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.77' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.78' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.79' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.80' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.81' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.82' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.83' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.84' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.85' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.86' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.87' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.88' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.89' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.90' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.91' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.92' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.93' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.94' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.95' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.96' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.97' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.98' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.99' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.100' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.101' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.102' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.103' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.104' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.105' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.106' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.107' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.108' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.109' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.110' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.111' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.112' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.113' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.114' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.115' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.116' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.117' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.118' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.119' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.120' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.121' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.122' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.123' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.124' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.125' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.126' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_l1.127' (Systolic_Array_PCNN_based/conv.cpp:419) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'data_l1.0' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.2' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.3' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.4' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.5' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.6' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.7' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.8' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.9' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.10' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.11' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.12' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.13' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.14' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.15' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.16' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.17' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.18' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.19' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.20' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.21' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.22' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.23' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.24' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.25' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.26' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.27' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.28' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.29' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.30' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.31' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.32' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.33' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.34' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.35' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.36' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.37' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.38' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.39' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.40' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.41' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.42' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.43' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.44' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.45' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.46' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.47' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.48' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.49' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.50' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.51' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.52' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.53' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.54' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.55' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.56' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.57' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.58' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.59' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.60' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.61' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.62' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.63' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.64' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.65' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.66' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.67' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.68' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.69' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.70' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.71' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.72' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.73' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.74' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.75' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.76' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.77' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.78' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.79' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.80' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.81' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.82' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.83' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.84' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.85' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.86' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.87' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.88' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.89' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.90' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.91' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.92' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.93' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.94' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.95' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.96' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.97' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.98' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.99' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.100' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.101' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.102' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.103' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.104' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.105' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.106' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.107' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.108' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.109' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.110' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.111' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.112' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.113' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.114' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.115' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.116' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.117' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.118' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.119' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.120' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.121' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.122' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.123' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.124' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.125' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.126' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.127' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.128' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.129' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.130' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.131' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.132' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.133' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.134' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.135' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.136' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.137' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.138' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.139' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.140' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.141' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.142' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.143' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.144' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.145' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.146' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.147' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.148' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.149' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.150' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.151' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.152' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.153' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.154' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.155' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.156' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.157' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.158' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.159' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.160' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.161' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.162' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.163' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.164' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.165' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.166' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.167' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.168' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.169' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.170' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.171' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.172' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.173' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.174' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.175' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.176' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.177' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.178' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.179' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.180' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.181' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.182' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.183' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.184' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.185' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.186' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.187' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.188' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.189' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.190' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.191' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.192' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.193' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.194' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.195' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.196' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.197' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.198' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.199' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.200' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.201' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.202' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.203' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.204' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.205' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.206' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.207' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.208' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.209' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.210' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.211' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.212' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.213' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.214' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.215' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.216' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.217' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.218' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.219' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.220' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.221' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.222' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.223' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.224' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.225' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.226' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.227' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.228' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.229' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.230' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.231' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.232' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.233' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.234' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.235' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.236' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.237' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.238' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.239' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.240' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.241' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.242' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.243' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.244' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.245' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.246' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.247' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.248' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.249' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.250' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.251' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.252' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.253' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.254' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.255' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.256' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.257' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.258' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.259' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.260' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.261' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.262' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.263' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.264' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.265' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.266' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.267' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.268' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.269' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.270' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.271' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.272' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.273' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.274' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.275' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.276' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.277' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.278' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.279' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.280' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.281' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.282' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.283' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.284' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.285' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.286' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.287' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.288' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.289' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.290' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.291' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.292' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.293' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.294' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.295' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.296' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.297' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.298' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.299' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.300' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.301' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.302' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.303' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.304' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.305' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.306' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.307' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.308' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.309' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.310' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.311' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.312' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.313' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.314' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.315' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.316' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.317' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.318' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.319' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.320' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.321' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.322' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.323' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.324' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.325' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.326' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.327' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.328' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.329' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.330' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.331' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.332' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.333' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.334' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.335' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.336' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.337' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.338' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.339' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.340' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.341' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.342' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.343' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.344' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.345' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.346' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.347' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.348' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.349' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.350' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.351' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.352' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.353' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.354' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.355' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.356' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.357' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.358' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.359' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.360' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.361' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.362' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.363' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.364' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.365' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.366' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.367' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.368' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.369' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.370' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.371' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.372' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.373' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.374' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.375' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.376' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.377' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.378' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.379' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.380' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.381' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.382' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.383' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.384' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.385' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.386' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.387' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.388' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.389' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.390' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.391' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.392' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.393' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.394' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.395' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.396' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.397' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.398' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.399' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.400' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.401' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.402' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.403' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.404' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.405' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.406' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.407' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.408' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.409' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.410' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.411' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.412' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.413' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.414' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.415' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.416' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.417' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.418' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.419' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.420' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.421' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.422' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.423' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.424' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.425' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.426' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.427' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.428' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.429' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.430' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.431' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.432' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.433' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.434' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.435' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.436' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.437' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.438' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.439' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.440' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.441' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.442' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.443' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.444' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.445' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.446' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.447' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.448' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.449' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.450' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.451' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.452' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.453' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.454' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.455' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.456' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.457' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.458' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.459' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.460' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.461' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.462' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.463' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.464' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.465' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.466' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.467' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.468' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.469' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.470' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.471' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.472' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.473' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.474' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.475' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.476' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.477' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.478' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.479' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.480' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.481' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.482' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.483' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.484' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.485' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.486' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.487' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.488' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.489' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.490' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.491' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.492' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.493' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.494' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.495' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.496' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.497' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.498' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.499' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.500' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.501' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.502' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.503' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.504' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.505' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.506' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.507' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.508' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.509' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.510' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_l1.511' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.0' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.2' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.3' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.4' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.5' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.6' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.7' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.8' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.9' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.10' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.11' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.12' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.13' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.14' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.15' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.16' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.17' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.18' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.19' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.20' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.21' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.22' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.23' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.24' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.25' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.26' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.27' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.28' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.29' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.30' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.31' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.32' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.33' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.34' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.35' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.36' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.37' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.38' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.39' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.40' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.41' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.42' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.43' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.44' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.45' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.46' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.47' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.48' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.49' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.50' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.51' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.52' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.53' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.54' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.55' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.56' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.57' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.58' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.59' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.60' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.61' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.62' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.63' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.64' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.65' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.66' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.67' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.68' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.69' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.70' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.71' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.72' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.73' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.74' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.75' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.76' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.77' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.78' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.79' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.80' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.81' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.82' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.83' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.84' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.85' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.86' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.87' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.88' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.89' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.90' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.91' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.92' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.93' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.94' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.95' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.96' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.97' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.98' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.99' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.100' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.101' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.102' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.103' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.104' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.105' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.106' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.107' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.108' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.109' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.110' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.111' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.112' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.113' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.114' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.115' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.116' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.117' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.118' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.119' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.120' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.121' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.122' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.123' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.124' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.125' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.126' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1.127' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:612:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:603:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 39278 ; free virtual = 63688
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_646_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_645_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:49 ; elapsed = 00:04:49 . Memory (MB): peak = 1871.074 ; gain = 1426.605 ; free physical = 38644 ; free virtual = 63058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:648:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_569_20' (Systolic_Array_PCNN_based/conv.cpp:569:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:569:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_618_21' (Systolic_Array_PCNN_based/conv.cpp:618:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:618:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 39529 ; free virtual = 63929
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 39529 ; free virtual = 63929
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 39518 ; free virtual = 63920
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 39512 ; free virtual = 63915
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_647_24' (Systolic_Array_PCNN_based/conv.cpp:647) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:612:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:603:42) in function 'coreConv'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 39477 ; free virtual = 63881
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_646_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_645_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:526:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[3]' (Systolic_Array_PCNN_based/conv.cpp:613:58)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:494:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 39463 ; free virtual = 63867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1319_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln623_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln645_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_9_VITIS_LOOP_491_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_534_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('arrayidx1966_3_promoted575_write_ln612', Systolic_Array_PCNN_based/conv.cpp:612) of variable 'select_ln612', Systolic_Array_PCNN_based/conv.cpp:612 on local variable 'arrayidx1966_3_promoted575' and 'load' operation ('arrayidx1966_3_promoted575_load', Systolic_Array_PCNN_based/conv.cpp:603) on local variable 'arrayidx1966_3_promoted575'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_645_22_VITIS_LOOP_646_23_VITIS_LOOP_647_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.82 seconds; current allocated memory: 145.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 150.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7s_7ns_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:648:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_569_20' (Systolic_Array_PCNN_based/conv.cpp:569:28) in function 'coreConv' completely with a factor of 64 (Systolic_Array_PCNN_based/conv.cpp:569:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_618_21' (Systolic_Array_PCNN_based/conv.cpp:618:28) in function 'coreConv' completely with a factor of 16 (Systolic_Array_PCNN_based/conv.cpp:618:28)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39495 ; free virtual = 63894
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39495 ; free virtual = 63894
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39483 ; free virtual = 63884
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39475 ; free virtual = 63876
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_647_24' (Systolic_Array_PCNN_based/conv.cpp:647) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:433) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv.cpp:433) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv.cpp:434) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:612:30) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:603:42) in function 'coreConv'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39432 ; free virtual = 63835
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_646_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_645_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:526:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[15]' (Systolic_Array_PCNN_based/conv.cpp:613:58)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:494:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39411 ; free virtual = 63814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_10_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_15_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_15_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_14_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_14_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_13_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_13_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_12_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_12_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_11_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_11_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_10_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_10_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_9_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_9_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_8_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_8_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_7_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_7_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_6_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_6_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_5_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_5_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_4_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_4_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1319_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_15_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_14_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_13_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_12_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_11_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_10_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_9_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_8_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_7_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_6_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_5_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_4_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_15_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_13_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_11_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_9_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_7_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_5_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_12_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_8_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_4_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_14_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_6_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln613_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln623_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln623_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln603_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln645_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_9_VITIS_LOOP_491_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_534_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('output_reg_15_2_write_ln603', Systolic_Array_PCNN_based/conv.cpp:603) of variable 'add_ln603_2', Systolic_Array_PCNN_based/conv.cpp:603 on local variable 'output_reg[15][2]' and 'load' operation ('output_reg_15_2_load', Systolic_Array_PCNN_based/conv.cpp:603) on local variable 'output_reg[15][2]'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 41.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_645_22_VITIS_LOOP_646_23_VITIS_LOOP_647_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.16 seconds; current allocated memory: 212.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 231.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'coreConv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'frac_w', 'frac_din' and 'frac_dout' to AXI-Lite port cntrl_data.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7s_7ns_7s_7ns_7_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7s_7s_7ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_9_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_4ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_4ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_8ns_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1664_8_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_8ns_7_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_8ns_9_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_8ns_7_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_8ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'coreConv'.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 255.149 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_8ns_8ns_16_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_6ns_4ns_10_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_8ns_8ns_11_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_20ns_4ns_24_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_4ns_7s_7_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_7s_7s_7_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_mul_6ns_9s_9_1_1_Multiplier_6'
INFO: [RTMG 210-282] Generating pipelined core: 'coreConv_udiv_32s_8ns_9_36_1_div'
INFO: [RTMG 210-282]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:650:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_20' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39457 ; free virtual = 63860
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39457 ; free virtual = 63860
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39448 ; free virtual = 63852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39441 ; free virtual = 63845
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_649_24' (Systolic_Array_PCNN_based/conv.cpp:649) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:597:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39406 ; free virtual = 63812
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_648_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:526:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:602:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:494:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39397 ; free virtual = 63803
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3336_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2328_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1320_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln588_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln588_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln647_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_9_VITIS_LOOP_491_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_534_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln602', Systolic_Array_PCNN_based/conv.cpp:602) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln602', Systolic_Array_PCNN_based/conv.cpp:602) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_22_VITIS_LOOP_648_23_VITIS_LOOP_649_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.94 seconds; current allocated memory: 146.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 151.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:650:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_20' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39204 ; free virtual = 63650
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39204 ; free virtual = 63650
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39195 ; free virtual = 63642
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39187 ; free virtual = 63636
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_649_24' (Systolic_Array_PCNN_based/conv.cpp:649) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:597:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39153 ; free virtual = 63602
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_648_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_647_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:526:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:602:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:494:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39144 ; free virtual = 63594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3336_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2328_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1320_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln588_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln588_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln596_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln647_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_9_VITIS_LOOP_491_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_534_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln602', Systolic_Array_PCNN_based/conv.cpp:602) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln602', Systolic_Array_PCNN_based/conv.cpp:602) of variable 'add_ln596_12', Systolic_Array_PCNN_based/conv.cpp:596 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_647_22_VITIS_LOOP_648_23_VITIS_LOOP_649_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.71 seconds; current allocated memory: 146.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 152.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_din' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/frac_dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'coreConv/bias_in_V' to 'ap_fifo'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:653:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_20' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40171 ; free virtual = 64639
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40171 ; free virtual = 64639
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40162 ; free virtual = 64631
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40155 ; free virtual = 64625
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_652_24' (Systolic_Array_PCNN_based/conv.cpp:652) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40120 ; free virtual = 64591
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_651_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_650_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:526:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:605:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:494:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40111 ; free virtual = 64583
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1321_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln650_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_9_VITIS_LOOP_491_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_534_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'add_ln599_12', Systolic_Array_PCNN_based/conv.cpp:599 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'add_ln599_12', Systolic_Array_PCNN_based/conv.cpp:599 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_650_22_VITIS_LOOP_651_23_VITIS_LOOP_652_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.84 seconds; current allocated memory: 146.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 151.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:653:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_20' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40035 ; free virtual = 64493
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40035 ; free virtual = 64493
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40026 ; free virtual = 64485
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 40019 ; free virtual = 64479
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_652_24' (Systolic_Array_PCNN_based/conv.cpp:652) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39984 ; free virtual = 64445
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_651_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_650_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:526:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:605:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:494:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39983 ; free virtual = 64445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1321_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln650_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_9_VITIS_LOOP_491_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_534_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'add_ln599_12', Systolic_Array_PCNN_based/conv.cpp:599 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'add_ln599_12', Systolic_Array_PCNN_based/conv.cpp:599 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_650_22_VITIS_LOOP_651_23_VITIS_LOOP_652_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.8 seconds; current allocated memory: 146.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 152.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:253:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:108:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:108:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:118:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:118:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:168:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:168:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39620 ; free virtual = 64080
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39620 ; free virtual = 64080
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39611 ; free virtual = 64072
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39604 ; free virtual = 64066
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_121_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_121_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_121_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_121_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_252_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:252) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:200:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:199:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:200:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:199:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:200:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:199:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:200:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39568 ; free virtual = 64032
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_120_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_120_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_120_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_120_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:102:30) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_251_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_250_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:205:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39567 ; free virtual = 64032
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1321_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln120_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln120_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln120_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln189_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln189_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln199_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln250_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_16_VITIS_LOOP_121_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_16_VITIS_LOOP_121_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_16_VITIS_LOOP_121_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_16_VITIS_LOOP_121_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_134_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln205', Systolic_Array_PCNN_based/conv_sysarr.cpp:205) of variable 'add_ln199_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:199 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln205', Systolic_Array_PCNN_based/conv_sysarr.cpp:205) of variable 'add_ln199_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:199 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_250_22_VITIS_LOOP_251_23_VITIS_LOOP_252_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.64 seconds; current allocated memory: 146.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 151.998 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39498 ; free virtual = 63959
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39498 ; free virtual = 63959
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39489 ; free virtual = 63951
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39482 ; free virtual = 63945
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39447 ; free virtual = 63912
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:30) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 39447 ; free virtual = 63912
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1321_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.52 seconds; current allocated memory: 146.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 151.976 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:653:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:476:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:473:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:455:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:470:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:465:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_508_13' (Systolic_Array_PCNN_based/conv.cpp:508:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:508:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_510_14' (Systolic_Array_PCNN_based/conv.cpp:510:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:510:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_15' (Systolic_Array_PCNN_based/conv.cpp:518:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:518:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_538_19' (Systolic_Array_PCNN_based/conv.cpp:538:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:538:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_568_20' (Systolic_Array_PCNN_based/conv.cpp:568:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:568:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_574_21' (Systolic_Array_PCNN_based/conv.cpp:574:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:574:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32923 ; free virtual = 56980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32923 ; free virtual = 56980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32913 ; free virtual = 56971
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32898 ; free virtual = 56958
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_1' (Systolic_Array_PCNN_based/conv.cpp:469) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_472_2' (Systolic_Array_PCNN_based/conv.cpp:472) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_475_3' (Systolic_Array_PCNN_based/conv.cpp:475) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_491_10' (Systolic_Array_PCNN_based/conv.cpp:491) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_17' (Systolic_Array_PCNN_based/conv.cpp:521) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_534_18' (Systolic_Array_PCNN_based/conv.cpp:534) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_652_24' (Systolic_Array_PCNN_based/conv.cpp:652) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:534:35) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:599:42) to (Systolic_Array_PCNN_based/conv.cpp:600:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32858 ; free virtual = 56919
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_490_9' (Systolic_Array_PCNN_based/conv.cpp:490:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_488_8' (Systolic_Array_PCNN_based/conv.cpp:488:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_520_16' (Systolic_Array_PCNN_based/conv.cpp:520:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_502_12' (Systolic_Array_PCNN_based/conv.cpp:502:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_499_11' (Systolic_Array_PCNN_based/conv.cpp:499:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_481_5' (Systolic_Array_PCNN_based/conv.cpp:481:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_479_4' (Systolic_Array_PCNN_based/conv.cpp:479:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_651_23' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_650_22' (Systolic_Array_PCNN_based/conv.cpp:451:11) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:526:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:605:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:470:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:473:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:476:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:494:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32849 ; free virtual = 56911
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1321_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln520_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln520_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln589_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln599_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln650_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_475_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_9_VITIS_LOOP_491_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_16_VITIS_LOOP_521_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_534_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'add_ln599_12', Systolic_Array_PCNN_based/conv.cpp:599 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln605', Systolic_Array_PCNN_based/conv.cpp:605) of variable 'add_ln599_12', Systolic_Array_PCNN_based/conv.cpp:599 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_650_22_VITIS_LOOP_651_23_VITIS_LOOP_652_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.63 seconds; current allocated memory: 147.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 152.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'coreConv' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:449:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:647:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:472:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:469:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:451:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:466:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:461:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:457:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:453:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_504_13' (Systolic_Array_PCNN_based/conv.cpp:504:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:504:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_506_14' (Systolic_Array_PCNN_based/conv.cpp:506:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:506:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_514_15' (Systolic_Array_PCNN_based/conv.cpp:514:27) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:514:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_534_19' (Systolic_Array_PCNN_based/conv.cpp:534:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:534:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_564_20' (Systolic_Array_PCNN_based/conv.cpp:564:28) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:564:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_570_21' (Systolic_Array_PCNN_based/conv.cpp:570:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:570:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_570_21' (Systolic_Array_PCNN_based/conv.cpp:570:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:570:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_570_21' (Systolic_Array_PCNN_based/conv.cpp:570:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:570:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_570_21' (Systolic_Array_PCNN_based/conv.cpp:570:21) in function 'coreConv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv.cpp:570:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'coreConv(char, char, char, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv.cpp:406:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32562 ; free virtual = 56622
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32562 ; free virtual = 56622
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32553 ; free virtual = 56614
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32546 ; free virtual = 56608
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_465_1' (Systolic_Array_PCNN_based/conv.cpp:465) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_468_2' (Systolic_Array_PCNN_based/conv.cpp:468) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_471_3' (Systolic_Array_PCNN_based/conv.cpp:471) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_10' (Systolic_Array_PCNN_based/conv.cpp:487) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_17' (Systolic_Array_PCNN_based/conv.cpp:517) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_530_18' (Systolic_Array_PCNN_based/conv.cpp:530) in function 'coreConv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_646_22' (Systolic_Array_PCNN_based/conv.cpp:646) in function 'coreConv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv.cpp:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv.cpp:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv.cpp:414) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv.cpp:418) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv.cpp:419) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:530:35) to (Systolic_Array_PCNN_based/conv.cpp:596:32) in function 'coreConv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:595:42) to (Systolic_Array_PCNN_based/conv.cpp:596:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:595:42) to (Systolic_Array_PCNN_based/conv.cpp:596:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv.cpp:595:42) to (Systolic_Array_PCNN_based/conv.cpp:596:32) in function 'coreConv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'coreConv' (Systolic_Array_PCNN_based/conv.cpp:402)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32512 ; free virtual = 56575
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_486_9' (Systolic_Array_PCNN_based/conv.cpp:486:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_484_8' (Systolic_Array_PCNN_based/conv.cpp:484:32) in function 'coreConv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_516_16' (Systolic_Array_PCNN_based/conv.cpp:516:29) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_498_12' (Systolic_Array_PCNN_based/conv.cpp:498:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_495_11' (Systolic_Array_PCNN_based/conv.cpp:495:34) in function 'coreConv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_5' (Systolic_Array_PCNN_based/conv.cpp:477:30) in function 'coreConv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_475_4' (Systolic_Array_PCNN_based/conv.cpp:475:29) in function 'coreConv'.
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:466:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:469:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv.cpp:472:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:521:50)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:601:52)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv.cpp:489:49)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 32501 ; free virtual = 56565
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'coreConv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'coreConv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul207_2_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul207_1_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul207_cast_mid2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln486_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul133_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3307_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2299_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1291_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add105_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln516_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln516_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln516_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln516_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln516_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln516_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln516_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln538_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln538_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln585_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln585_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln595_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul286) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_468_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_471_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_486_9_VITIS_LOOP_487_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_516_16_VITIS_LOOP_517_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_516_16_VITIS_LOOP_517_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_516_16_VITIS_LOOP_517_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_516_16_VITIS_LOOP_517_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_530_18'.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_530_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_2_write_ln601', Systolic_Array_PCNN_based/conv.cpp:601) of variable 'add_ln595', Systolic_Array_PCNN_based/conv.cpp:595 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln601', Systolic_Array_PCNN_based/conv.cpp:601) of variable 'add_ln595', Systolic_Array_PCNN_based/conv.cpp:595 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_530_18): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln601', Systolic_Array_PCNN_based/conv.cpp:601) of variable 'add_ln595_4', Systolic_Array_PCNN_based/conv.cpp:595 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln601', Systolic_Array_PCNN_based/conv.cpp:601) of variable 'add_ln595', Systolic_Array_PCNN_based/conv.cpp:595 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
WARNING: [HLS 200-880] The II Violation in module 'coreConv' (Loop: VITIS_LOOP_530_18): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_4_write_ln601', Systolic_Array_PCNN_based/conv.cpp:601) of variable 'add_ln595_4', Systolic_Array_PCNN_based/conv.cpp:595 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419 and 'store' operation ('output_l1_0_addr_1_write_ln601', Systolic_Array_PCNN_based/conv.cpp:601) of variable 'add_ln595', Systolic_Array_PCNN_based/conv.cpp:595 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv.cpp:419.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 32337 ; free virtual = 56416
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 32337 ; free virtual = 56416
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 32328 ; free virtual = 56408
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 32320 ; free virtual = 56401
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 32284 ; free virtual = 56366
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:30) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 32284 ; free virtual = 56367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1321_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.53 seconds; current allocated memory: 162.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 167.997 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30361 ; free virtual = 54667
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30361 ; free virtual = 54667
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30352 ; free virtual = 54658
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30338 ; free virtual = 54647
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30289 ; free virtual = 54599
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:30) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30251 ; free virtual = 54564
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.42 seconds; current allocated memory: 147.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 152.041 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29566 ; free virtual = 54888
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29566 ; free virtual = 54888
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29557 ; free virtual = 54880
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29549 ; free virtual = 54873
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29514 ; free virtual = 54839
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:30) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29513 ; free virtual = 54839
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.06 seconds; current allocated memory: 163.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 168.110 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29458 ; free virtual = 54805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29458 ; free virtual = 54805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29448 ; free virtual = 54797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29441 ; free virtual = 54790
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29405 ; free virtual = 54755
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:30) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 29404 ; free virtual = 54755
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.05 seconds; current allocated memory: 163.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 168.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29503 ; free virtual = 54796
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29503 ; free virtual = 54796
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29494 ; free virtual = 54788
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29487 ; free virtual = 54781
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29451 ; free virtual = 54747
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:30) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29450 ; free virtual = 54747
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.09 seconds; current allocated memory: 147.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 152.114 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
WARNING: [HLS 207-1599] unexpected pragma parameter 'on': Systolic_Array_PCNN_based/conv_sysarr.cpp:103:22
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29362 ; free virtual = 54659
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29362 ; free virtual = 54659
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29353 ; free virtual = 54651
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29346 ; free virtual = 54645
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29310 ; free virtual = 54611
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_100_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29310 ; free virtual = 54611
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.75 seconds; current allocated memory: 147.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 152.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29346 ; free virtual = 54643
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29346 ; free virtual = 54643
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29336 ; free virtual = 54635
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29330 ; free virtual = 54629
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29294 ; free virtual = 54595
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_100_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29293 ; free virtual = 54595
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.68 seconds; current allocated memory: 146.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 151.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29284 ; free virtual = 54625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29284 ; free virtual = 54625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29274 ; free virtual = 54616
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29267 ; free virtual = 54610
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29232 ; free virtual = 54576
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_100_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29231 ; free virtual = 54576
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.95 seconds; current allocated memory: 146.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 151.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:184:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:107:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:117:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29269 ; free virtual = 54610
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29269 ; free virtual = 54610
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29259 ; free virtual = 54601
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29252 ; free virtual = 54596
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:183) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29217 ; free virtual = 54562
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:88:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_100_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:98:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:51:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:167:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29216 ; free virtual = 54561
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln119_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln156_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln161_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln181_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_9_VITIS_LOOP_91_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_16_VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_131_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln167', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) of variable 'add_ln161_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:161 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_22_VITIS_LOOP_182_23_VITIS_LOOP_183_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 147.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 152.114 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:187:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:109:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:119:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:136:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:136:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:143:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29247 ; free virtual = 54547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29247 ; free virtual = 54547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29237 ; free virtual = 54538
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29230 ; free virtual = 54532
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:133) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:186) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:133:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:163:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:163:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:163:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29195 ; free virtual = 54499
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:169:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29194 ; free virtual = 54498
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln121_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln121_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln121_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln121_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln121_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln121_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln121_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln158_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln158_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln163_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln184_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_16_VITIS_LOOP_122_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_16_VITIS_LOOP_122_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_16_VITIS_LOOP_122_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_16_VITIS_LOOP_122_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_133_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln169', Systolic_Array_PCNN_based/conv_sysarr.cpp:169) of variable 'add_ln163_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:163 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln169', Systolic_Array_PCNN_based/conv_sysarr.cpp:169) of variable 'add_ln163_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:163 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_22_VITIS_LOOP_185_23_VITIS_LOOP_186_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.79 seconds; current allocated memory: 147.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 152.463 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29235 ; free virtual = 54535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29235 ; free virtual = 54535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29225 ; free virtual = 54526
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29218 ; free virtual = 54520
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:187) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_134_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29183 ; free virtual = 54486
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:170:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29182 ; free virtual = 54486
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_22_VITIS_LOOP_186_23_VITIS_LOOP_187_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.82 seconds; current allocated memory: 147.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 152.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8ns_8ns_10_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29171 ; free virtual = 54514
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29171 ; free virtual = 54514
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29161 ; free virtual = 54506
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29155 ; free virtual = 54500
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:187) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29119 ; free virtual = 54466
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:170:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29119 ; free virtual = 54466
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_134_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln170', Systolic_Array_PCNN_based/conv_sysarr.cpp:170) of variable 'add_ln164_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:164 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln170', Systolic_Array_PCNN_based/conv_sysarr.cpp:170) of variable 'add_ln164_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:164 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_22_VITIS_LOOP_186_23_VITIS_LOOP_187_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.95 seconds; current allocated memory: 147.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 152.459 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29205 ; free virtual = 54491
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29205 ; free virtual = 54491
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29195 ; free virtual = 54482
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29188 ; free virtual = 54476
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29152 ; free virtual = 54442
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29151 ; free virtual = 54441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_22_VITIS_LOOP_188_23_VITIS_LOOP_189_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18 seconds; current allocated memory: 147.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 152.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8ns_8ns_10_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30872 ; free virtual = 56158
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30872 ; free virtual = 56158
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30863 ; free virtual = 56150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30855 ; free virtual = 56144
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30819 ; free virtual = 56109
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30819 ; free virtual = 56109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_22_VITIS_LOOP_188_23_VITIS_LOOP_189_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.61 seconds; current allocated memory: 147.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 152.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8ns_8ns_10_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 30067 ; free virtual = 55488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 30067 ; free virtual = 55488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 30057 ; free virtual = 55479
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 30050 ; free virtual = 55473
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 30014 ; free virtual = 55439
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1680.176 ; gain = 1235.707 ; free physical = 30012 ; free virtual = 55438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_22_VITIS_LOOP_188_23_VITIS_LOOP_189_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.5 seconds; current allocated memory: 163.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 168.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8ns_8ns_10_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
WARNING: [HLS 207-5359] Only for/while/do support the pipeline  pragma: Systolic_Array_PCNN_based/conv_sysarr.cpp:106:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30041 ; free virtual = 55462
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30041 ; free virtual = 55462
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30031 ; free virtual = 55454
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30022 ; free virtual = 55445
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29987 ; free virtual = 55411
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
WARNING: [HLS 200-943] Cannot merge loops in region 'bb8100': non-trivial code exists between loops.
WARNING: [HLS 200-940] Cannot merge loops in region 'bb8100': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29985 ; free virtual = 55410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
WARNING: [HLS 207-5359] Only for/while/do support the pipeline  pragma: Systolic_Array_PCNN_based/conv_sysarr.cpp:106:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30028 ; free virtual = 55450
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30028 ; free virtual = 55450
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30019 ; free virtual = 55442
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30010 ; free virtual = 55433
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29975 ; free virtual = 55400
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
WARNING: [HLS 200-943] Cannot merge loops in region 'bb8100': non-trivial code exists between loops.
WARNING: [HLS 200-940] Cannot merge loops in region 'bb8100': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29972 ; free virtual = 55398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
WARNING: [HLS 207-5359] Only for/while/do support the pipeline  pragma: Systolic_Array_PCNN_based/conv_sysarr.cpp:106:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30007 ; free virtual = 55428
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30007 ; free virtual = 55428
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29997 ; free virtual = 55420
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29989 ; free virtual = 55412
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29953 ; free virtual = 55378
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
WARNING: [HLS 200-943] Cannot merge loops in region 'bb8100': non-trivial code exists between loops.
WARNING: [HLS 200-940] Cannot merge loops in region 'bb8100': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29952 ; free virtual = 55377
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30008 ; free virtual = 55430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 30008 ; free virtual = 55430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29999 ; free virtual = 55422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29992 ; free virtual = 55415
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29959 ; free virtual = 55383
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29958 ; free virtual = 55383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_22_VITIS_LOOP_188_23_VITIS_LOOP_189_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.79 seconds; current allocated memory: 147.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 152.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9ns_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8ns_8ns_10_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29989 ; free virtual = 55410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29989 ; free virtual = 55410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29980 ; free virtual = 55402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29971 ; free virtual = 55394
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29935 ; free virtual = 55360
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
WARNING: [HLS 200-943] Cannot merge loops in region 'bb8100': non-trivial code exists between loops.
WARNING: [HLS 200-940] Cannot merge loops in region 'bb8100': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29933 ; free virtual = 55359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29971 ; free virtual = 55393
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29971 ; free virtual = 55393
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29961 ; free virtual = 55385
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29952 ; free virtual = 55376
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29918 ; free virtual = 55343
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:10) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
WARNING: [HLS 200-943] Cannot merge loops in region 'bb8100': non-trivial code exists between loops.
WARNING: [HLS 200-940] Cannot merge loops in region 'bb8100': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29916 ; free virtual = 55342
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3346_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln187_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29954 ; free virtual = 55376
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29954 ; free virtual = 55376
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29945 ; free virtual = 55368
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29936 ; free virtual = 55360
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:187) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29901 ; free virtual = 55327
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
WARNING: [HLS 200-943] Cannot merge loops in region 'bb8070': non-trivial code exists between loops.
WARNING: [HLS 200-940] Cannot merge loops in region 'bb8070': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:170:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29899 ; free virtual = 55326
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_134_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln170', Systolic_Array_PCNN_based/conv_sysarr.cpp:170) of variable 'add_ln164_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:164 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln170', Systolic_Array_PCNN_based/conv_sysarr.cpp:170) of variable 'add_ln164_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:164 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:110:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_112_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:112:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:120:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:137:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:144:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:146:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29936 ; free virtual = 55359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29936 ; free virtual = 55359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29927 ; free virtual = 55350
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29918 ; free virtual = 55342
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:187) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29882 ; free virtual = 55308
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
WARNING: [HLS 200-943] Cannot merge loops in region 'bb8070': non-trivial code exists between loops.
WARNING: [HLS 200-940] Cannot merge loops in region 'bb8070': loops have different non-static trip counts.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:170:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29881 ; free virtual = 55308
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln122_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln159_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln164_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln185_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_16_VITIS_LOOP_123_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_134_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln170', Systolic_Array_PCNN_based/conv_sysarr.cpp:170) of variable 'add_ln164_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:164 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln170', Systolic_Array_PCNN_based/conv_sysarr.cpp:170) of variable 'add_ln164_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:164 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:114:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:114:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:148:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:148:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:150:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29922 ; free virtual = 55345
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29922 ; free virtual = 55345
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29913 ; free virtual = 55337
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29906 ; free virtual = 55331
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:191) in function 'Conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99) in function 'Conv' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_126_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_126_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_126_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_126_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:127) in function 'Conv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_138_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138) in function 'Conv': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:169:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:168:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:169:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:168:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:169:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:168:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:169:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29871 ; free virtual = 55297
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:11) in function 'Conv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_190_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:131:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:174:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29871 ; free virtual = 55298
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_3226_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_3224_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_2222_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_2220_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_1218_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_1216_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105214_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105212_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105210_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105208_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_3206_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_2204_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_1202_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_3200_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_1198_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul105_2195_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul136250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul136_1249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul136_2248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul136_3247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln145_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln145_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln163_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln163_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_21_VITIS_LOOP_190_22_VITIS_LOOP_191_23'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:54:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:56:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:62:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:58:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29884 ; free virtual = 55308
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29884 ; free virtual = 55308
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29876 ; free virtual = 55301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29868 ; free virtual = 55294
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:70) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_92_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:27) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29832 ; free virtual = 55260
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:91:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:89:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:11) in function 'Conv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_100_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:99:11) in function 'Conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_82_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:82:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:52:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29830 ; free virtual = 55258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2335_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1327_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_9_VITIS_LOOP_92_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:28.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29867 ; free virtual = 55291
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29867 ; free virtual = 55291
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29858 ; free virtual = 55282
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29851 ; free virtual = 55277
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29816 ; free virtual = 55242
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:103:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:34) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:37)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29815 ; free virtual = 55242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul135_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3338_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2330_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1322_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_22_VITIS_LOOP_187_23_VITIS_LOOP_188_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.96 seconds; current allocated memory: 147.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 152.104 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29824 ; free virtual = 55249
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29824 ; free virtual = 55249
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29816 ; free virtual = 55242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29808 ; free virtual = 55234
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29772 ; free virtual = 55199
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:29) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29770 ; free virtual = 55198
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3345_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln123_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29806 ; free virtual = 55231
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29806 ; free virtual = 55231
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29798 ; free virtual = 55224
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29790 ; free virtual = 55216
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29755 ; free virtual = 55183
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29753 ; free virtual = 55182
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3345_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_22_VITIS_LOOP_187_23_VITIS_LOOP_188_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.37 seconds; current allocated memory: 149.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 154.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29780 ; free virtual = 55205
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29780 ; free virtual = 55205
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29772 ; free virtual = 55198
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29763 ; free virtual = 55191
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29728 ; free virtual = 55157
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29727 ; free virtual = 55156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3332_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2324_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1316_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_15'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_15): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_19_VITIS_LOOP_187_20_VITIS_LOOP_188_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.83 seconds; current allocated memory: 150.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 154.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18ns_6ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32s_8ns_9_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_8ns_8_36_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 162.062 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_mul_8ns_8ns_16_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_mul_6ns_6ns_12_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_mul_8ns_6ns_9_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'Conv_mul_8ns_9s_9_1_1_Multiplier_3'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29761 ; free virtual = 55187
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29761 ; free virtual = 55187
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29753 ; free virtual = 55179
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29745 ; free virtual = 55172
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29709 ; free virtual = 55138
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29708 ; free virtual = 55137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3345_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_22_VITIS_LOOP_187_23_VITIS_LOOP_188_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.14 seconds; current allocated memory: 149.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 154.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29756 ; free virtual = 55182
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29756 ; free virtual = 55182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29748 ; free virtual = 55175
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29740 ; free virtual = 55167
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29704 ; free virtual = 55133
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29703 ; free virtual = 55132
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3345_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_22_VITIS_LOOP_187_23_VITIS_LOOP_188_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.22 seconds; current allocated memory: 149.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 154.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29744 ; free virtual = 55170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29744 ; free virtual = 55170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29736 ; free virtual = 55163
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29728 ; free virtual = 55156
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29694 ; free virtual = 55123
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29691 ; free virtual = 55121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3345_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_22_VITIS_LOOP_187_23_VITIS_LOOP_188_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.16 seconds; current allocated memory: 149.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 154.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:264:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:186:34) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:186:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:188:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_28' (Systolic_Array_PCNN_based/conv_sysarr.cpp:213:35) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:213:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_29' (Systolic_Array_PCNN_based/conv_sysarr.cpp:220:35) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:220:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:222:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29684 ; free virtual = 55119
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29684 ; free virtual = 55119
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29675 ; free virtual = 55112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29666 ; free virtual = 55104
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:199) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_27' (Systolic_Array_PCNN_based/conv_sysarr.cpp:210) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_263_33' (Systolic_Array_PCNN_based/conv_sysarr.cpp:263) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'data_l1.0' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:210:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:241:39) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:240:49) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:241:39) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:240:49) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:241:39) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:240:49) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:241:39) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29629 ; free virtual = 55069
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:35) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_25' (Systolic_Array_PCNN_based/conv_sysarr.cpp:198:43) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:196:42) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:103:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:34) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_262_32' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_261_31' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:246:64)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][1]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:203:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:40)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29627 ; free virtual = 55067
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_3383_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_2375_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_1367_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add108_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_cast_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul333_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul333_cast_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln217_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln217_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln235_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln235_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln240_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln261_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1052] ('add_ln165_13', Systolic_Array_PCNN_based/conv_sysarr.cpp:165) and 'add' operation of DSP[1033] ('add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_24_VITIS_LOOP_198_25_VITIS_LOOP_199_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_27'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_210_27): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1427] ('add_ln240_13', Systolic_Array_PCNN_based/conv_sysarr.cpp:240) and 'add' operation of DSP[1408] ('add_ln240_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:240).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_261_31_VITIS_LOOP_262_32_VITIS_LOOP_263_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.02 seconds; current allocated memory: 161.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 168.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11s_11s_11_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_18ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_8ns_11s_11_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29664 ; free virtual = 55102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29664 ; free virtual = 55102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29655 ; free virtual = 55095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29647 ; free virtual = 55087
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29612 ; free virtual = 55054
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1101.770 ; free physical = 29613 ; free virtual = 55054
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3345_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_22_VITIS_LOOP_187_23_VITIS_LOOP_188_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.22 seconds; current allocated memory: 149.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 154.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:138:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29141 ; free virtual = 54961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29141 ; free virtual = 54961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29132 ; free virtual = 54953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29125 ; free virtual = 54947
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:188) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:39) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:135:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:165:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:166:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29090 ; free virtual = 54913
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:123:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:121:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:100:11) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:128:46)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 29090 ; free virtual = 54914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3345_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2337_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1329_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul137_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln160_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln165_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln186_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_18'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_135_18): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29 and 'store' operation ('output_l1_0_addr_1_write_ln171', Systolic_Array_PCNN_based/conv_sysarr.cpp:171) of variable 'add_ln165_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:165 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:29.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_22_VITIS_LOOP_187_23_VITIS_LOOP_188_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.84 seconds; current allocated memory: 149.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 154.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:256:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:67:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:63:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_111_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:111:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:122:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:162:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_25' (Systolic_Array_PCNN_based/conv_sysarr.cpp:169:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:169:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_28' (Systolic_Array_PCNN_based/conv_sysarr.cpp:205:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:205:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_29' (Systolic_Array_PCNN_based/conv_sysarr.cpp:212:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:212:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_214_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_214_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_214_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_214_30' (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:214:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:18:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 28970 ; free virtual = 54799
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 28970 ; free virtual = 54799
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 28960 ; free virtual = 54791
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 28951 ; free virtual = 54783
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:71) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:93) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:135) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:148) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:159) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_27' (Systolic_Array_PCNN_based/conv_sysarr.cpp:202) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_33' (Systolic_Array_PCNN_based/conv_sysarr.cpp:255) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:21) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:22) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:29) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_reg' (Systolic_Array_PCNN_based/conv_sysarr.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'data_l1.0' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:28) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:159:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:189:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:190:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:202:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:233:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:232:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:233:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:232:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:233:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:232:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:233:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr.cpp:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 28915 ; free virtual = 54748
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:90:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:132:35) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_21' (Systolic_Array_PCNN_based/conv_sysarr.cpp:147:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_20' (Systolic_Array_PCNN_based/conv_sysarr.cpp:145:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_103_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:103:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:101:34) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:81:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_32' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_253_31' (Systolic_Array_PCNN_based/conv_sysarr.cpp:53:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:195:57)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:238:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:72:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:75:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:78:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][1]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:152:40)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:139:40)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 28912 ; free virtual = 54746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3384_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2376_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1368_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165_cast_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul200_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul200_cast_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln166_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln166_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln184_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln184_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln189_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln209_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln209_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln227_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln232_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln253_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_9_VITIS_LOOP_93_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_17_VITIS_LOOP_134_18_VITIS_LOOP_135_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_145_20_VITIS_LOOP_147_21_VITIS_LOOP_148_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_23'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_159_23): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1313] ('add_ln189_13', Systolic_Array_PCNN_based/conv_sysarr.cpp:189) and 'add' operation of DSP[1294] ('add_ln189_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:189).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_27'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_202_27): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation of DSP[1588] ('add_ln232_13', Systolic_Array_PCNN_based/conv_sysarr.cpp:232) and 'add' operation of DSP[1569] ('add_ln232_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:232).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_31_VITIS_LOOP_254_32_VITIS_LOOP_255_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.84 seconds; current allocated memory: 165.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 173.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/bias_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/data_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/conv_out_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_8ns_8ns_11s_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_9s_9s_8ns_8ns_9_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_9s_8ns_9_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32ns_32_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_9_1_1': 4 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:215:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:77:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_13' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:113:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:113:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:124:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:124:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_24' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:164:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:164:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_25' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:171:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:171:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:173:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 26898 ; free virtual = 52834
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 26898 ; free virtual = 52834
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 26890 ; free virtual = 52827
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 26881 ; free virtual = 52819
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:73) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:76) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:79) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_10' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:95) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_19' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:137) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_22' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:150) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_23' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:161) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_29' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:214) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:24) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:25) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:31) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'data_l1.0' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.1' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.2' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.3' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:161:35) to (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:192:32) in function 'Conv'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:192:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:192:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:192:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 26846 ; free virtual = 52786
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_9' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:94:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_92_8' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:92:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_18' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:136:36) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_17' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:134:35) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_105_12' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:105:35) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_11' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:103:34) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_85_5' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:85:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_4' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:83:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_28' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:55:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_27' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:55:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:197:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:74:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:77:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:80:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:141:40)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:97:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 26846 ; free virtual = 52786
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3359_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2351_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln212_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_9_VITIS_LOOP_95_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_23'.
WARNING: [HLS 200-880] The II Violation in module 'Conv' (Loop: VITIS_LOOP_161_23): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln197', Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:31 and 'store' operation ('output_l1_0_addr_1_write_ln197', Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:31.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.18 seconds; current allocated memory: 148.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:31:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:216:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:58:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:81:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:78:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:75:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:60:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:70:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:66:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:62:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_13' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:114:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:114:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_14' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:116:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_15' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:125:27) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:125:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_16' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:127:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_24' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:165:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:165:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_25' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:172:28) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:172:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_26' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21) in function 'Conv' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:174:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:20:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24943 ; free virtual = 51386
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24943 ; free virtual = 51386
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24936 ; free virtual = 51379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24928 ; free virtual = 51372
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_1' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:74) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:77) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_3' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:80) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_10' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:96) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_162_23' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:162) in function 'Conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_29' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:215) in function 'Conv' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:32) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:186:15) to (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:193:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:186:15) to (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:193:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:186:15) to (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:193:32) in function 'Conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24897 ; free virtual = 51343
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_9' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:95:33) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_8' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:93:31) in function 'Conv' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_12' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:106:35) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_11' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:104:34) in function 'Conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_5' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:86:29) in function 'Conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:84:28) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_214_28' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:56:11) in function 'Conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_27' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:56:11) in function 'Conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:198:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:75:41)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp:98:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24884 ; free virtual = 51330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=bound81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln213) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:215:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:27) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:28) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_25' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:28) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24771 ; free virtual = 51213
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24771 ; free virtual = 51213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24763 ; free virtual = 51206
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24755 ; free virtual = 51199
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:137) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:150) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:161) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_29' (Systolic_Array_PCNN_based/conv_sysarr.cpp:214) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:24) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:25) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:31) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'data_l1.0' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv_sysarr' (Systolic_Array_PCNN_based/conv_sysarr.cpp:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24720 ; free virtual = 51165
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:33) in function 'Conv_sysarr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_92_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:31) in function 'Conv_sysarr' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:136:36) in function 'Conv_sysarr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) in function 'Conv_sysarr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_105_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:105:35) in function 'Conv_sysarr' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:103:34) in function 'Conv_sysarr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_85_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:85:29) in function 'Conv_sysarr' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:28) in function 'Conv_sysarr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_28' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:11) in function 'Conv_sysarr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_27' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:11) in function 'Conv_sysarr'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:197:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:40)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:97:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24719 ; free virtual = 51165
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv_sysarr' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_sysarr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3359_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2351_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln212_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_9_VITIS_LOOP_95_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_23'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr' (Loop: VITIS_LOOP_161_23): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 and 'store' operation ('output_l1_0_addr_1_write_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.16 seconds; current allocated memory: 148.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
WARNING: [HLS 200-40] Skipped source file 'conv_sysarr.back'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv_sysarr.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv1d.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Systolic_Array_PCNN_based/conv.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'co': Systolic_Array_PCNN_based/conv.cpp:89:78
WARNING: [HLS 207-5324] unused parameter 'r': Systolic_Array_PCNN_based/conv.cpp:89:86
WARNING: [HLS 207-5324] unused parameter 's': Systolic_Array_PCNN_based/conv.cpp:89:93
WARNING: [HLS 207-5324] unused parameter 'C': Systolic_Array_PCNN_based/conv.cpp:89:100
WARNING: [HLS 207-5324] unused parameter 'RS': Systolic_Array_PCNN_based/conv.cpp:89:107
WARNING: [HLS 207-5358] Only for/while loops support the 'Unroll ': Systolic_Array_PCNN_based/conv.cpp:98:9
WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::write(ap_axiu<32, 0, 0, 0> const&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:215:71)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:69:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axiu<32, 0, 0, 0>, 0>::read()' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_13' (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:27) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_14' (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_15' (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_16' (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_24' (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:28) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_171_25' (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:28) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_26' (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function 'Conv_sysarr' completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'ap_axiu<32, 0, 0, 0>::operator=(ap_axiu<32, 0, 0, 0>&&)' into 'Conv_sysarr(hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&, hls::stream<ap_axiu<32, 0, 0, 0>, 0>&)' (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24732 ; free virtual = 51185
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24732 ; free virtual = 51185
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24724 ; free virtual = 51178
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24715 ; free virtual = 51170
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:79) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_10' (Systolic_Array_PCNN_based/conv_sysarr.cpp:95) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_19' (Systolic_Array_PCNN_based/conv_sysarr.cpp:137) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_22' (Systolic_Array_PCNN_based/conv_sysarr.cpp:150) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_23' (Systolic_Array_PCNN_based/conv_sysarr.cpp:161) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_214_29' (Systolic_Array_PCNN_based/conv_sysarr.cpp:214) in function 'Conv_sysarr' automatically.
INFO: [XFORM 203-101] Partitioning array 'bias_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weight_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:24) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:25) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'data_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_l1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:31) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'data_l1.0' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.1' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.2' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'data_l1.3' (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function 'Conv_sysarr'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv_sysarr' (Systolic_Array_PCNN_based/conv_sysarr.cpp:16)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24680 ; free virtual = 51136
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_94_9' (Systolic_Array_PCNN_based/conv_sysarr.cpp:94:33) in function 'Conv_sysarr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_92_8' (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:31) in function 'Conv_sysarr' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_18' (Systolic_Array_PCNN_based/conv_sysarr.cpp:136:36) in function 'Conv_sysarr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_17' (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) in function 'Conv_sysarr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_105_12' (Systolic_Array_PCNN_based/conv_sysarr.cpp:105:35) in function 'Conv_sysarr' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_11' (Systolic_Array_PCNN_based/conv_sysarr.cpp:103:34) in function 'Conv_sysarr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_85_5' (Systolic_Array_PCNN_based/conv_sysarr.cpp:85:29) in function 'Conv_sysarr' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_4' (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:28) in function 'Conv_sysarr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_213_28' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:11) in function 'Conv_sysarr'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_212_27' (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:11) in function 'Conv_sysarr'.
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:197:57)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:41)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:47)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l2[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:42)
INFO: [HLS 200-472] Inferring partial write operation for 'data_l1[0][0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:40)
INFO: [HLS 200-472] Inferring partial write operation for 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr.cpp:97:54)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 24680 ; free virtual = 51136
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv_sysarr' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_sysarr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3359_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2351_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1343_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul165_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln186_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln212_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_9_VITIS_LOOP_95_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_23'.
WARNING: [HLS 200-880] The II Violation in module 'Conv_sysarr' (Loop: VITIS_LOOP_161_23): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_l1_0_addr_3_write_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 and 'store' operation ('output_l1_0_addr_1_write_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.15 seconds; current allocated memory: 148.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
