<profile>

<section name = "Vitis HLS Report for 'real_matmul'" level="0">
<item name = "Date">Thu Feb  1 06:40:23 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">real_proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6350001, 6350001, 63.500 ms, 63.500 ms, 6350002, 6350002, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210">real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, 612, 612, 6.120 us, 6.120 us, 612, 612, no</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221">real_matmul_Pipeline_VITIS_LOOP_56_5, 155, 155, 1.550 us, 1.550 us, 155, 155, no</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230">real_matmul_Pipeline_VITIS_LOOP_63_6, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_27_1">6350000, 6350000, 1270, -, -, 5000, no</column>
<column name=" + VITIS_LOOP_53_3_VITIS_LOOP_54_4">636, 636, 159, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 360, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 1, 1973, 2688, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 238, -</column>
<column name="Register">-, -, 602, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 2, 0, 855, 831, 0</column>
<column name="mul_2ns_9ns_9_1_1_U29">mul_2ns_9ns_9_1_1, 0, 0, 0, 51, 0</column>
<column name="mul_7ns_10ns_16_1_1_U28">mul_7ns_10ns_16_1_1, 0, 0, 0, 63, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210">real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, 0, 0, 581, 807, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221">real_matmul_Pipeline_VITIS_LOOP_56_5, 0, 1, 98, 146, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230">real_matmul_Pipeline_VITIS_LOOP_63_6, 0, 0, 193, 366, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_6ns_9s_14ns_15_4_1_U30">mac_muladd_6ns_9s_14ns_15_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="MatA_BRAM_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 300, 16, 1, 4800</column>
<column name="MatB_BRAM_U">MatA_BRAM_RAM_AUTO_1R1W, 1, 0, 0, 0, 300, 16, 1, 4800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_2_fu_402_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln27_fu_283_p2">+, 0, 0, 33, 26, 14</column>
<column name="add_ln33_fu_332_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln53_1_fu_362_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln53_fu_368_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln54_fu_447_p2">+, 0, 0, 10, 2, 1</column>
<column name="counter_2_fu_295_p2">+, 0, 0, 14, 13, 1</column>
<column name="icmp_ln27_1_fu_408_p2">icmp, 0, 0, 14, 13, 7</column>
<column name="icmp_ln27_fu_289_p2">icmp, 0, 0, 14, 13, 13</column>
<column name="icmp_ln53_fu_356_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="icmp_ln54_fu_374_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="MatC_BRAM_1_1_12_fu_456_p3">select, 0, 0, 16, 1, 16</column>
<column name="MatC_BRAM_1_1_13_fu_463_p3">select, 0, 0, 16, 1, 16</column>
<column name="MatC_BRAM_1_1_14_fu_477_p3">select, 0, 0, 16, 1, 16</column>
<column name="MatC_BRAM_1_1_15_fu_484_p3">select, 0, 0, 16, 1, 16</column>
<column name="MatC_BRAM_1_1_16_fu_491_p3">select, 0, 0, 16, 1, 16</column>
<column name="MatC_BRAM_1_1_17_fu_498_p3">select, 0, 0, 16, 1, 16</column>
<column name="MatC_BRAM_1_1_18_fu_505_p3">select, 0, 0, 16, 1, 16</column>
<column name="MatC_BRAM_1_1_fu_470_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln27_fu_414_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln53_1_fu_380_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln53_fu_435_p3">select, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MatA_BRAM_address0">14, 3, 9, 27</column>
<column name="MatA_BRAM_ce0">14, 3, 1, 3</column>
<column name="MatA_BRAM_we0">9, 2, 1, 2</column>
<column name="MatB_BRAM_address0">14, 3, 9, 27</column>
<column name="MatB_BRAM_ce0">14, 3, 1, 3</column>
<column name="MatB_BRAM_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="counter_1_fu_126">9, 2, 13, 26</column>
<column name="i_1_reg_187">9, 2, 2, 4</column>
<column name="indvar_flatten6_reg_176">9, 2, 3, 6</column>
<column name="j_reg_198">9, 2, 2, 4</column>
<column name="mem_ARVALID">9, 2, 1, 2</column>
<column name="mem_AWVALID">9, 2, 1, 2</column>
<column name="mem_BREADY">9, 2, 1, 2</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="phi_mul_fu_122">9, 2, 26, 52</column>
<column name="phi_urem_fu_118">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="MatA_DRAM_read_reg_613">64, 0, 64, 0</column>
<column name="MatB_DRAM_read_reg_608">64, 0, 64, 0</column>
<column name="MatC_BRAM_1_1_10_fu_138">16, 0, 16, 0</column>
<column name="MatC_BRAM_1_1_10_load_reg_741">16, 0, 16, 0</column>
<column name="MatC_BRAM_1_1_11_fu_142">16, 0, 16, 0</column>
<column name="MatC_BRAM_1_1_11_load_reg_746">16, 0, 16, 0</column>
<column name="MatC_BRAM_1_1_1_fu_130">16, 0, 16, 0</column>
<column name="MatC_BRAM_1_1_1_load_reg_731">16, 0, 16, 0</column>
<column name="MatC_BRAM_1_1_9_fu_134">16, 0, 16, 0</column>
<column name="MatC_BRAM_1_1_9_load_reg_736">16, 0, 16, 0</column>
<column name="MatC_DRAM_read_reg_603">64, 0, 64, 0</column>
<column name="add_ln27_reg_629">26, 0, 26, 0</column>
<column name="add_ln33_1_reg_726">15, 0, 15, 0</column>
<column name="add_ln53_1_reg_675">3, 0, 3, 0</column>
<column name="add_ln54_reg_716">2, 0, 2, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="counter_1_fu_126">13, 0, 13, 0</column>
<column name="counter_2_reg_637">13, 0, 13, 0</column>
<column name="counter_reg_624">13, 0, 13, 0</column>
<column name="empty_reg_657">7, 0, 7, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_210_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_56_5_fu_221_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_real_matmul_Pipeline_VITIS_LOOP_63_6_fu_230_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_187">2, 0, 2, 0</column>
<column name="icmp_ln54_reg_680">1, 0, 1, 0</column>
<column name="indvar_flatten6_reg_176">3, 0, 3, 0</column>
<column name="j_reg_198">2, 0, 2, 0</column>
<column name="mul_ln33_reg_652">16, 0, 16, 0</column>
<column name="mul_ln53_reg_690">9, 0, 9, 0</column>
<column name="phi_mul_fu_122">26, 0, 26, 0</column>
<column name="phi_urem_fu_118">13, 0, 13, 0</column>
<column name="select_ln53_1_reg_685">2, 0, 2, 0</column>
<column name="select_ln53_reg_703">2, 0, 2, 0</column>
<column name="shl_ln_reg_647">6, 0, 7, 1</column>
<column name="tmp_2_reg_751">15, 0, 16, 1</column>
<column name="tmp_reg_642">6, 0, 6, 0</column>
<column name="trunc_ln53_reg_695">1, 0, 1, 0</column>
<column name="trunc_ln55_reg_708">1, 0, 1, 0</column>
<column name="trunc_ln_reg_662">63, 0, 63, 0</column>
<column name="zext_ln33_reg_667">6, 0, 15, 9</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, real_matmul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, real_matmul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, real_matmul, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
