<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C48930DF-B0C2-4433-9738-FC4279A3E660"><title>Minimize DLVR Input Power Planesâ€™ Exposure</title><body><section id="SECTION_96977225-6E81-4206-BF0D-CD705A7E3AD9"><p>It is recommended that the DLVR input power plane (VCCCORE) size be minimized on surface layers while considering PI requirements. Refer to power integrity requirement for resistance and VR sense feedback recommendations. </p></section></body></topic>