#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jul  5 22:36:38 2017
# Process ID: 3384
# Current directory: E:/HITCS/Computer Design and Practice/exp1/shift_rgt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8572 E:\HITCS\Computer Design and Practice\exp1\shift_rgt\shift_rgt.xpr
# Log file: E:/HITCS/Computer Design and Practice/exp1/shift_rgt/vivado.log
# Journal file: E:/HITCS/Computer Design and Practice/exp1/shift_rgt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/Computer -notrace
couldn't read file "E:/HITCS/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  5 22:37:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_rgt_behav -key {Behavioral:sim_1:Functional:tb_shift_rgt} -tclbatch {tb_shift_rgt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source tb_shift_rgt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_rgt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 825.688 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 860.336 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
add_wave {{/tb_shift_rgt/u_shift_rgt/x}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
save_wave_config {E:/HITCS/Computer Design and Practice/exp1/shift_rgt/tb_shift_rgt_behav.wcfg}
add_files -fileset sim_1 -norecurse {{E:/HITCS/Computer Design and Practice/exp1/shift_rgt/tb_shift_rgt_behav.wcfg}}
set_property xsim.view {{E:/HITCS/Computer Design and Practice/exp1/shift_rgt/tb_shift_rgt_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/Computer -notrace
couldn't read file "E:/HITCS/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  5 22:42:32 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_shift_rgt_behav -key {Behavioral:sim_1:Functional:tb_shift_rgt} -tclbatch {tb_shift_rgt.tcl} -view {E:/HITCS/Computer Design and Practice/exp1/shift_rgt/tb_shift_rgt_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config E:/HITCS/Computer
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/HITCS/Computer.wcfg'.
open_wave_config Design
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav/Design.wcfg'.
open_wave_config and
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav/and.wcfg'.
open_wave_config Practice/exp1/shift_rgt/tb_shift_rgt_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav/Practice/exp1/shift_rgt/tb_shift_rgt_behav.wcfg'.
source tb_shift_rgt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_shift_rgt_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 861.727 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 861.727 ; gain = 0.000
update_compile_order -fileset sources_1
add_wave {{/tb_shift_rgt/u_shift_rgt/x}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 861.727 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 863.270 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_shift_rgt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_shift_rgt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sources_1/new/shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rgt
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.srcs/sim_1/new/tb_shift_rgt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_shift_rgt
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/Computer Design and Practice/exp1/shift_rgt/shift_rgt.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 23:10:41 2017...
