cell { name: "MipiDphyRx1_RESET_N" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RST0_N" type: "outbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_STOPSTATE_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_REQUEST_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TURN_REQUEST" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_FORCE_RX_MODE" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_TRIGGER_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ACTIVE_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_VALID_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SYNC_HS_LAN0" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" type: "inbuf" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_LPDT_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[7]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[6]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[5]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[4]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[3]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[2]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[1]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_DATA_ESC[0]" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_VALID_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_READY_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_ESC" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_ULPS_EXIT" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RX_CLK_ESC_LAN0" type: "input" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_TX_CLK_ESC" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Vs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Hs" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511De" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[15]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[14]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[13]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[12]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[11]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[10]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[9]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[8]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[7]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[6]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[5]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[4]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[3]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[2]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[1]" type: "output" is_synchronizer: 0 }
cell { name: "oAdv7511Data[0]" type: "output" is_synchronizer: 0 }
cell { name: "iAdv7511Sda" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "iAdv7511Scl" type: "inbuf" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe" type: "outbuf" is_synchronizer: 0 }
cell { name: "oLed[5]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[4]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[3]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[2]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[1]" type: "output" is_synchronizer: 0 }
cell { name: "oLed[0]" type: "output" is_synchronizer: 0 }
cell { name: "iPushSw[0]" type: "input" is_synchronizer: 0 }
cell { name: "iSCLK" type: "input" is_synchronizer: 0 }
cell { name: "iBCLK" type: "input" is_synchronizer: 0 }
cell { name: "iFCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst1_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_LOCKED" type: "input" is_synchronizer: 0 }
cell { name: "pll_inst2_RSTN" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[25]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[24]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[23]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[22]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[21]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[20]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[19]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[18]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[17]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[16]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[15]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[14]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[13]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[12]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[11]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[10]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[9]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[8]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[7]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[6]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[5]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[4]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[3]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[2]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[1]" type: "output" is_synchronizer: 0 }
cell { name: "oTestPort[0]" type: "output" is_synchronizer: 0 }
cell { name: "jtag_inst1_TDO" type: "output" is_synchronizer: 0 }
cell { name: "VCC" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "GND" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_RESET_N~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rFRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rBRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rnVRST~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsValid~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "rSRST_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "LUT__3637" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wHsPixel[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsWordCnt[15]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wHsDatatype[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wCdcFifoFull_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideoVd~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/wFtiEmp[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstSel_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SdaOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511SclOe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Hs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511Vs~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oAdv7511De~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/wVgaGenFDe~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "wVideofull~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRstCnt[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/rVtgRST[2]_2~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "oLed[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" type: "EFX_FF" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_20/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/add_6/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/add_8/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i13" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i12" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i11" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/add_49/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" type: "EFX_ADD" mode: "EFX_ADD" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" type: "EFX_SRL8" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" type: "EFX_RAM10" mode: "ram_8192x20_0_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" type: "EFX_RAM10" mode: "ram_8192x20_8_WCLK_RISING_RCLK_RISING" is_synchronizer: 0 }
cell { name: "LUT__3638" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3639" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3640" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3641" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3642" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3643" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3644" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3646" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3647" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3648" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3649" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3650" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3651" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3652" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3653" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3654" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3655" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3656" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3657" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3658" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3659" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3660" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3661" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3662" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3663" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3664" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3665" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3666" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3667" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3668" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3669" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3670" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3671" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3672" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3673" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3674" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3675" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3676" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3677" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3678" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3679" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3680" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3681" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3682" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3683" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3684" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3685" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3686" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3687" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3688" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3689" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3690" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3691" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3692" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3693" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3694" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3695" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3696" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3697" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3698" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3699" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3700" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3701" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3702" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3703" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3704" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3705" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3706" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3707" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3708" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3709" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3710" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3711" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3712" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3713" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3714" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3715" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3716" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3717" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3718" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3719" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3720" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3721" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3722" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3723" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3724" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3725" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3726" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3727" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3728" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3729" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3730" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3731" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3732" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3733" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3734" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3735" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3736" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3737" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3738" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3739" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3740" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3741" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3742" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3743" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3744" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3745" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3761" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3762" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3763" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3764" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3765" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3766" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3767" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3768" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3769" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3770" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3771" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3772" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3773" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3774" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3775" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3776" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3777" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3778" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3779" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3780" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3781" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3782" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3783" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3784" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3785" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3786" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3787" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3788" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3789" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3790" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3791" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3792" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3793" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3794" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3795" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3796" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3797" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3798" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3799" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3800" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3801" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3802" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3803" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3804" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3805" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3806" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3807" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3808" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3809" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3810" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3811" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3812" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3813" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3814" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3815" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3816" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3817" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3818" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3819" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3820" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3821" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3822" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3823" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3824" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3825" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3826" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3827" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3828" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3829" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3830" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3831" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3832" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3833" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3834" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3835" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3836" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3837" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3842" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3843" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3844" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3845" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3846" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3847" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3848" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3849" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3850" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3851" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3852" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3853" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3854" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3855" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3856" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3857" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3858" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3859" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3860" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3861" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3862" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3863" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3878" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3879" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3880" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3881" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3882" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3883" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3884" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3885" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3886" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3887" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3888" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3889" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3890" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3891" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3892" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3893" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3894" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3895" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3896" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3897" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3898" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3899" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3900" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3901" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3902" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3903" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3904" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3905" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3906" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3907" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3908" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3909" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3910" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3911" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3912" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3913" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3914" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3915" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3916" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3917" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3918" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3919" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3920" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3928" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3929" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3930" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3931" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3932" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3933" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3934" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3935" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3936" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3937" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3938" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3939" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3940" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3941" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3942" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3943" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3944" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3945" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3946" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3947" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3948" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3949" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3950" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3951" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3952" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3953" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3954" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3955" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3956" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3957" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3958" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3959" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3960" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3961" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3962" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3963" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3964" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3965" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3966" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3967" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3968" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3969" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3970" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3971" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3972" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3973" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3974" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3975" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3976" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3977" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3978" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3979" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3980" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3981" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3982" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3983" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3984" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3985" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3986" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3987" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3988" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3989" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3990" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3991" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3992" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3993" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3994" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3995" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3996" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3997" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3998" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3999" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4000" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4001" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4002" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4003" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4004" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4005" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4006" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4007" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4008" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4009" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4010" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4011" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4012" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4013" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4014" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4015" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4016" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4017" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4018" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4019" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4020" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4021" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4022" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4023" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4024" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4025" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4026" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4027" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4028" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4029" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4030" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4031" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4032" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4033" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4034" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4035" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4036" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4037" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4038" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4039" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4040" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4041" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4042" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4043" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4044" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4045" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4046" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4047" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4048" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4049" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4050" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4051" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4052" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4053" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4054" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4055" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4056" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4057" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4058" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4059" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4060" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4061" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4062" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4063" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4064" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4065" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4066" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4067" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4068" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4069" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4070" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4071" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4072" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4073" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4074" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4075" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4076" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4077" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4078" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4079" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4080" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4081" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4082" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4083" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4084" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4085" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4086" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4087" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4088" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4089" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4090" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4091" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4092" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4093" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4094" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4095" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4096" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4097" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4098" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4099" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4100" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4101" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4102" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4103" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4104" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4105" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4106" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4107" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4108" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4109" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4110" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4111" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4112" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4113" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4114" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4115" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4116" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4117" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4118" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4119" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4120" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4121" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4122" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4123" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4124" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4125" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4126" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4127" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4128" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4129" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4130" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4131" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4132" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4133" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4134" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4135" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4136" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4137" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4138" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4139" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4140" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4141" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4142" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4143" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4144" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4145" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__4146" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "LUT__3636" type: "EFX_LUT4" mode: "EFX_LUT4" is_synchronizer: 0 }
cell { name: "iCfgCLK" type: "input" is_synchronizer: 0 }
cell { name: "iCfgCLK~CLKOUT~1~37" type: "output" is_synchronizer: 0 }
cell { name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" type: "outbuf" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~2~605" type: "output" is_synchronizer: 0 }
cell { name: "iVCLK~CLKOUT~333~329" type: "output" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~334" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~335" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~336" type: "outbuf" is_synchronizer: 0 }
cell { name: "iBCLK~CLKOUT~333~337" type: "outbuf" is_synchronizer: 0 }
cell { name: "pt_input_flop_0" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_1" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_2" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_3" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_4" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_5" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_6" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_7" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_8" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_9" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_10" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_11" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_12" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_13" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_14" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_15" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_16" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_17" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_18" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_19" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_20" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_21" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_22" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_input_flop_23" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_24" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_25" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
cell { name: "pt_output_flop_26" type: "pt_flop_0" mode: "CLK_RISING" is_synchronizer: 0 }
net {
	name: "vcc"
	type: CONSTANT
	terminal	{ cell: "VCC" port: "out" }
	terminal	{ cell: "pll_inst1_RSTN" port: "outpad" }
	terminal	{ cell: "pll_inst2_RSTN" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CE" }
	terminal	{ cell: "rFRST~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CE" }
	terminal	{ cell: "rBRST~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CE" }
	terminal	{ cell: "rVRST~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CE" }
	terminal	{ cell: "rnVRST~FF" port: "CE" }
	terminal	{ cell: "oLed[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CE" }
	terminal	{ cell: "rSRST_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "CE" }
	terminal	{ cell: "wVideoVd~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CE" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CE" }
	terminal	{ cell: "oAdv7511De~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "wVideofull~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLKE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDREN" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLKE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDREN" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RE" }
 }
net {
	name: "gnd"
	type: CONSTANT
	terminal	{ cell: "GND" port: "out" }
	terminal	{ cell: "MipiDphyRx1_TX_REQUEST_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TURN_REQUEST" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_FORCE_RX_MODE" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_TRIGGER_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_LPDT_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[7]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[6]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[5]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[4]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[3]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[2]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[1]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_DATA_ESC[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_VALID_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_READY_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_ESC" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_ULPS_EXIT" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_TX_CLK_ESC" port: "outpad" }
	terminal	{ cell: "oLed[4]" port: "outpad" }
	terminal	{ cell: "oTestPort[23]" port: "outpad" }
	terminal	{ cell: "oTestPort[22]" port: "outpad" }
	terminal	{ cell: "oTestPort[21]" port: "outpad" }
	terminal	{ cell: "oTestPort[20]" port: "outpad" }
	terminal	{ cell: "oTestPort[19]" port: "outpad" }
	terminal	{ cell: "oTestPort[18]" port: "outpad" }
	terminal	{ cell: "oTestPort[16]" port: "outpad" }
	terminal	{ cell: "oTestPort[15]" port: "outpad" }
	terminal	{ cell: "oTestPort[14]" port: "outpad" }
	terminal	{ cell: "oTestPort[13]" port: "outpad" }
	terminal	{ cell: "oTestPort[12]" port: "outpad" }
	terminal	{ cell: "oTestPort[11]" port: "outpad" }
	terminal	{ cell: "oTestPort[9]" port: "outpad" }
	terminal	{ cell: "oTestPort[8]" port: "outpad" }
	terminal	{ cell: "oTestPort[6]" port: "outpad" }
	terminal	{ cell: "oTestPort[5]" port: "outpad" }
	terminal	{ cell: "jtag_inst1_TDO" port: "outpad" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "SR" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I1" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I1" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "I1" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[0]" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "A[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RST" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RST" }
 }
net {
	name: "n88"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n89"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__3639" port: "in[0]" }
	terminal	{ cell: "LUT__3646" port: "in[0]" }
 }
net {
	name: "n91"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n92"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "rFRST"
	terminal	{ cell: "rFRST~FF" port: "Q" }
	terminal	{ cell: "oLed[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3654" port: "in[2]" }
	terminal	{ cell: "LUT__3656" port: "in[3]" }
	terminal	{ cell: "LUT__3679" port: "in[2]" }
	terminal	{ cell: "LUT__3686" port: "in[3]" }
	terminal	{ cell: "LUT__3688" port: "in[0]" }
 }
net {
	name: "rBRST"
	terminal	{ cell: "rBRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "SR" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "SR" }
	terminal	{ cell: "LUT__3774" port: "in[3]" }
	terminal	{ cell: "LUT__3780" port: "in[0]" }
	terminal	{ cell: "LUT__3783" port: "in[0]" }
 }
net {
	name: "n99"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "D" }
 }
net {
	name: "n100"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WE[0]" }
 }
net {
	name: "rVRST"
	terminal	{ cell: "rVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/wHsPixel[0]"
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[10]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__3639" port: "in[1]" }
	terminal	{ cell: "LUT__3689" port: "in[0]" }
	terminal	{ cell: "LUT__3690" port: "in[0]" }
	terminal	{ cell: "LUT__3691" port: "in[0]" }
	terminal	{ cell: "LUT__3692" port: "in[0]" }
 }
net {
	name: "rnVRST"
	terminal	{ cell: "rnVRST~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "SR" }
 }
net {
	name: "oLed[3]"
	terminal	{ cell: "oLed[3]~FF" port: "Q" }
	terminal	{ cell: "oLed[3]" port: "outpad" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3654" port: "in[3]" }
	terminal	{ cell: "LUT__3656" port: "in[0]" }
	terminal	{ cell: "LUT__3684" port: "in[2]" }
	terminal	{ cell: "LUT__3685" port: "in[0]" }
	terminal	{ cell: "LUT__3688" port: "in[2]" }
	terminal	{ cell: "LUT__3707" port: "in[2]" }
	terminal	{ cell: "LUT__3708" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "I1" }
	terminal	{ cell: "LUT__3678" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wHsValid"
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[0]" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WE[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3644" port: "in[0]" }
	terminal	{ cell: "LUT__3706" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
	terminal	{ cell: "LUT__3646" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3655" port: "in[1]" }
	terminal	{ cell: "LUT__3656" port: "in[2]" }
	terminal	{ cell: "LUT__3684" port: "in[1]" }
	terminal	{ cell: "LUT__3685" port: "in[2]" }
	terminal	{ cell: "LUT__3707" port: "in[0]" }
	terminal	{ cell: "LUT__3708" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rHsSt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3654" port: "in[1]" }
	terminal	{ cell: "LUT__3656" port: "in[1]" }
	terminal	{ cell: "LUT__3684" port: "in[3]" }
	terminal	{ cell: "LUT__3685" port: "in[1]" }
	terminal	{ cell: "LUT__3688" port: "in[1]" }
	terminal	{ cell: "LUT__3707" port: "in[1]" }
	terminal	{ cell: "LUT__3708" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[9]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[8]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__3646" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__3651" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__3651" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__3648" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__3648" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__3647" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__3647" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__3649" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__3649" port: "in[2]" }
 }
net {
	name: "n152"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n153"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__3639" port: "in[3]" }
	terminal	{ cell: "LUT__3689" port: "in[1]" }
	terminal	{ cell: "LUT__3690" port: "in[1]" }
	terminal	{ cell: "LUT__3691" port: "in[1]" }
	terminal	{ cell: "LUT__3692" port: "in[1]" }
	terminal	{ cell: "LUT__3705" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__3642" port: "in[1]" }
	terminal	{ cell: "LUT__3690" port: "in[2]" }
	terminal	{ cell: "LUT__3691" port: "in[2]" }
	terminal	{ cell: "LUT__3692" port: "in[2]" }
	terminal	{ cell: "LUT__3702" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__3642" port: "in[3]" }
	terminal	{ cell: "LUT__3691" port: "in[3]" }
	terminal	{ cell: "LUT__3692" port: "in[3]" }
	terminal	{ cell: "LUT__3702" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__3638" port: "in[1]" }
	terminal	{ cell: "LUT__3693" port: "in[1]" }
	terminal	{ cell: "LUT__3694" port: "in[1]" }
	terminal	{ cell: "LUT__3695" port: "in[1]" }
	terminal	{ cell: "LUT__3696" port: "in[1]" }
	terminal	{ cell: "LUT__3700" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__3638" port: "in[3]" }
	terminal	{ cell: "LUT__3694" port: "in[2]" }
	terminal	{ cell: "LUT__3695" port: "in[2]" }
	terminal	{ cell: "LUT__3696" port: "in[2]" }
	terminal	{ cell: "LUT__3700" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3637" port: "in[1]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__3695" port: "in[3]" }
	terminal	{ cell: "LUT__3696" port: "in[3]" }
	terminal	{ cell: "LUT__3701" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3637" port: "in[3]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__3697" port: "in[1]" }
	terminal	{ cell: "LUT__3698" port: "in[1]" }
	terminal	{ cell: "LUT__3699" port: "in[1]" }
	terminal	{ cell: "LUT__3701" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__3640" port: "in[1]" }
	terminal	{ cell: "LUT__3698" port: "in[2]" }
	terminal	{ cell: "LUT__3699" port: "in[2]" }
	terminal	{ cell: "LUT__3703" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__3640" port: "in[3]" }
	terminal	{ cell: "LUT__3699" port: "in[3]" }
	terminal	{ cell: "LUT__3703" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[16]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "LUT__3654" port: "in[0]" }
 }
net {
	name: "n172"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "D" }
 }
net {
	name: "n173"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__3705" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n193"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "D" }
 }
net {
	name: "n194"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/wHsPixel[1]"
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[11]" }
 }
net {
	name: "MCsiRxController/wHsPixel[2]"
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[12]" }
 }
net {
	name: "MCsiRxController/wHsPixel[3]"
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[13]" }
 }
net {
	name: "MCsiRxController/wHsPixel[4]"
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[15]" }
 }
net {
	name: "MCsiRxController/wHsPixel[5]"
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[16]" }
 }
net {
	name: "MCsiRxController/wHsPixel[6]"
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[17]" }
 }
net {
	name: "MCsiRxController/wHsPixel[7]"
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[18]" }
 }
net {
	name: "MCsiRxController/wHsPixel[8]"
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/wHsPixel[9]"
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/wHsPixel[10]"
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/wHsPixel[11]"
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/wHsPixel[12]"
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/wHsPixel[13]"
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/wHsPixel[14]"
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/wHsPixel[15]"
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WDATA[8]" }
 }
net {
	name: "wHsWordCnt[1]"
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3657" port: "in[0]" }
	terminal	{ cell: "LUT__3676" port: "in[0]" }
	terminal	{ cell: "LUT__3678" port: "in[3]" }
 }
net {
	name: "wHsWordCnt[2]"
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3657" port: "in[1]" }
	terminal	{ cell: "LUT__3676" port: "in[1]" }
	terminal	{ cell: "LUT__3678" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[3]"
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3657" port: "in[2]" }
	terminal	{ cell: "LUT__3677" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[4]"
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3657" port: "in[3]" }
	terminal	{ cell: "LUT__3675" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[5]"
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3658" port: "in[0]" }
	terminal	{ cell: "LUT__3666" port: "in[0]" }
	terminal	{ cell: "LUT__3674" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[6]"
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3658" port: "in[1]" }
	terminal	{ cell: "LUT__3666" port: "in[1]" }
	terminal	{ cell: "LUT__3673" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[7]"
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3658" port: "in[2]" }
	terminal	{ cell: "LUT__3664" port: "in[0]" }
	terminal	{ cell: "LUT__3665" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[8]"
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__3658" port: "in[3]" }
	terminal	{ cell: "LUT__3664" port: "in[1]" }
	terminal	{ cell: "LUT__3665" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[9]"
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__3659" port: "in[0]" }
	terminal	{ cell: "LUT__3672" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[10]"
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__3659" port: "in[1]" }
	terminal	{ cell: "LUT__3670" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[11]"
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__3669" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[12]"
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__3660" port: "in[0]" }
	terminal	{ cell: "LUT__3663" port: "in[2]" }
 }
net {
	name: "wHsWordCnt[13]"
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__3661" port: "in[1]" }
	terminal	{ cell: "LUT__3662" port: "in[0]" }
 }
net {
	name: "wHsWordCnt[14]"
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__3661" port: "in[0]" }
	terminal	{ cell: "LUT__3662" port: "in[1]" }
 }
net {
	name: "wHsWordCnt[15]"
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "Q" }
	terminal	{ cell: "LUT__3679" port: "in[1]" }
 }
net {
	name: "wHsDatatype[2]"
	terminal	{ cell: "wHsDatatype[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3683" port: "in[1]" }
 }
net {
	name: "wHsDatatype[3]"
	terminal	{ cell: "wHsDatatype[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3683" port: "in[0]" }
 }
net {
	name: "wHsDatatype[4]"
	terminal	{ cell: "wHsDatatype[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3683" port: "in[2]" }
 }
net {
	name: "wHsDatatype[5]"
	terminal	{ cell: "wHsDatatype[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3683" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i2" port: "I0" }
	terminal	{ cell: "LUT__3678" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "I0" }
	terminal	{ cell: "LUT__3677" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "I0" }
	terminal	{ cell: "LUT__3675" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "I0" }
	terminal	{ cell: "LUT__3674" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "I0" }
	terminal	{ cell: "LUT__3673" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "I0" }
	terminal	{ cell: "LUT__3664" port: "in[3]" }
	terminal	{ cell: "LUT__3665" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "I0" }
	terminal	{ cell: "LUT__3664" port: "in[2]" }
	terminal	{ cell: "LUT__3665" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "I0" }
	terminal	{ cell: "LUT__3672" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "I0" }
	terminal	{ cell: "LUT__3670" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "I0" }
	terminal	{ cell: "LUT__3669" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "I0" }
	terminal	{ cell: "LUT__3660" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "I0" }
	terminal	{ cell: "LUT__3661" port: "in[2]" }
	terminal	{ cell: "LUT__3662" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[4]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[5]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[6]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WDATA[7]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "I1" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[9]" }
	terminal	{ cell: "LUT__3714" port: "in[0]" }
	terminal	{ cell: "LUT__3726" port: "in[3]" }
	terminal	{ cell: "LUT__3733" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3733" port: "in[1]" }
 }
net {
	name: "wVideoVd"
	terminal	{ cell: "wVideoVd~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WE[0]" }
	terminal	{ cell: "LUT__3761" port: "in[0]" }
 }
net {
	name: "n278"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "D" }
 }
net {
	name: "n279"
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__3714" port: "in[1]" }
	terminal	{ cell: "LUT__3726" port: "in[2]" }
	terminal	{ cell: "LUT__3736" port: "in[0]" }
	terminal	{ cell: "LUT__3737" port: "in[0]" }
	terminal	{ cell: "LUT__3738" port: "in[0]" }
	terminal	{ cell: "LUT__3739" port: "in[0]" }
 }
net {
	name: "MCsiRxController/wFtiEmp[0]"
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3716" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i2" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[0]" }
	terminal	{ cell: "LUT__3714" port: "in[2]" }
	terminal	{ cell: "LUT__3726" port: "in[0]" }
	terminal	{ cell: "LUT__3732" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i3" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[1]" }
	terminal	{ cell: "LUT__3715" port: "in[0]" }
	terminal	{ cell: "LUT__3727" port: "in[2]" }
	terminal	{ cell: "LUT__3734" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[2]" }
	terminal	{ cell: "LUT__3712" port: "in[0]" }
	terminal	{ cell: "LUT__3723" port: "in[2]" }
	terminal	{ cell: "LUT__3725" port: "in[3]" }
	terminal	{ cell: "LUT__3731" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[3]" }
	terminal	{ cell: "LUT__3711" port: "in[0]" }
	terminal	{ cell: "LUT__3720" port: "in[0]" }
	terminal	{ cell: "LUT__3721" port: "in[1]" }
	terminal	{ cell: "LUT__3731" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[4]" }
	terminal	{ cell: "LUT__3710" port: "in[0]" }
	terminal	{ cell: "LUT__3720" port: "in[1]" }
	terminal	{ cell: "LUT__3721" port: "in[3]" }
	terminal	{ cell: "LUT__3730" port: "in[0]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[5]" }
	terminal	{ cell: "LUT__3710" port: "in[2]" }
	terminal	{ cell: "LUT__3722" port: "in[2]" }
	terminal	{ cell: "LUT__3733" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[6]" }
	terminal	{ cell: "LUT__3712" port: "in[2]" }
	terminal	{ cell: "LUT__3719" port: "in[0]" }
	terminal	{ cell: "LUT__3724" port: "in[0]" }
	terminal	{ cell: "LUT__3734" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "I0" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RADDR[7]" }
	terminal	{ cell: "LUT__3709" port: "in[0]" }
	terminal	{ cell: "LUT__3730" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3732" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3734" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3731" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3731" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3730" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3733" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3734" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__3730" port: "in[3]" }
 }
net {
	name: "wVideoPixel[0]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wVideoPixel[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wVideoPixel[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wVideoPixel[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wVideoPixel[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[10]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[9]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[11]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wVideoPixel[10]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[11]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[13]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wVideoPixel[12]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[15]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[13]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[16]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "wVideoPixel[14]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[17]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[0]" }
 }
net {
	name: "wVideoPixel[15]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RDATA[18]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WDATA[1]" }
 }
net {
	name: "n314"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "D" }
 }
net {
	name: "n315"
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CI" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__3714" port: "in[3]" }
	terminal	{ cell: "LUT__3726" port: "in[1]" }
	terminal	{ cell: "LUT__3736" port: "in[1]" }
	terminal	{ cell: "LUT__3737" port: "in[1]" }
	terminal	{ cell: "LUT__3738" port: "in[1]" }
	terminal	{ cell: "LUT__3739" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__3715" port: "in[1]" }
	terminal	{ cell: "LUT__3727" port: "in[1]" }
	terminal	{ cell: "LUT__3737" port: "in[2]" }
	terminal	{ cell: "LUT__3738" port: "in[2]" }
	terminal	{ cell: "LUT__3739" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__3712" port: "in[1]" }
	terminal	{ cell: "LUT__3718" port: "in[1]" }
	terminal	{ cell: "LUT__3723" port: "in[3]" }
	terminal	{ cell: "LUT__3725" port: "in[2]" }
	terminal	{ cell: "LUT__3738" port: "in[3]" }
	terminal	{ cell: "LUT__3739" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__3711" port: "in[1]" }
	terminal	{ cell: "LUT__3717" port: "in[0]" }
	terminal	{ cell: "LUT__3720" port: "in[2]" }
	terminal	{ cell: "LUT__3721" port: "in[2]" }
	terminal	{ cell: "LUT__3740" port: "in[1]" }
	terminal	{ cell: "LUT__3741" port: "in[1]" }
	terminal	{ cell: "LUT__3742" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__3710" port: "in[1]" }
	terminal	{ cell: "LUT__3717" port: "in[1]" }
	terminal	{ cell: "LUT__3720" port: "in[3]" }
	terminal	{ cell: "LUT__3721" port: "in[0]" }
	terminal	{ cell: "LUT__3741" port: "in[2]" }
	terminal	{ cell: "LUT__3742" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__3710" port: "in[3]" }
	terminal	{ cell: "LUT__3717" port: "in[2]" }
	terminal	{ cell: "LUT__3722" port: "in[3]" }
	terminal	{ cell: "LUT__3742" port: "in[3]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__3712" port: "in[3]" }
	terminal	{ cell: "LUT__3719" port: "in[3]" }
	terminal	{ cell: "LUT__3724" port: "in[3]" }
	terminal	{ cell: "LUT__3744" port: "in[1]" }
	terminal	{ cell: "LUT__3745" port: "in[1]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__3709" port: "in[1]" }
	terminal	{ cell: "LUT__3745" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__3764" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[0]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "D" }
	terminal	{ cell: "LUT__3786" port: "in[2]" }
	terminal	{ cell: "LUT__3795" port: "in[1]" }
	terminal	{ cell: "LUT__3806" port: "in[1]" }
	terminal	{ cell: "LUT__3820" port: "in[3]" }
	terminal	{ cell: "LUT__3842" port: "in[1]" }
	terminal	{ cell: "LUT__3844" port: "in[1]" }
	terminal	{ cell: "LUT__3851" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_last_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__3804" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3959" port: "in[0]" }
	terminal	{ cell: "LUT__3960" port: "in[0]" }
	terminal	{ cell: "LUT__3961" port: "in[0]" }
	terminal	{ cell: "LUT__3962" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3771" port: "in[0]" }
	terminal	{ cell: "LUT__3981" port: "in[0]" }
	terminal	{ cell: "LUT__3982" port: "in[0]" }
	terminal	{ cell: "LUT__3983" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3825" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "D" }
	terminal	{ cell: "LUT__3769" port: "in[0]" }
	terminal	{ cell: "LUT__3774" port: "in[1]" }
	terminal	{ cell: "LUT__3775" port: "in[1]" }
	terminal	{ cell: "LUT__3778" port: "in[0]" }
	terminal	{ cell: "LUT__3780" port: "in[1]" }
	terminal	{ cell: "LUT__3781" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "D" }
	terminal	{ cell: "LUT__3773" port: "in[0]" }
	terminal	{ cell: "LUT__3779" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "Q" }
	terminal	{ cell: "LUT__3773" port: "in[2]" }
	terminal	{ cell: "LUT__3779" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3789" port: "in[0]" }
	terminal	{ cell: "LUT__3853" port: "in[0]" }
	terminal	{ cell: "LUT__3854" port: "in[0]" }
	terminal	{ cell: "LUT__3855" port: "in[0]" }
	terminal	{ cell: "LUT__3857" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3790" port: "in[3]" }
	terminal	{ cell: "LUT__3796" port: "in[0]" }
	terminal	{ cell: "LUT__3878" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3892" port: "in[0]" }
	terminal	{ cell: "LUT__3905" port: "in[0]" }
	terminal	{ cell: "LUT__3909" port: "in[0]" }
	terminal	{ cell: "LUT__3913" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3828" port: "in[1]" }
	terminal	{ cell: "LUT__3830" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3827" port: "in[1]" }
	terminal	{ cell: "LUT__3830" port: "in[2]" }
	terminal	{ cell: "LUT__3893" port: "in[1]" }
	terminal	{ cell: "LUT__3895" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "Q" }
	terminal	{ cell: "LUT__3785" port: "in[0]" }
	terminal	{ cell: "LUT__3786" port: "in[3]" }
	terminal	{ cell: "LUT__3791" port: "in[2]" }
	terminal	{ cell: "LUT__3792" port: "in[3]" }
	terminal	{ cell: "LUT__3794" port: "in[3]" }
	terminal	{ cell: "LUT__3799" port: "in[3]" }
	terminal	{ cell: "LUT__3800" port: "in[1]" }
	terminal	{ cell: "LUT__3806" port: "in[2]" }
	terminal	{ cell: "LUT__3809" port: "in[2]" }
	terminal	{ cell: "LUT__3810" port: "in[0]" }
	terminal	{ cell: "LUT__3816" port: "in[3]" }
	terminal	{ cell: "LUT__3817" port: "in[0]" }
	terminal	{ cell: "LUT__3823" port: "in[1]" }
	terminal	{ cell: "LUT__3826" port: "in[0]" }
	terminal	{ cell: "LUT__3829" port: "in[3]" }
	terminal	{ cell: "LUT__3833" port: "in[0]" }
	terminal	{ cell: "LUT__3836" port: "in[1]" }
	terminal	{ cell: "LUT__3843" port: "in[3]" }
	terminal	{ cell: "LUT__3846" port: "in[1]" }
	terminal	{ cell: "LUT__3848" port: "in[0]" }
	terminal	{ cell: "LUT__3850" port: "in[1]" }
	terminal	{ cell: "LUT__3851" port: "in[1]" }
	terminal	{ cell: "LUT__3928" port: "in[1]" }
	terminal	{ cell: "LUT__3931" port: "in[2]" }
	terminal	{ cell: "LUT__3932" port: "in[1]" }
	terminal	{ cell: "LUT__3935" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_ack"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "Q" }
	terminal	{ cell: "LUT__3769" port: "in[1]" }
	terminal	{ cell: "LUT__3782" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__3851" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "Q" }
	terminal	{ cell: "LUT__3801" port: "in[1]" }
	terminal	{ cell: "LUT__3806" port: "in[0]" }
	terminal	{ cell: "LUT__3829" port: "in[0]" }
	terminal	{ cell: "LUT__3842" port: "in[0]" }
	terminal	{ cell: "LUT__3851" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "Q" }
	terminal	{ cell: "LUT__3784" port: "in[1]" }
	terminal	{ cell: "LUT__3814" port: "in[0]" }
	terminal	{ cell: "LUT__3817" port: "in[2]" }
	terminal	{ cell: "LUT__3818" port: "in[1]" }
	terminal	{ cell: "LUT__3850" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3853" port: "in[1]" }
	terminal	{ cell: "LUT__3854" port: "in[1]" }
	terminal	{ cell: "LUT__3855" port: "in[1]" }
	terminal	{ cell: "LUT__3857" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3854" port: "in[2]" }
	terminal	{ cell: "LUT__3855" port: "in[2]" }
	terminal	{ cell: "LUT__3857" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3855" port: "in[3]" }
	terminal	{ cell: "LUT__3857" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3858" port: "in[1]" }
	terminal	{ cell: "LUT__3859" port: "in[1]" }
	terminal	{ cell: "LUT__3860" port: "in[1]" }
	terminal	{ cell: "LUT__3862" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3859" port: "in[2]" }
	terminal	{ cell: "LUT__3860" port: "in[2]" }
	terminal	{ cell: "LUT__3862" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3860" port: "in[3]" }
	terminal	{ cell: "LUT__3862" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3796" port: "in[1]" }
	terminal	{ cell: "LUT__3879" port: "in[3]" }
	terminal	{ cell: "LUT__3880" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3796" port: "in[2]" }
	terminal	{ cell: "LUT__3881" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3892" port: "in[3]" }
	terminal	{ cell: "LUT__3895" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3897" port: "in[2]" }
	terminal	{ cell: "LUT__3898" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3901" port: "in[2]" }
	terminal	{ cell: "LUT__3902" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3905" port: "in[3]" }
	terminal	{ cell: "LUT__3907" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3909" port: "in[3]" }
	terminal	{ cell: "LUT__3911" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3913" port: "in[3]" }
	terminal	{ cell: "LUT__3915" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3917" port: "in[2]" }
	terminal	{ cell: "LUT__3918" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3896" port: "in[0]" }
	terminal	{ cell: "LUT__3897" port: "in[1]" }
	terminal	{ cell: "LUT__3898" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3899" port: "in[0]" }
	terminal	{ cell: "LUT__3901" port: "in[1]" }
	terminal	{ cell: "LUT__3902" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3903" port: "in[0]" }
	terminal	{ cell: "LUT__3906" port: "in[1]" }
	terminal	{ cell: "LUT__3907" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3908" port: "in[0]" }
	terminal	{ cell: "LUT__3910" port: "in[1]" }
	terminal	{ cell: "LUT__3911" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3912" port: "in[0]" }
	terminal	{ cell: "LUT__3914" port: "in[1]" }
	terminal	{ cell: "LUT__3915" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3916" port: "in[0]" }
	terminal	{ cell: "LUT__3917" port: "in[1]" }
	terminal	{ cell: "LUT__3918" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3794" port: "in[1]" }
	terminal	{ cell: "LUT__3805" port: "in[0]" }
	terminal	{ cell: "LUT__3919" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3787" port: "in[0]" }
	terminal	{ cell: "LUT__3791" port: "in[0]" }
	terminal	{ cell: "LUT__3792" port: "in[0]" }
	terminal	{ cell: "LUT__3801" port: "in[2]" }
	terminal	{ cell: "LUT__3807" port: "in[0]" }
	terminal	{ cell: "LUT__3814" port: "in[1]" }
	terminal	{ cell: "LUT__3826" port: "in[3]" }
	terminal	{ cell: "LUT__3830" port: "in[3]" }
	terminal	{ cell: "LUT__3834" port: "in[1]" }
	terminal	{ cell: "LUT__3836" port: "in[2]" }
	terminal	{ cell: "LUT__3843" port: "in[1]" }
	terminal	{ cell: "LUT__3844" port: "in[0]" }
	terminal	{ cell: "LUT__3848" port: "in[2]" }
	terminal	{ cell: "LUT__3889" port: "in[0]" }
	terminal	{ cell: "LUT__3890" port: "in[2]" }
	terminal	{ cell: "LUT__3894" port: "in[0]" }
	terminal	{ cell: "LUT__3928" port: "in[3]" }
	terminal	{ cell: "LUT__3931" port: "in[3]" }
	terminal	{ cell: "LUT__3932" port: "in[2]" }
	terminal	{ cell: "LUT__3936" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3787" port: "in[1]" }
	terminal	{ cell: "LUT__3792" port: "in[2]" }
	terminal	{ cell: "LUT__3801" port: "in[3]" }
	terminal	{ cell: "LUT__3807" port: "in[1]" }
	terminal	{ cell: "LUT__3814" port: "in[2]" }
	terminal	{ cell: "LUT__3821" port: "in[0]" }
	terminal	{ cell: "LUT__3831" port: "in[1]" }
	terminal	{ cell: "LUT__3834" port: "in[0]" }
	terminal	{ cell: "LUT__3835" port: "in[1]" }
	terminal	{ cell: "LUT__3845" port: "in[3]" }
	terminal	{ cell: "LUT__3889" port: "in[1]" }
	terminal	{ cell: "LUT__3929" port: "in[3]" }
 }
net {
	name: "n411"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "D" }
 }
net {
	name: "n412"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[1]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[2]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[3]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[5]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[6]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[7]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[8]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "Q" }
	terminal	{ cell: "LUT__4008" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[8]" }
	terminal	{ cell: "LUT__3770" port: "in[1]" }
	terminal	{ cell: "LUT__3777" port: "in[1]" }
	terminal	{ cell: "LUT__3943" port: "in[0]" }
	terminal	{ cell: "LUT__3945" port: "in[0]" }
	terminal	{ cell: "LUT__3946" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[9]" }
	terminal	{ cell: "LUT__3768" port: "in[2]" }
	terminal	{ cell: "LUT__3945" port: "in[1]" }
	terminal	{ cell: "LUT__3946" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[0]" }
	terminal	{ cell: "LUT__3768" port: "in[0]" }
	terminal	{ cell: "LUT__3947" port: "in[1]" }
	terminal	{ cell: "LUT__3948" port: "in[1]" }
	terminal	{ cell: "LUT__3949" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[1]" }
	terminal	{ cell: "LUT__3766" port: "in[1]" }
	terminal	{ cell: "LUT__3948" port: "in[2]" }
	terminal	{ cell: "LUT__3949" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[2]" }
	terminal	{ cell: "LUT__3766" port: "in[0]" }
	terminal	{ cell: "LUT__3950" port: "in[1]" }
	terminal	{ cell: "LUT__3951" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[3]" }
	terminal	{ cell: "LUT__3766" port: "in[2]" }
	terminal	{ cell: "LUT__3952" port: "in[1]" }
	terminal	{ cell: "LUT__3953" port: "in[1]" }
	terminal	{ cell: "LUT__3954" port: "in[1]" }
	terminal	{ cell: "LUT__3956" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[4]" }
	terminal	{ cell: "LUT__3766" port: "in[3]" }
	terminal	{ cell: "LUT__3953" port: "in[2]" }
	terminal	{ cell: "LUT__3954" port: "in[2]" }
	terminal	{ cell: "LUT__3956" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[5]" }
	terminal	{ cell: "LUT__3767" port: "in[0]" }
	terminal	{ cell: "LUT__3954" port: "in[3]" }
	terminal	{ cell: "LUT__3956" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[6]" }
	terminal	{ cell: "LUT__3767" port: "in[1]" }
	terminal	{ cell: "LUT__3957" port: "in[1]" }
	terminal	{ cell: "LUT__3958" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RADDR[7]" }
	terminal	{ cell: "LUT__3767" port: "in[2]" }
	terminal	{ cell: "LUT__3958" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3959" port: "in[1]" }
	terminal	{ cell: "LUT__3960" port: "in[1]" }
	terminal	{ cell: "LUT__3961" port: "in[1]" }
	terminal	{ cell: "LUT__3962" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3960" port: "in[2]" }
	terminal	{ cell: "LUT__3961" port: "in[2]" }
	terminal	{ cell: "LUT__3962" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3961" port: "in[3]" }
	terminal	{ cell: "LUT__3962" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3963" port: "in[1]" }
	terminal	{ cell: "LUT__3964" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3965" port: "in[1]" }
	terminal	{ cell: "LUT__3966" port: "in[1]" }
	terminal	{ cell: "LUT__3967" port: "in[1]" }
	terminal	{ cell: "LUT__3968" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3966" port: "in[2]" }
	terminal	{ cell: "LUT__3967" port: "in[2]" }
	terminal	{ cell: "LUT__3968" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3967" port: "in[3]" }
	terminal	{ cell: "LUT__3968" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "Q" }
	terminal	{ cell: "LUT__3969" port: "in[1]" }
	terminal	{ cell: "LUT__3970" port: "in[1]" }
	terminal	{ cell: "LUT__3971" port: "in[1]" }
	terminal	{ cell: "LUT__3972" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "Q" }
	terminal	{ cell: "LUT__3970" port: "in[2]" }
	terminal	{ cell: "LUT__3971" port: "in[2]" }
	terminal	{ cell: "LUT__3972" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "Q" }
	terminal	{ cell: "LUT__3971" port: "in[3]" }
	terminal	{ cell: "LUT__3972" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "Q" }
	terminal	{ cell: "LUT__3974" port: "in[1]" }
	terminal	{ cell: "LUT__3975" port: "in[1]" }
	terminal	{ cell: "LUT__3976" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "Q" }
	terminal	{ cell: "LUT__3975" port: "in[2]" }
	terminal	{ cell: "LUT__3976" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "Q" }
	terminal	{ cell: "LUT__3977" port: "in[2]" }
	terminal	{ cell: "LUT__3978" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "Q" }
	terminal	{ cell: "LUT__3979" port: "in[1]" }
	terminal	{ cell: "LUT__3980" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3771" port: "in[1]" }
	terminal	{ cell: "LUT__3981" port: "in[1]" }
	terminal	{ cell: "LUT__3982" port: "in[1]" }
	terminal	{ cell: "LUT__3983" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3771" port: "in[2]" }
	terminal	{ cell: "LUT__3982" port: "in[2]" }
	terminal	{ cell: "LUT__3983" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3771" port: "in[3]" }
	terminal	{ cell: "LUT__3983" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3772" port: "in[1]" }
	terminal	{ cell: "LUT__3984" port: "in[1]" }
	terminal	{ cell: "LUT__3985" port: "in[1]" }
	terminal	{ cell: "LUT__3986" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3772" port: "in[2]" }
	terminal	{ cell: "LUT__3985" port: "in[2]" }
	terminal	{ cell: "LUT__3986" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3772" port: "in[3]" }
	terminal	{ cell: "LUT__3986" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3773" port: "in[3]" }
	terminal	{ cell: "LUT__3987" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3882" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__3883" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "Q" }
	terminal	{ cell: "LUT__3884" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "Q" }
	terminal	{ cell: "LUT__3885" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "Q" }
	terminal	{ cell: "LUT__3886" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "Q" }
	terminal	{ cell: "LUT__3887" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "Q" }
	terminal	{ cell: "LUT__3888" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "Q" }
	terminal	{ cell: "LUT__3769" port: "in[2]" }
	terminal	{ cell: "LUT__3774" port: "in[0]" }
	terminal	{ cell: "LUT__3775" port: "in[2]" }
	terminal	{ cell: "LUT__3778" port: "in[1]" }
	terminal	{ cell: "LUT__3780" port: "in[2]" }
	terminal	{ cell: "LUT__3781" port: "in[1]" }
	terminal	{ cell: "LUT__3943" port: "in[1]" }
	terminal	{ cell: "LUT__3945" port: "in[2]" }
	terminal	{ cell: "LUT__3947" port: "in[2]" }
	terminal	{ cell: "LUT__3948" port: "in[3]" }
	terminal	{ cell: "LUT__3950" port: "in[2]" }
	terminal	{ cell: "LUT__3952" port: "in[2]" }
	terminal	{ cell: "LUT__3953" port: "in[3]" }
	terminal	{ cell: "LUT__3955" port: "in[1]" }
	terminal	{ cell: "LUT__3957" port: "in[2]" }
	terminal	{ cell: "LUT__3958" port: "in[3]" }
 }
net {
	name: "n466"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "O" }
	terminal	{ cell: "LUT__4000" port: "in[1]" }
 }
net {
	name: "n467"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I1" }
	terminal	{ cell: "LUT__3937" port: "in[0]" }
	terminal	{ cell: "LUT__3989" port: "in[1]" }
 }
net {
	name: "n469"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n470"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[0]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I1" }
	terminal	{ cell: "LUT__3992" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "Q" }
	terminal	{ cell: "LUT__4009" port: "in[0]" }
 }
net {
	name: "oAdv7511Hs"
	terminal	{ cell: "oAdv7511Hs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Hs" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i2" port: "I0" }
	terminal	{ cell: "LUT__3937" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "I0" }
	terminal	{ cell: "LUT__3942" port: "in[2]" }
	terminal	{ cell: "LUT__3988" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "I0" }
	terminal	{ cell: "LUT__3937" port: "in[2]" }
	terminal	{ cell: "LUT__3939" port: "in[2]" }
	terminal	{ cell: "LUT__3994" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "I0" }
	terminal	{ cell: "LUT__3937" port: "in[3]" }
	terminal	{ cell: "LUT__3939" port: "in[1]" }
	terminal	{ cell: "LUT__3994" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "I0" }
	terminal	{ cell: "LUT__3938" port: "in[1]" }
	terminal	{ cell: "LUT__3939" port: "in[0]" }
	terminal	{ cell: "LUT__3994" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "I0" }
	terminal	{ cell: "LUT__3941" port: "in[1]" }
	terminal	{ cell: "LUT__3994" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "I0" }
	terminal	{ cell: "LUT__3940" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "I0" }
	terminal	{ cell: "LUT__3940" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "I0" }
	terminal	{ cell: "LUT__3940" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "I0" }
	terminal	{ cell: "LUT__3941" port: "in[2]" }
	terminal	{ cell: "LUT__3995" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "I0" }
	terminal	{ cell: "LUT__3941" port: "in[0]" }
	terminal	{ cell: "LUT__3997" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_pre"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "Q" }
	terminal	{ cell: "LUT__3999" port: "in[0]" }
 }
net {
	name: "oAdv7511Vs"
	terminal	{ cell: "oAdv7511Vs~FF" port: "Q" }
	terminal	{ cell: "oAdv7511Vs" port: "outpad" }
 }
net {
	name: "oAdv7511De"
	terminal	{ cell: "oAdv7511De~FF" port: "Q" }
	terminal	{ cell: "oAdv7511De" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rFvde[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/wVgaGenFDe"
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "Q" }
	terminal	{ cell: "LUT__4024" port: "in[2]" }
	terminal	{ cell: "LUT__4089" port: "in[3]" }
	terminal	{ cell: "LUT__4097" port: "in[3]" }
	terminal	{ cell: "LUT__4105" port: "in[3]" }
	terminal	{ cell: "LUT__4113" port: "in[3]" }
	terminal	{ cell: "LUT__4121" port: "in[3]" }
	terminal	{ cell: "LUT__4129" port: "in[3]" }
	terminal	{ cell: "LUT__4137" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[1]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i2" port: "I0" }
	terminal	{ cell: "LUT__3992" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[2]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "I0" }
	terminal	{ cell: "LUT__3992" port: "in[2]" }
	terminal	{ cell: "LUT__4006" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[3]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__3990" port: "in[0]" }
	terminal	{ cell: "LUT__4005" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[4]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "I0" }
	terminal	{ cell: "LUT__3993" port: "in[2]" }
	terminal	{ cell: "LUT__4005" port: "in[1]" }
	terminal	{ cell: "LUT__4006" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[5]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "I0" }
	terminal	{ cell: "LUT__3990" port: "in[1]" }
	terminal	{ cell: "LUT__4005" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[6]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "I0" }
	terminal	{ cell: "LUT__3990" port: "in[2]" }
	terminal	{ cell: "LUT__4007" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[7]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "I0" }
	terminal	{ cell: "LUT__3993" port: "in[3]" }
	terminal	{ cell: "LUT__3996" port: "in[0]" }
	terminal	{ cell: "LUT__4006" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[8]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "I0" }
	terminal	{ cell: "LUT__3990" port: "in[3]" }
	terminal	{ cell: "LUT__3996" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[9]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "I0" }
	terminal	{ cell: "LUT__3991" port: "in[0]" }
	terminal	{ cell: "LUT__3996" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[10]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "I0" }
	terminal	{ cell: "LUT__3991" port: "in[1]" }
	terminal	{ cell: "LUT__3996" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHpos[11]"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "I0" }
	terminal	{ cell: "LUT__3991" port: "in[3]" }
	terminal	{ cell: "LUT__3997" port: "in[3]" }
	terminal	{ cell: "LUT__4007" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[8]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[9]" port: "outpad" }
 }
net {
	name: "wVideofull"
	terminal	{ cell: "wVideofull~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3716" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4023" port: "in[1]" }
	terminal	{ cell: "LUT__4027" port: "in[0]" }
	terminal	{ cell: "LUT__4030" port: "in[0]" }
	terminal	{ cell: "LUT__4055" port: "in[0]" }
	terminal	{ cell: "LUT__4056" port: "in[2]" }
	terminal	{ cell: "LUT__4071" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n530"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n531"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "n532"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n533"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[12]" }
	terminal	{ cell: "LUT__4023" port: "in[3]" }
	terminal	{ cell: "LUT__4027" port: "in[1]" }
	terminal	{ cell: "LUT__4030" port: "in[1]" }
	terminal	{ cell: "LUT__4055" port: "in[1]" }
	terminal	{ cell: "LUT__4056" port: "in[0]" }
	terminal	{ cell: "LUT__4071" port: "in[1]" }
	terminal	{ cell: "LUT__4086" port: "in[1]" }
	terminal	{ cell: "LUT__4096" port: "in[1]" }
	terminal	{ cell: "LUT__4098" port: "in[1]" }
	terminal	{ cell: "LUT__4112" port: "in[1]" }
	terminal	{ cell: "LUT__4120" port: "in[1]" }
	terminal	{ cell: "LUT__4122" port: "in[1]" }
	terminal	{ cell: "LUT__4130" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[8]" }
	terminal	{ cell: "LUT__4016" port: "in[1]" }
	terminal	{ cell: "LUT__4027" port: "in[2]" }
	terminal	{ cell: "LUT__4030" port: "in[2]" }
	terminal	{ cell: "LUT__4033" port: "in[0]" }
	terminal	{ cell: "LUT__4034" port: "in[1]" }
	terminal	{ cell: "LUT__4035" port: "in[0]" }
	terminal	{ cell: "LUT__4061" port: "in[3]" }
	terminal	{ cell: "LUT__4072" port: "in[1]" }
	terminal	{ cell: "LUT__4084" port: "in[1]" }
	terminal	{ cell: "LUT__4092" port: "in[1]" }
	terminal	{ cell: "LUT__4101" port: "in[1]" }
	terminal	{ cell: "LUT__4108" port: "in[1]" }
	terminal	{ cell: "LUT__4116" port: "in[1]" }
	terminal	{ cell: "LUT__4124" port: "in[1]" }
	terminal	{ cell: "LUT__4131" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[9]" }
	terminal	{ cell: "LUT__4016" port: "in[3]" }
	terminal	{ cell: "LUT__4026" port: "in[1]" }
	terminal	{ cell: "LUT__4027" port: "in[3]" }
	terminal	{ cell: "LUT__4029" port: "in[0]" }
	terminal	{ cell: "LUT__4034" port: "in[2]" }
	terminal	{ cell: "LUT__4035" port: "in[1]" }
	terminal	{ cell: "LUT__4043" port: "in[0]" }
	terminal	{ cell: "LUT__4045" port: "in[0]" }
	terminal	{ cell: "LUT__4048" port: "in[0]" }
	terminal	{ cell: "LUT__4050" port: "in[1]" }
	terminal	{ cell: "LUT__4052" port: "in[0]" }
	terminal	{ cell: "LUT__4067" port: "in[3]" }
	terminal	{ cell: "LUT__4073" port: "in[1]" }
	terminal	{ cell: "LUT__4085" port: "in[1]" }
	terminal	{ cell: "LUT__4094" port: "in[1]" }
	terminal	{ cell: "LUT__4102" port: "in[1]" }
	terminal	{ cell: "LUT__4110" port: "in[1]" }
	terminal	{ cell: "LUT__4118" port: "in[1]" }
	terminal	{ cell: "LUT__4126" port: "in[1]" }
	terminal	{ cell: "LUT__4134" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[0]" }
	terminal	{ cell: "LUT__4010" port: "in[1]" }
	terminal	{ cell: "LUT__4025" port: "in[0]" }
	terminal	{ cell: "LUT__4035" port: "in[2]" }
	terminal	{ cell: "LUT__4039" port: "in[0]" }
	terminal	{ cell: "LUT__4045" port: "in[2]" }
	terminal	{ cell: "LUT__4047" port: "in[0]" }
	terminal	{ cell: "LUT__4063" port: "in[3]" }
	terminal	{ cell: "LUT__4074" port: "in[1]" }
	terminal	{ cell: "LUT__4075" port: "in[1]" }
	terminal	{ cell: "LUT__4083" port: "in[1]" }
	terminal	{ cell: "LUT__4090" port: "in[1]" }
	terminal	{ cell: "LUT__4100" port: "in[1]" }
	terminal	{ cell: "LUT__4106" port: "in[1]" }
	terminal	{ cell: "LUT__4117" port: "in[1]" }
	terminal	{ cell: "LUT__4123" port: "in[1]" }
	terminal	{ cell: "LUT__4136" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[1]" }
	terminal	{ cell: "LUT__4014" port: "in[1]" }
	terminal	{ cell: "LUT__4025" port: "in[1]" }
	terminal	{ cell: "LUT__4036" port: "in[3]" }
	terminal	{ cell: "LUT__4039" port: "in[1]" }
	terminal	{ cell: "LUT__4047" port: "in[1]" }
	terminal	{ cell: "LUT__4062" port: "in[3]" }
	terminal	{ cell: "LUT__4075" port: "in[2]" }
	terminal	{ cell: "LUT__4088" port: "in[1]" }
	terminal	{ cell: "LUT__4096" port: "in[3]" }
	terminal	{ cell: "LUT__4104" port: "in[1]" }
	terminal	{ cell: "LUT__4112" port: "in[3]" }
	terminal	{ cell: "LUT__4120" port: "in[3]" }
	terminal	{ cell: "LUT__4128" port: "in[1]" }
	terminal	{ cell: "LUT__4136" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[2]" }
	terminal	{ cell: "LUT__4012" port: "in[1]" }
	terminal	{ cell: "LUT__4025" port: "in[2]" }
	terminal	{ cell: "LUT__4039" port: "in[2]" }
	terminal	{ cell: "LUT__4062" port: "in[1]" }
	terminal	{ cell: "LUT__4076" port: "in[2]" }
	terminal	{ cell: "LUT__4085" port: "in[3]" }
	terminal	{ cell: "LUT__4094" port: "in[3]" }
	terminal	{ cell: "LUT__4099" port: "in[3]" }
	terminal	{ cell: "LUT__4110" port: "in[3]" }
	terminal	{ cell: "LUT__4115" port: "in[1]" }
	terminal	{ cell: "LUT__4125" port: "in[3]" }
	terminal	{ cell: "LUT__4134" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[3]" }
	terminal	{ cell: "LUT__4015" port: "in[1]" }
	terminal	{ cell: "LUT__4025" port: "in[3]" }
	terminal	{ cell: "LUT__4037" port: "in[3]" }
	terminal	{ cell: "LUT__4038" port: "in[1]" }
	terminal	{ cell: "LUT__4060" port: "in[2]" }
	terminal	{ cell: "LUT__4077" port: "in[2]" }
	terminal	{ cell: "LUT__4083" port: "in[3]" }
	terminal	{ cell: "LUT__4091" port: "in[1]" }
	terminal	{ cell: "LUT__4104" port: "in[3]" }
	terminal	{ cell: "LUT__4107" port: "in[1]" }
	terminal	{ cell: "LUT__4115" port: "in[3]" }
	terminal	{ cell: "LUT__4128" port: "in[3]" }
	terminal	{ cell: "LUT__4133" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[4]" }
	terminal	{ cell: "LUT__4011" port: "in[1]" }
	terminal	{ cell: "LUT__4026" port: "in[2]" }
	terminal	{ cell: "LUT__4028" port: "in[2]" }
	terminal	{ cell: "LUT__4029" port: "in[1]" }
	terminal	{ cell: "LUT__4037" port: "in[2]" }
	terminal	{ cell: "LUT__4038" port: "in[3]" }
	terminal	{ cell: "LUT__4043" port: "in[3]" }
	terminal	{ cell: "LUT__4051" port: "in[0]" }
	terminal	{ cell: "LUT__4058" port: "in[3]" }
	terminal	{ cell: "LUT__4065" port: "in[2]" }
	terminal	{ cell: "LUT__4078" port: "in[2]" }
	terminal	{ cell: "LUT__4079" port: "in[2]" }
	terminal	{ cell: "LUT__4084" port: "in[3]" }
	terminal	{ cell: "LUT__4093" port: "in[3]" }
	terminal	{ cell: "LUT__4101" port: "in[3]" }
	terminal	{ cell: "LUT__4109" port: "in[3]" }
	terminal	{ cell: "LUT__4117" port: "in[3]" }
	terminal	{ cell: "LUT__4124" port: "in[3]" }
	terminal	{ cell: "LUT__4131" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[5]" }
	terminal	{ cell: "LUT__4020" port: "in[1]" }
	terminal	{ cell: "LUT__4028" port: "in[3]" }
	terminal	{ cell: "LUT__4029" port: "in[2]" }
	terminal	{ cell: "LUT__4044" port: "in[3]" }
	terminal	{ cell: "LUT__4051" port: "in[1]" }
	terminal	{ cell: "LUT__4065" port: "in[0]" }
	terminal	{ cell: "LUT__4079" port: "in[3]" }
	terminal	{ cell: "LUT__4082" port: "in[3]" }
	terminal	{ cell: "LUT__4092" port: "in[3]" }
	terminal	{ cell: "LUT__4098" port: "in[3]" }
	terminal	{ cell: "LUT__4108" port: "in[3]" }
	terminal	{ cell: "LUT__4116" port: "in[3]" }
	terminal	{ cell: "LUT__4122" port: "in[3]" }
	terminal	{ cell: "LUT__4130" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[6]" }
	terminal	{ cell: "LUT__4019" port: "in[1]" }
	terminal	{ cell: "LUT__4029" port: "in[3]" }
	terminal	{ cell: "LUT__4051" port: "in[2]" }
	terminal	{ cell: "LUT__4080" port: "in[1]" }
	terminal	{ cell: "LUT__4086" port: "in[3]" }
	terminal	{ cell: "LUT__4090" port: "in[3]" }
	terminal	{ cell: "LUT__4100" port: "in[3]" }
	terminal	{ cell: "LUT__4106" port: "in[3]" }
	terminal	{ cell: "LUT__4114" port: "in[3]" }
	terminal	{ cell: "LUT__4123" port: "in[3]" }
	terminal	{ cell: "LUT__4132" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[7]" }
	terminal	{ cell: "LUT__4018" port: "in[1]" }
	terminal	{ cell: "LUT__4081" port: "in[3]" }
	terminal	{ cell: "LUT__4088" port: "in[3]" }
	terminal	{ cell: "LUT__4091" port: "in[3]" }
	terminal	{ cell: "LUT__4102" port: "in[3]" }
	terminal	{ cell: "LUT__4107" port: "in[3]" }
	terminal	{ cell: "LUT__4118" port: "in[3]" }
	terminal	{ cell: "LUT__4126" port: "in[3]" }
	terminal	{ cell: "LUT__4133" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[10]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[11]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4082" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n572"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n573"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "n574"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n575"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[12]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[12]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[13]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[13]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4093" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n614"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n615"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "n616"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n617"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[14]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[14]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[15]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[15]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4099" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n656"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n657"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "n658"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n659"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[0]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[1]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4109" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n698"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n699"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "n700"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n701"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[2]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[3]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4114" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n740"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n741"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "n742"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n743"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[4]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[5]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4125" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n782"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "D" }
 }
net {
	name: "n783"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "CI" }
 }
net {
	name: "n784"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n785"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[11]" }
 }
net {
	name: "oAdv7511Data[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "oAdv7511Data[6]" port: "outpad" }
 }
net {
	name: "oAdv7511Data[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "oAdv7511Data[7]" port: "outpad" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WADDR[11]" }
	terminal	{ cell: "LUT__4132" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[12]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[8]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[9]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[4]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[5]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[6]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RADDR[7]" }
 }
net {
	name: "n824"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "n825"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "CI" }
 }
net {
	name: "n826"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__3764" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__3764" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[3]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__3764" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[4]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__3762" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[5]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__3762" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[6]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__3762" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[7]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__3762" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[8]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__3763" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[9]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__3763" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/rVtgRstCnt[10]"
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__3763" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[1]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__4142" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i3" port: "I0" }
	terminal	{ cell: "LUT__4139" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I0" }
	terminal	{ cell: "LUT__4139" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i2" port: "I1" }
	terminal	{ cell: "LUT__4139" port: "in[2]" }
 }
net {
	name: "oLed[5]"
	terminal	{ cell: "oLed[5]~FF" port: "Q" }
	terminal	{ cell: "oLed[5]~FF" port: "D" }
	terminal	{ cell: "oLed[5]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__4138" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "I0" }
	terminal	{ cell: "LUT__4142" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "I0" }
	terminal	{ cell: "LUT__4141" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "I0" }
	terminal	{ cell: "LUT__4141" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "I0" }
	terminal	{ cell: "LUT__4141" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "I0" }
	terminal	{ cell: "LUT__4141" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "I0" }
	terminal	{ cell: "LUT__4140" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "I0" }
	terminal	{ cell: "LUT__4140" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "I0" }
	terminal	{ cell: "LUT__4140" port: "in[3]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__4138" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__4138" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[2]~FF" port: "CE" }
	terminal	{ cell: "LUT__4143" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__4143" port: "in[1]" }
 }
net {
	name: "oLed[2]"
	terminal	{ cell: "oLed[2]~FF" port: "Q" }
	terminal	{ cell: "oLed[2]~FF" port: "D" }
	terminal	{ cell: "oLed[2]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__4144" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__4144" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__4144" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[1]~FF" port: "CE" }
	terminal	{ cell: "LUT__4145" port: "in[0]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "D" }
	terminal	{ cell: "LUT__4145" port: "in[1]" }
 }
net {
	name: "oLed[1]"
	terminal	{ cell: "oLed[1]~FF" port: "Q" }
	terminal	{ cell: "oLed[1]~FF" port: "D" }
	terminal	{ cell: "oLed[1]" port: "outpad" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[0]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "D" }
	terminal	{ cell: "LUT__4146" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[1]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "Q" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "D" }
	terminal	{ cell: "LUT__4146" port: "in[1]" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/rSft[2]"
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "Q" }
	terminal	{ cell: "LUT__4146" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "Q" }
	terminal	{ cell: "LUT__3999" port: "in[1]" }
	terminal	{ cell: "LUT__4008" port: "in[1]" }
	terminal	{ cell: "LUT__4009" port: "in[1]" }
 }
net {
	name: "n880"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "D" }
 }
net {
	name: "n881"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "D" }
 }
net {
	name: "n882"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i12" port: "CI" }
 }
net {
	name: "n883"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "D" }
 }
net {
	name: "n884"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i11" port: "CI" }
 }
net {
	name: "n885"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "D" }
 }
net {
	name: "n886"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i10" port: "CI" }
 }
net {
	name: "n887"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "D" }
 }
net {
	name: "n888"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i9" port: "CI" }
 }
net {
	name: "n889"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "D" }
 }
net {
	name: "n890"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i8" port: "CI" }
 }
net {
	name: "n891"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "D" }
 }
net {
	name: "n892"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i7" port: "CI" }
 }
net {
	name: "n893"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "D" }
 }
net {
	name: "n894"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i6" port: "CI" }
 }
net {
	name: "n895"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "O" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "D" }
 }
net {
	name: "n896"
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i5" port: "CI" }
 }
net {
	name: "n897"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n898"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n899"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n900"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n901"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n902"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n903"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n904"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n905"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n906"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n907"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n908"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n909"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n910"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n911"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n912"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n913"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n914"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n915"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n916"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n917"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n918"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n919"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n920"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n921"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n922"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n923"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n924"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n925"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n926"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n927"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n928"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n929"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n930"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n931"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n932"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n933"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n934"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n935"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n936"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n937"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n938"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n939"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n940"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n941"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n942"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n943"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n944"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n945"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n946"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n947"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n948"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n949"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n950"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n951"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n952"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n953"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n954"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n955"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n956"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n957"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n958"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n959"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n960"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n961"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n962"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n963"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n964"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n965"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n966"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n967"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n968"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n969"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n970"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n971"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n972"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n973"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n974"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n975"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n976"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n977"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n978"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n979"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n980"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n981"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n982"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n983"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n984"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n985"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n986"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n987"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n988"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n989"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n990"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n991"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n992"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n993"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n994"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n995"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n996"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n997"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n998"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n999"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n1000"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n1001"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n1002"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n1003"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n1004"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n1005"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n1006"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n1007"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n1008"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n1009"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n1010"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n1011"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n1012"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n1013"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n1014"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n1015"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n1016"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "D" }
 }
net {
	name: "n1017"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "D" }
 }
net {
	name: "n1018"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "CI" }
 }
net {
	name: "n1019"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n1020"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "CI" }
 }
net {
	name: "n1021"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n1022"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "CI" }
 }
net {
	name: "n1023"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n1024"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "CI" }
 }
net {
	name: "n1025"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n1026"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "CI" }
 }
net {
	name: "n1027"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n1028"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "CI" }
 }
net {
	name: "n1029"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n1030"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "CI" }
 }
net {
	name: "n1031"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n1032"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "CI" }
 }
net {
	name: "n1033"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1034"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "CI" }
 }
net {
	name: "n1035"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "D" }
 }
net {
	name: "n1036"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "O" }
	terminal	{ cell: "LUT__4004" port: "in[1]" }
 }
net {
	name: "n1037"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i12" port: "CI" }
 }
net {
	name: "n1038"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "D" }
 }
net {
	name: "n1039"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i11" port: "CI" }
 }
net {
	name: "n1040"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "D" }
 }
net {
	name: "n1041"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i10" port: "CI" }
 }
net {
	name: "n1042"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "D" }
 }
net {
	name: "n1043"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i9" port: "CI" }
 }
net {
	name: "n1044"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "O" }
	terminal	{ cell: "LUT__4003" port: "in[1]" }
 }
net {
	name: "n1045"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i8" port: "CI" }
 }
net {
	name: "n1046"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "O" }
	terminal	{ cell: "LUT__4002" port: "in[1]" }
 }
net {
	name: "n1047"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i7" port: "CI" }
 }
net {
	name: "n1048"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "D" }
 }
net {
	name: "n1049"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i6" port: "CI" }
 }
net {
	name: "n1050"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "D" }
 }
net {
	name: "n1051"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i5" port: "CI" }
 }
net {
	name: "n1052"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "O" }
	terminal	{ cell: "LUT__4001" port: "in[1]" }
 }
net {
	name: "n1053"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i3" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_20/i4" port: "CI" }
 }
net {
	name: "n1054"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "D" }
 }
net {
	name: "n1055"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "D" }
 }
net {
	name: "n1056"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i12" port: "CI" }
 }
net {
	name: "n1057"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "D" }
 }
net {
	name: "n1058"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i11" port: "CI" }
 }
net {
	name: "n1059"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "D" }
 }
net {
	name: "n1060"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i10" port: "CI" }
 }
net {
	name: "n1061"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "D" }
 }
net {
	name: "n1062"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i9" port: "CI" }
 }
net {
	name: "n1063"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "D" }
 }
net {
	name: "n1064"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i8" port: "CI" }
 }
net {
	name: "n1065"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "D" }
 }
net {
	name: "n1066"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i7" port: "CI" }
 }
net {
	name: "n1067"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "D" }
 }
net {
	name: "n1068"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i6" port: "CI" }
 }
net {
	name: "n1069"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "D" }
 }
net {
	name: "n1070"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i5" port: "CI" }
 }
net {
	name: "n1071"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i3" port: "O" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "D" }
 }
net {
	name: "n1087"
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "D" }
 }
net {
	name: "n1088"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "D" }
 }
net {
	name: "n1089"
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i11" port: "CI" }
 }
net {
	name: "n1090"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "D" }
 }
net {
	name: "n1091"
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i10" port: "CI" }
 }
net {
	name: "n1092"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "D" }
 }
net {
	name: "n1093"
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i9" port: "CI" }
 }
net {
	name: "n1094"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "D" }
 }
net {
	name: "n1095"
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i8" port: "CI" }
 }
net {
	name: "n1096"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "D" }
 }
net {
	name: "n1097"
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i7" port: "CI" }
 }
net {
	name: "n1098"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "D" }
 }
net {
	name: "n1099"
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i6" port: "CI" }
 }
net {
	name: "n1100"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "O" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "D" }
 }
net {
	name: "n1101"
	terminal	{ cell: "MVideoPostProcess/add_8/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/add_8/i5" port: "CI" }
 }
net {
	name: "n1102"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "D" }
 }
net {
	name: "n1103"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "D" }
 }
net {
	name: "n1104"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i9" port: "CI" }
 }
net {
	name: "n1105"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "D" }
 }
net {
	name: "n1106"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i8" port: "CI" }
 }
net {
	name: "n1107"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "D" }
 }
net {
	name: "n1108"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i7" port: "CI" }
 }
net {
	name: "n1109"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "D" }
 }
net {
	name: "n1110"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i6" port: "CI" }
 }
net {
	name: "n1111"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "D" }
 }
net {
	name: "n1112"
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/add_10/i5" port: "CI" }
 }
net {
	name: "n1113"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n1114"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n1115"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i10" port: "CI" }
 }
net {
	name: "n1116"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n1117"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i9" port: "CI" }
 }
net {
	name: "n1118"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n1119"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i8" port: "CI" }
 }
net {
	name: "n1120"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n1121"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i7" port: "CI" }
 }
net {
	name: "n1122"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n1123"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i6" port: "CI" }
 }
net {
	name: "n1124"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n1125"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i5" port: "CI" }
 }
net {
	name: "n1126"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "D" }
 }
net {
	name: "n1127"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "D" }
 }
net {
	name: "n1128"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i13" port: "CI" }
 }
net {
	name: "n1129"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "D" }
 }
net {
	name: "n1130"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i12" port: "CI" }
 }
net {
	name: "n1131"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "D" }
 }
net {
	name: "n1132"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i11" port: "CI" }
 }
net {
	name: "n1133"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "D" }
 }
net {
	name: "n1134"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i10" port: "CI" }
 }
net {
	name: "n1135"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "D" }
 }
net {
	name: "n1136"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i9" port: "CI" }
 }
net {
	name: "n1137"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "D" }
 }
net {
	name: "n1138"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i8" port: "CI" }
 }
net {
	name: "n1139"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "D" }
 }
net {
	name: "n1140"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i7" port: "CI" }
 }
net {
	name: "n1141"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "D" }
 }
net {
	name: "n1142"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i6" port: "CI" }
 }
net {
	name: "n1143"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "D" }
 }
net {
	name: "n1144"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i5" port: "CI" }
 }
net {
	name: "n1145"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "D" }
 }
net {
	name: "n1146"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/add_49/i4" port: "CI" }
 }
net {
	name: "n1147"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "D" }
 }
net {
	name: "n1148"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "D" }
 }
net {
	name: "n1149"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "CI" }
 }
net {
	name: "n1150"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "D" }
 }
net {
	name: "n1151"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "CI" }
 }
net {
	name: "n1152"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "D" }
 }
net {
	name: "n1153"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "CI" }
 }
net {
	name: "n1154"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "D" }
 }
net {
	name: "n1155"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "CI" }
 }
net {
	name: "n1156"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "D" }
 }
net {
	name: "n1157"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "CI" }
 }
net {
	name: "n1158"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "D" }
 }
net {
	name: "n1159"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "CI" }
 }
net {
	name: "n1160"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "O" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "D" }
 }
net {
	name: "n1161"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "CO" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "CI" }
 }
net {
	name: "MipiDphyRx1_RST0_N"
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RESET_N" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "SR" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "SR" }
	terminal	{ cell: "wVideoVd~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "wVideofull~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "SR" }
 }
net {
	name: "oAdv7511SdaOe"
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SdaOe" port: "out" }
	terminal	{ cell: "LUT__3794" port: "in[0]" }
	terminal	{ cell: "LUT__3797" port: "in[1]" }
	terminal	{ cell: "LUT__3804" port: "in[0]" }
	terminal	{ cell: "LUT__3808" port: "in[0]" }
	terminal	{ cell: "LUT__3812" port: "in[1]" }
	terminal	{ cell: "LUT__3928" port: "in[0]" }
 }
net {
	name: "oAdv7511SclOe"
	terminal	{ cell: "oAdv7511SclOe~FF" port: "Q" }
	terminal	{ cell: "oAdv7511SclOe" port: "out" }
	terminal	{ cell: "LUT__3786" port: "in[1]" }
	terminal	{ cell: "LUT__3820" port: "in[0]" }
 }
net {
	name: "oLed[0]"
	terminal	{ cell: "LUT__3636" port: "out" }
	terminal	{ cell: "oLed[0]" port: "outpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "D" }
	terminal	{ cell: "rFRST~FF" port: "D" }
	terminal	{ cell: "rBRST~FF" port: "D" }
	terminal	{ cell: "rVRST~FF" port: "D" }
	terminal	{ cell: "rnVRST~FF" port: "D" }
	terminal	{ cell: "rSRST_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__3705" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__3705" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRE"
	terminal	{ cell: "LUT__3644" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__3639" port: "in[2]" }
	terminal	{ cell: "LUT__3646" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/qRVd"
	terminal	{ cell: "LUT__3652" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n7"
	terminal	{ cell: "LUT__3653" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[0]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "D" }
 }
net {
	name: "wCdcFifoFull"
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3644" port: "in[1]" }
	terminal	{ cell: "LUT__3706" port: "in[3]" }
 }
net {
	name: "rSRST"
	terminal	{ cell: "rSRST_2~FF" port: "Q" }
	terminal	{ cell: "oLed[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "SR" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "SR" }
	terminal	{ cell: "LUT__3655" port: "in[0]" }
	terminal	{ cell: "LUT__3682" port: "in[1]" }
	terminal	{ cell: "LUT__3686" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n631"
	terminal	{ cell: "LUT__3654" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n633"
	terminal	{ cell: "LUT__3655" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n604"
	terminal	{ cell: "LUT__3656" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/qLineCntRst"
	terminal	{ cell: "LUT__3682" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "SR" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "SR" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n585"
	terminal	{ cell: "LUT__3686" port: "out" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/equal_38/n19"
	terminal	{ cell: "LUT__3643" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3644" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n97"
	terminal	{ cell: "LUT__3687" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/n607"
	terminal	{ cell: "LUT__3688" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__3642" port: "in[0]" }
	terminal	{ cell: "LUT__3651" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__3642" port: "in[2]" }
	terminal	{ cell: "LUT__3651" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__3638" port: "in[0]" }
	terminal	{ cell: "LUT__3648" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__3638" port: "in[2]" }
	terminal	{ cell: "LUT__3648" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "D" }
	terminal	{ cell: "LUT__3637" port: "in[0]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__3647" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "D" }
	terminal	{ cell: "LUT__3637" port: "in[2]" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__3647" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__3640" port: "in[0]" }
	terminal	{ cell: "LUT__3649" port: "in[1]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__3640" port: "in[2]" }
	terminal	{ cell: "LUT__3649" port: "in[3]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__3702" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n233"
	terminal	{ cell: "LUT__3689" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n238"
	terminal	{ cell: "LUT__3690" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n243"
	terminal	{ cell: "LUT__3691" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n248"
	terminal	{ cell: "LUT__3693" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n253"
	terminal	{ cell: "LUT__3694" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n258"
	terminal	{ cell: "LUT__3695" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n263"
	terminal	{ cell: "LUT__3697" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n268"
	terminal	{ cell: "LUT__3698" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/n273"
	terminal	{ cell: "LUT__3699" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/qRE"
	terminal	{ cell: "LUT__3706" port: "out" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__3702" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__3700" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__3700" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__3701" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__3701" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__3703" port: "in[0]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__3703" port: "in[2]" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[1]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[2]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[3]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[4]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[5]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "D" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[6]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[6]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[7]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[7]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[8]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[8]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[9]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[9]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[10]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[0]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[11]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[1]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[12]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[2]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[13]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[3]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[14]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[4]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/wFtiRd[15]"
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RDATA[5]" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "D" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_63/n5"
	terminal	{ cell: "LUT__3707" port: "out" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CE" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/MCsi2Decoder/equal_60/n5"
	terminal	{ cell: "LUT__3708" port: "out" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CE" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qRE"
	terminal	{ cell: "LUT__3716" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CE" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CE" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qFullAllmost"
	terminal	{ cell: "LUT__3729" port: "out" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/qRVD"
	terminal	{ cell: "LUT__3735" port: "out" }
	terminal	{ cell: "wVideoVd~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/equal_75/n17"
	terminal	{ cell: "LUT__3715" port: "out" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3716" port: "in[2]" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n436"
	terminal	{ cell: "LUT__3736" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n441"
	terminal	{ cell: "LUT__3737" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n446"
	terminal	{ cell: "LUT__3738" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n451"
	terminal	{ cell: "LUT__3740" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n456"
	terminal	{ cell: "LUT__3741" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n461"
	terminal	{ cell: "LUT__3742" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n466"
	terminal	{ cell: "LUT__3744" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MCsiRxController/genblk1[0].mVideoFIFO/n471"
	terminal	{ cell: "LUT__3745" port: "out" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/qVtgRstCntCke"
	terminal	{ cell: "LUT__3761" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/rVtgRstSel"
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3761" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/equal_18/n21"
	terminal	{ cell: "LUT__3765" port: "out" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n816"
	terminal	{ cell: "LUT__3770" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n833"
	terminal	{ cell: "LUT__3777" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "D" }
 }
net {
	name: "~ceg_net510"
	terminal	{ cell: "LUT__3775" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__3782" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1107"
	terminal	{ cell: "LUT__3778" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CE" }
	terminal	{ cell: "LUT__3779" port: "in[1]" }
	terminal	{ cell: "LUT__3783" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1235"
	terminal	{ cell: "LUT__3779" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/w_opn008_reg[0]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RDATA[0]" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "D" }
 }
net {
	name: "ceg_net477"
	terminal	{ cell: "LUT__3780" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CE" }
	terminal	{ cell: "LUT__3782" port: "in[2]" }
 }
net {
	name: "ceg_net42"
	terminal	{ cell: "LUT__3781" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1377"
	terminal	{ cell: "LUT__3782" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "D" }
	terminal	{ cell: "LUT__3980" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n1243"
	terminal	{ cell: "LUT__3783" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/rVtgRST[2]"
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "SR" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "SR" }
	terminal	{ cell: "oAdv7511De~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "SR" }
	terminal	{ cell: "LUT__3998" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n846"
	terminal	{ cell: "LUT__3789" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n852"
	terminal	{ cell: "LUT__3790" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1421"
	terminal	{ cell: "LUT__3793" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n847"
	terminal	{ cell: "LUT__3813" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "D" }
 }
net {
	name: "ceg_net1389"
	terminal	{ cell: "LUT__3816" port: "out" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n848"
	terminal	{ cell: "LUT__3819" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "D" }
 }
net {
	name: "ceg_net567"
	terminal	{ cell: "LUT__3815" port: "out" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CE" }
	terminal	{ cell: "LUT__3816" port: "in[2]" }
	terminal	{ cell: "LUT__3849" port: "in[3]" }
	terminal	{ cell: "LUT__3930" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "D" }
	terminal	{ cell: "LUT__3788" port: "in[2]" }
	terminal	{ cell: "LUT__3790" port: "in[2]" }
	terminal	{ cell: "LUT__3792" port: "in[1]" }
	terminal	{ cell: "LUT__3793" port: "in[1]" }
	terminal	{ cell: "LUT__3811" port: "in[2]" }
	terminal	{ cell: "LUT__3813" port: "in[2]" }
	terminal	{ cell: "LUT__3815" port: "in[2]" }
	terminal	{ cell: "LUT__3816" port: "in[0]" }
	terminal	{ cell: "LUT__3818" port: "in[3]" }
	terminal	{ cell: "LUT__3821" port: "in[1]" }
	terminal	{ cell: "LUT__3823" port: "in[0]" }
	terminal	{ cell: "LUT__3825" port: "in[0]" }
	terminal	{ cell: "LUT__3828" port: "in[3]" }
	terminal	{ cell: "LUT__3831" port: "in[0]" }
	terminal	{ cell: "LUT__3837" port: "in[3]" }
	terminal	{ cell: "LUT__3847" port: "in[2]" }
	terminal	{ cell: "LUT__3852" port: "in[2]" }
	terminal	{ cell: "LUT__3879" port: "in[2]" }
	terminal	{ cell: "LUT__3881" port: "in[2]" }
	terminal	{ cell: "LUT__3882" port: "in[0]" }
	terminal	{ cell: "LUT__3883" port: "in[0]" }
	terminal	{ cell: "LUT__3884" port: "in[0]" }
	terminal	{ cell: "LUT__3885" port: "in[0]" }
	terminal	{ cell: "LUT__3886" port: "in[0]" }
	terminal	{ cell: "LUT__3887" port: "in[0]" }
	terminal	{ cell: "LUT__3888" port: "in[0]" }
	terminal	{ cell: "LUT__3889" port: "in[2]" }
	terminal	{ cell: "LUT__3929" port: "in[2]" }
	terminal	{ cell: "LUT__3932" port: "in[0]" }
	terminal	{ cell: "LUT__3935" port: "in[1]" }
 }
net {
	name: "ceg_net1460"
	terminal	{ cell: "LUT__3824" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n870"
	terminal	{ cell: "LUT__3825" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n879"
	terminal	{ cell: "LUT__3832" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1523"
	terminal	{ cell: "LUT__3837" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n829"
	terminal	{ cell: "LUT__3847" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "D" }
 }
net {
	name: "ceg_net1415"
	terminal	{ cell: "LUT__3849" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n899"
	terminal	{ cell: "LUT__3850" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n898"
	terminal	{ cell: "LUT__3852" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "D" }
 }
net {
	name: "ceg_net617"
	terminal	{ cell: "LUT__3822" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CE" }
	terminal	{ cell: "LUT__3823" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]"
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "D" }
	terminal	{ cell: "LUT__3784" port: "in[0]" }
	terminal	{ cell: "LUT__3814" port: "in[3]" }
	terminal	{ cell: "LUT__3819" port: "in[2]" }
	terminal	{ cell: "LUT__3850" port: "in[3]" }
	terminal	{ cell: "LUT__3863" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0"
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n845"
	terminal	{ cell: "LUT__3853" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n844"
	terminal	{ cell: "LUT__3854" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n843"
	terminal	{ cell: "LUT__3856" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n842"
	terminal	{ cell: "LUT__3858" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n841"
	terminal	{ cell: "LUT__3859" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n840"
	terminal	{ cell: "LUT__3861" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n839"
	terminal	{ cell: "LUT__3863" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n851"
	terminal	{ cell: "LUT__3879" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n850"
	terminal	{ cell: "LUT__3881" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n869"
	terminal	{ cell: "LUT__3882" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n868"
	terminal	{ cell: "LUT__3883" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n867"
	terminal	{ cell: "LUT__3884" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n866"
	terminal	{ cell: "LUT__3885" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n865"
	terminal	{ cell: "LUT__3886" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n864"
	terminal	{ cell: "LUT__3887" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n863"
	terminal	{ cell: "LUT__3888" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n878"
	terminal	{ cell: "LUT__3896" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n877"
	terminal	{ cell: "LUT__3900" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n876"
	terminal	{ cell: "LUT__3904" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n875"
	terminal	{ cell: "LUT__3908" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n874"
	terminal	{ cell: "LUT__3912" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n873"
	terminal	{ cell: "LUT__3916" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n872"
	terminal	{ cell: "LUT__3920" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n828"
	terminal	{ cell: "LUT__3929" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "D" }
 }
net {
	name: "ceg_net1531"
	terminal	{ cell: "LUT__3930" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n827"
	terminal	{ cell: "LUT__3933" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/n826"
	terminal	{ cell: "LUT__3936" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "D" }
 }
net {
	name: "n2721"
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CO" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "CI" }
 }
net {
	name: "n2720"
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CO" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "CI" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVrange"
	terminal	{ cell: "LUT__3942" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n253"
	terminal	{ cell: "LUT__3943" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "D" }
 }
net {
	name: "ceg_net941"
	terminal	{ cell: "LUT__3944" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n252"
	terminal	{ cell: "LUT__3945" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n251"
	terminal	{ cell: "LUT__3947" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n250"
	terminal	{ cell: "LUT__3948" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n249"
	terminal	{ cell: "LUT__3950" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n248"
	terminal	{ cell: "LUT__3952" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n247"
	terminal	{ cell: "LUT__3953" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n246"
	terminal	{ cell: "LUT__3955" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n245"
	terminal	{ cell: "LUT__3957" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n244"
	terminal	{ cell: "LUT__3958" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n700"
	terminal	{ cell: "LUT__3959" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n705"
	terminal	{ cell: "LUT__3960" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n710"
	terminal	{ cell: "LUT__3961" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n715"
	terminal	{ cell: "LUT__3963" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n720"
	terminal	{ cell: "LUT__3965" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n725"
	terminal	{ cell: "LUT__3966" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n730"
	terminal	{ cell: "LUT__3967" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n735"
	terminal	{ cell: "LUT__3969" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n740"
	terminal	{ cell: "LUT__3970" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n745"
	terminal	{ cell: "LUT__3971" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n750"
	terminal	{ cell: "LUT__3974" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n755"
	terminal	{ cell: "LUT__3975" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n760"
	terminal	{ cell: "LUT__3977" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n765"
	terminal	{ cell: "LUT__3979" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n770"
	terminal	{ cell: "LUT__3980" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n780"
	terminal	{ cell: "LUT__3981" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n785"
	terminal	{ cell: "LUT__3982" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n790"
	terminal	{ cell: "LUT__3983" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n795"
	terminal	{ cell: "LUT__3984" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n800"
	terminal	{ cell: "LUT__3985" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n805"
	terminal	{ cell: "LUT__3986" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/inst_adv7511_config/n810"
	terminal	{ cell: "LUT__3987" port: "out" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n131"
	terminal	{ cell: "LUT__3989" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/equal_12/n23"
	terminal	{ cell: "LUT__3993" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CE" }
	terminal	{ cell: "LUT__3998" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4023" port: "in[2]" }
	terminal	{ cell: "LUT__4056" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4023" port: "in[0]" }
	terminal	{ cell: "LUT__4056" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qVde"
	terminal	{ cell: "LUT__3997" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n267"
	terminal	{ cell: "LUT__3998" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "SR" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "SR" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rHSync[3]"
	terminal	{ cell: "LUT__3999" port: "out" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n130"
	terminal	{ cell: "LUT__4000" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n129"
	terminal	{ cell: "LUT__4001" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n126"
	terminal	{ cell: "LUT__4002" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n125"
	terminal	{ cell: "LUT__4003" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/n121"
	terminal	{ cell: "LUT__4004" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/qHrange"
	terminal	{ cell: "LUT__4007" port: "out" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVSync[3]"
	terminal	{ cell: "LUT__4008" port: "out" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/mVideoTimingGen/rVde[3]"
	terminal	{ cell: "LUT__4009" port: "out" }
	terminal	{ cell: "oAdv7511De~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4024" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/qFullAllmost"
	terminal	{ cell: "LUT__4070" port: "out" }
	terminal	{ cell: "wVideofull~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4016" port: "in[0]" }
	terminal	{ cell: "LUT__4033" port: "in[1]" }
	terminal	{ cell: "LUT__4061" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4016" port: "in[2]" }
	terminal	{ cell: "LUT__4034" port: "in[0]" }
	terminal	{ cell: "LUT__4050" port: "in[3]" }
	terminal	{ cell: "LUT__4067" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4010" port: "in[0]" }
	terminal	{ cell: "LUT__4063" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4014" port: "in[0]" }
	terminal	{ cell: "LUT__4036" port: "in[0]" }
	terminal	{ cell: "LUT__4062" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4012" port: "in[0]" }
	terminal	{ cell: "LUT__4062" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4015" port: "in[0]" }
	terminal	{ cell: "LUT__4037" port: "in[0]" }
	terminal	{ cell: "LUT__4038" port: "in[0]" }
	terminal	{ cell: "LUT__4060" port: "in[3]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4011" port: "in[0]" }
	terminal	{ cell: "LUT__4037" port: "in[1]" }
	terminal	{ cell: "LUT__4038" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4020" port: "in[0]" }
	terminal	{ cell: "LUT__4044" port: "in[0]" }
	terminal	{ cell: "LUT__4065" port: "in[1]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4019" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4018" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4086" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4082" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4084" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n455"
	terminal	{ cell: "LUT__4071" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n460"
	terminal	{ cell: "LUT__4072" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n465"
	terminal	{ cell: "LUT__4073" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n470"
	terminal	{ cell: "LUT__4074" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n475"
	terminal	{ cell: "LUT__4075" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n480"
	terminal	{ cell: "LUT__4076" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n485"
	terminal	{ cell: "LUT__4077" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n490"
	terminal	{ cell: "LUT__4078" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n495"
	terminal	{ cell: "LUT__4079" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n500"
	terminal	{ cell: "LUT__4080" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/n505"
	terminal	{ cell: "LUT__4081" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "D" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4089" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4085" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4083" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4088" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4085" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4083" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4084" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4082" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4086" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4088" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4096" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4093" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4092" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4097" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4094" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4090" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4096" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4094" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4091" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4093" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4092" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4090" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4091" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4098" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4099" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4101" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4105" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4102" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4100" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4104" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4099" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4104" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4101" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4098" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4100" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4102" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4112" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4109" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4108" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4113" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4110" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4106" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4112" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4110" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4107" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4109" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4108" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4106" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4107" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4120" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4114" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4116" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4121" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4118" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4117" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4120" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4115" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4115" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4117" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4116" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4114" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4118" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4122" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4125" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4124" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4129" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4126" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4123" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4128" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4125" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4128" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4124" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4122" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4123" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4126" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "I0" }
	terminal	{ cell: "LUT__4130" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i2" port: "I1" }
	terminal	{ cell: "LUT__4132" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i3" port: "I0" }
	terminal	{ cell: "LUT__4131" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/qRE"
	terminal	{ cell: "LUT__4137" port: "out" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CE" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CE" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i4" port: "I0" }
	terminal	{ cell: "LUT__4134" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i5" port: "I0" }
	terminal	{ cell: "LUT__4136" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i6" port: "I0" }
	terminal	{ cell: "LUT__4136" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i7" port: "I0" }
	terminal	{ cell: "LUT__4134" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i8" port: "I0" }
	terminal	{ cell: "LUT__4133" port: "in[0]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i9" port: "I0" }
	terminal	{ cell: "LUT__4131" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i10" port: "I0" }
	terminal	{ cell: "LUT__4130" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i11" port: "I0" }
	terminal	{ cell: "LUT__4132" port: "in[2]" }
 }
net {
	name: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]"
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "Q" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "D" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/add_15/i12" port: "I0" }
	terminal	{ cell: "LUT__4133" port: "in[2]" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__4138" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[0].mPulseGenerator/equal_12/n23"
	terminal	{ cell: "LUT__4142" port: "out" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "SR" }
	terminal	{ cell: "oLed[5]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "SR" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "SR" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/n50"
	terminal	{ cell: "LUT__4143" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[3].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__4144" port: "out" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/n50"
	terminal	{ cell: "LUT__4145" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "D" }
 }
net {
	name: "genblk1.genblk1[4].mPulseGenerator/equal_6/n5"
	terminal	{ cell: "LUT__4146" port: "out" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CE" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CE" }
 }
net {
	name: "n2186"
	terminal	{ cell: "LUT__4139" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__genblk1.genblk1[0].mPulseGenerator/add_8/i4" port: "I0" }
	terminal	{ cell: "LUT__4140" port: "in[0]" }
 }
net {
	name: "n2297"
	terminal	{ cell: "LUT__3992" port: "out" }
	terminal	{ cell: "AUX_ADD_CI__MVideoPostProcess/mVideoTimingGen/add_6/i4" port: "I0" }
	terminal	{ cell: "LUT__3993" port: "in[1]" }
 }
net {
	name: "n2407"
	terminal	{ cell: "LUT__3637" port: "out" }
	terminal	{ cell: "LUT__3641" port: "in[0]" }
 }
net {
	name: "n2408"
	terminal	{ cell: "LUT__3638" port: "out" }
	terminal	{ cell: "LUT__3641" port: "in[1]" }
 }
net {
	name: "n2409"
	terminal	{ cell: "LUT__3639" port: "out" }
	terminal	{ cell: "LUT__3641" port: "in[2]" }
 }
net {
	name: "n2410"
	terminal	{ cell: "LUT__3640" port: "out" }
	terminal	{ cell: "LUT__3641" port: "in[3]" }
 }
net {
	name: "n2411"
	terminal	{ cell: "LUT__3641" port: "out" }
	terminal	{ cell: "LUT__3643" port: "in[0]" }
 }
net {
	name: "n2412"
	terminal	{ cell: "LUT__3642" port: "out" }
	terminal	{ cell: "LUT__3643" port: "in[1]" }
 }
net {
	name: "n2413"
	terminal	{ cell: "LUT__3646" port: "out" }
	terminal	{ cell: "LUT__3650" port: "in[0]" }
 }
net {
	name: "n2414"
	terminal	{ cell: "LUT__3647" port: "out" }
	terminal	{ cell: "LUT__3650" port: "in[1]" }
 }
net {
	name: "n2415"
	terminal	{ cell: "LUT__3648" port: "out" }
	terminal	{ cell: "LUT__3650" port: "in[2]" }
 }
net {
	name: "n2416"
	terminal	{ cell: "LUT__3649" port: "out" }
	terminal	{ cell: "LUT__3650" port: "in[3]" }
 }
net {
	name: "n2417"
	terminal	{ cell: "LUT__3650" port: "out" }
	terminal	{ cell: "LUT__3652" port: "in[0]" }
 }
net {
	name: "n2418"
	terminal	{ cell: "LUT__3651" port: "out" }
	terminal	{ cell: "LUT__3652" port: "in[1]" }
 }
net {
	name: "n2419"
	terminal	{ cell: "LUT__3657" port: "out" }
	terminal	{ cell: "LUT__3659" port: "in[2]" }
	terminal	{ cell: "LUT__3667" port: "in[2]" }
	terminal	{ cell: "LUT__3671" port: "in[0]" }
	terminal	{ cell: "LUT__3674" port: "in[2]" }
 }
net {
	name: "n2420"
	terminal	{ cell: "LUT__3658" port: "out" }
	terminal	{ cell: "LUT__3659" port: "in[3]" }
	terminal	{ cell: "LUT__3671" port: "in[1]" }
 }
net {
	name: "n2421"
	terminal	{ cell: "LUT__3659" port: "out" }
	terminal	{ cell: "LUT__3668" port: "in[1]" }
	terminal	{ cell: "LUT__3669" port: "in[0]" }
 }
net {
	name: "n2422"
	terminal	{ cell: "LUT__3660" port: "out" }
	terminal	{ cell: "LUT__3663" port: "in[3]" }
	terminal	{ cell: "LUT__3668" port: "in[0]" }
	terminal	{ cell: "LUT__3669" port: "in[3]" }
 }
net {
	name: "n2423"
	terminal	{ cell: "LUT__3661" port: "out" }
	terminal	{ cell: "LUT__3663" port: "in[1]" }
 }
net {
	name: "n2424"
	terminal	{ cell: "LUT__3662" port: "out" }
	terminal	{ cell: "LUT__3663" port: "in[0]" }
 }
net {
	name: "n2425"
	terminal	{ cell: "LUT__3663" port: "out" }
	terminal	{ cell: "LUT__3668" port: "in[2]" }
 }
net {
	name: "n2426"
	terminal	{ cell: "LUT__3664" port: "out" }
	terminal	{ cell: "LUT__3667" port: "in[0]" }
 }
net {
	name: "n2427"
	terminal	{ cell: "LUT__3665" port: "out" }
	terminal	{ cell: "LUT__3667" port: "in[1]" }
 }
net {
	name: "n2428"
	terminal	{ cell: "LUT__3666" port: "out" }
	terminal	{ cell: "LUT__3667" port: "in[3]" }
 }
net {
	name: "n2429"
	terminal	{ cell: "LUT__3667" port: "out" }
	terminal	{ cell: "LUT__3668" port: "in[3]" }
 }
net {
	name: "n2430"
	terminal	{ cell: "LUT__3668" port: "out" }
	terminal	{ cell: "LUT__3681" port: "in[2]" }
 }
net {
	name: "n2431"
	terminal	{ cell: "LUT__3669" port: "out" }
	terminal	{ cell: "LUT__3681" port: "in[0]" }
 }
net {
	name: "n2432"
	terminal	{ cell: "LUT__3670" port: "out" }
	terminal	{ cell: "LUT__3672" port: "in[1]" }
 }
net {
	name: "n2433"
	terminal	{ cell: "LUT__3671" port: "out" }
	terminal	{ cell: "LUT__3672" port: "in[2]" }
 }
net {
	name: "n2434"
	terminal	{ cell: "LUT__3672" port: "out" }
	terminal	{ cell: "LUT__3681" port: "in[1]" }
 }
net {
	name: "n2435"
	terminal	{ cell: "LUT__3673" port: "out" }
	terminal	{ cell: "LUT__3674" port: "in[1]" }
 }
net {
	name: "n2436"
	terminal	{ cell: "LUT__3674" port: "out" }
	terminal	{ cell: "LUT__3680" port: "in[0]" }
 }
net {
	name: "n2437"
	terminal	{ cell: "LUT__3675" port: "out" }
	terminal	{ cell: "LUT__3677" port: "in[1]" }
 }
net {
	name: "n2438"
	terminal	{ cell: "LUT__3676" port: "out" }
	terminal	{ cell: "LUT__3677" port: "in[2]" }
 }
net {
	name: "n2439"
	terminal	{ cell: "LUT__3677" port: "out" }
	terminal	{ cell: "LUT__3680" port: "in[1]" }
 }
net {
	name: "n2440"
	terminal	{ cell: "LUT__3678" port: "out" }
	terminal	{ cell: "LUT__3679" port: "in[0]" }
 }
net {
	name: "n2441"
	terminal	{ cell: "LUT__3679" port: "out" }
	terminal	{ cell: "LUT__3680" port: "in[2]" }
 }
net {
	name: "n2442"
	terminal	{ cell: "LUT__3680" port: "out" }
	terminal	{ cell: "LUT__3681" port: "in[3]" }
 }
net {
	name: "n2443"
	terminal	{ cell: "LUT__3681" port: "out" }
	terminal	{ cell: "LUT__3682" port: "in[0]" }
	terminal	{ cell: "LUT__3687" port: "in[0]" }
 }
net {
	name: "n2444"
	terminal	{ cell: "LUT__3683" port: "out" }
	terminal	{ cell: "LUT__3684" port: "in[0]" }
 }
net {
	name: "n2445"
	terminal	{ cell: "LUT__3684" port: "out" }
	terminal	{ cell: "LUT__3686" port: "in[1]" }
	terminal	{ cell: "LUT__3687" port: "in[2]" }
 }
net {
	name: "n2446"
	terminal	{ cell: "LUT__3685" port: "out" }
	terminal	{ cell: "LUT__3686" port: "in[0]" }
	terminal	{ cell: "LUT__3687" port: "in[1]" }
 }
net {
	name: "n2447"
	terminal	{ cell: "LUT__3692" port: "out" }
	terminal	{ cell: "LUT__3693" port: "in[0]" }
	terminal	{ cell: "LUT__3694" port: "in[0]" }
	terminal	{ cell: "LUT__3695" port: "in[0]" }
	terminal	{ cell: "LUT__3696" port: "in[0]" }
 }
net {
	name: "n2448"
	terminal	{ cell: "LUT__3696" port: "out" }
	terminal	{ cell: "LUT__3697" port: "in[0]" }
	terminal	{ cell: "LUT__3698" port: "in[0]" }
	terminal	{ cell: "LUT__3699" port: "in[0]" }
 }
net {
	name: "n2449"
	terminal	{ cell: "LUT__3700" port: "out" }
	terminal	{ cell: "LUT__3704" port: "in[0]" }
 }
net {
	name: "n2450"
	terminal	{ cell: "LUT__3701" port: "out" }
	terminal	{ cell: "LUT__3704" port: "in[1]" }
 }
net {
	name: "n2451"
	terminal	{ cell: "LUT__3702" port: "out" }
	terminal	{ cell: "LUT__3704" port: "in[2]" }
 }
net {
	name: "n2452"
	terminal	{ cell: "LUT__3703" port: "out" }
	terminal	{ cell: "LUT__3704" port: "in[3]" }
 }
net {
	name: "n2453"
	terminal	{ cell: "LUT__3704" port: "out" }
	terminal	{ cell: "LUT__3706" port: "in[1]" }
 }
net {
	name: "n2454"
	terminal	{ cell: "LUT__3705" port: "out" }
	terminal	{ cell: "LUT__3706" port: "in[0]" }
 }
net {
	name: "n2455"
	terminal	{ cell: "LUT__3709" port: "out" }
	terminal	{ cell: "LUT__3713" port: "in[0]" }
	terminal	{ cell: "LUT__3719" port: "in[1]" }
	terminal	{ cell: "LUT__3724" port: "in[1]" }
 }
net {
	name: "n2456"
	terminal	{ cell: "LUT__3710" port: "out" }
	terminal	{ cell: "LUT__3711" port: "in[2]" }
 }
net {
	name: "n2457"
	terminal	{ cell: "LUT__3711" port: "out" }
	terminal	{ cell: "LUT__3713" port: "in[1]" }
	terminal	{ cell: "LUT__3723" port: "in[1]" }
 }
net {
	name: "n2458"
	terminal	{ cell: "LUT__3712" port: "out" }
	terminal	{ cell: "LUT__3713" port: "in[2]" }
 }
net {
	name: "n2459"
	terminal	{ cell: "LUT__3713" port: "out" }
	terminal	{ cell: "LUT__3715" port: "in[2]" }
	terminal	{ cell: "LUT__3728" port: "in[1]" }
 }
net {
	name: "n2460"
	terminal	{ cell: "LUT__3714" port: "out" }
	terminal	{ cell: "LUT__3715" port: "in[3]" }
 }
net {
	name: "n2461"
	terminal	{ cell: "LUT__3717" port: "out" }
	terminal	{ cell: "LUT__3718" port: "in[0]" }
	terminal	{ cell: "LUT__3724" port: "in[2]" }
	terminal	{ cell: "LUT__3743" port: "in[0]" }
 }
net {
	name: "n2462"
	terminal	{ cell: "LUT__3718" port: "out" }
	terminal	{ cell: "LUT__3719" port: "in[2]" }
 }
net {
	name: "n2463"
	terminal	{ cell: "LUT__3719" port: "out" }
	terminal	{ cell: "LUT__3729" port: "in[1]" }
 }
net {
	name: "n2464"
	terminal	{ cell: "LUT__3720" port: "out" }
	terminal	{ cell: "LUT__3722" port: "in[0]" }
 }
net {
	name: "n2465"
	terminal	{ cell: "LUT__3721" port: "out" }
	terminal	{ cell: "LUT__3722" port: "in[1]" }
 }
net {
	name: "n2466"
	terminal	{ cell: "LUT__3722" port: "out" }
	terminal	{ cell: "LUT__3723" port: "in[0]" }
	terminal	{ cell: "LUT__3725" port: "in[1]" }
 }
net {
	name: "n2467"
	terminal	{ cell: "LUT__3723" port: "out" }
	terminal	{ cell: "LUT__3729" port: "in[0]" }
 }
net {
	name: "n2468"
	terminal	{ cell: "LUT__3724" port: "out" }
	terminal	{ cell: "LUT__3725" port: "in[0]" }
 }
net {
	name: "n2469"
	terminal	{ cell: "LUT__3725" port: "out" }
	terminal	{ cell: "LUT__3728" port: "in[0]" }
 }
net {
	name: "n2470"
	terminal	{ cell: "LUT__3726" port: "out" }
	terminal	{ cell: "LUT__3727" port: "in[0]" }
 }
net {
	name: "n2471"
	terminal	{ cell: "LUT__3727" port: "out" }
	terminal	{ cell: "LUT__3728" port: "in[2]" }
 }
net {
	name: "n2472"
	terminal	{ cell: "LUT__3728" port: "out" }
	terminal	{ cell: "LUT__3729" port: "in[2]" }
 }
net {
	name: "n2473"
	terminal	{ cell: "LUT__3730" port: "out" }
	terminal	{ cell: "LUT__3732" port: "in[2]" }
 }
net {
	name: "n2474"
	terminal	{ cell: "LUT__3731" port: "out" }
	terminal	{ cell: "LUT__3732" port: "in[3]" }
 }
net {
	name: "n2475"
	terminal	{ cell: "LUT__3732" port: "out" }
	terminal	{ cell: "LUT__3735" port: "in[0]" }
 }
net {
	name: "n2476"
	terminal	{ cell: "LUT__3733" port: "out" }
	terminal	{ cell: "LUT__3735" port: "in[1]" }
 }
net {
	name: "n2477"
	terminal	{ cell: "LUT__3734" port: "out" }
	terminal	{ cell: "LUT__3735" port: "in[2]" }
 }
net {
	name: "n2478"
	terminal	{ cell: "LUT__3739" port: "out" }
	terminal	{ cell: "LUT__3740" port: "in[0]" }
	terminal	{ cell: "LUT__3741" port: "in[0]" }
	terminal	{ cell: "LUT__3742" port: "in[0]" }
	terminal	{ cell: "LUT__3743" port: "in[1]" }
 }
net {
	name: "n2479"
	terminal	{ cell: "LUT__3743" port: "out" }
	terminal	{ cell: "LUT__3744" port: "in[0]" }
	terminal	{ cell: "LUT__3745" port: "in[0]" }
 }
net {
	name: "n2480"
	terminal	{ cell: "LUT__3762" port: "out" }
	terminal	{ cell: "LUT__3763" port: "in[0]" }
 }
net {
	name: "n2481"
	terminal	{ cell: "LUT__3763" port: "out" }
	terminal	{ cell: "LUT__3765" port: "in[0]" }
 }
net {
	name: "n2482"
	terminal	{ cell: "LUT__3764" port: "out" }
	terminal	{ cell: "LUT__3765" port: "in[1]" }
 }
net {
	name: "n2483"
	terminal	{ cell: "LUT__3766" port: "out" }
	terminal	{ cell: "LUT__3768" port: "in[1]" }
 }
net {
	name: "n2484"
	terminal	{ cell: "LUT__3767" port: "out" }
	terminal	{ cell: "LUT__3768" port: "in[3]" }
 }
net {
	name: "n2485"
	terminal	{ cell: "LUT__3768" port: "out" }
	terminal	{ cell: "LUT__3770" port: "in[0]" }
	terminal	{ cell: "LUT__3776" port: "in[0]" }
	terminal	{ cell: "LUT__3782" port: "in[0]" }
 }
net {
	name: "n2486"
	terminal	{ cell: "LUT__3769" port: "out" }
	terminal	{ cell: "LUT__3770" port: "in[2]" }
	terminal	{ cell: "LUT__3776" port: "in[1]" }
 }
net {
	name: "n2487"
	terminal	{ cell: "LUT__3771" port: "out" }
	terminal	{ cell: "LUT__3772" port: "in[0]" }
	terminal	{ cell: "LUT__3984" port: "in[0]" }
	terminal	{ cell: "LUT__3985" port: "in[0]" }
	terminal	{ cell: "LUT__3986" port: "in[0]" }
 }
net {
	name: "n2488"
	terminal	{ cell: "LUT__3772" port: "out" }
	terminal	{ cell: "LUT__3773" port: "in[1]" }
	terminal	{ cell: "LUT__3987" port: "in[0]" }
 }
net {
	name: "n2489"
	terminal	{ cell: "LUT__3773" port: "out" }
	terminal	{ cell: "LUT__3775" port: "in[0]" }
 }
net {
	name: "n2490"
	terminal	{ cell: "LUT__3774" port: "out" }
	terminal	{ cell: "LUT__3775" port: "in[3]" }
	terminal	{ cell: "LUT__3944" port: "in[1]" }
 }
net {
	name: "n2491"
	terminal	{ cell: "LUT__3776" port: "out" }
	terminal	{ cell: "LUT__3777" port: "in[0]" }
	terminal	{ cell: "LUT__3944" port: "in[0]" }
 }
net {
	name: "n2492"
	terminal	{ cell: "LUT__3784" port: "out" }
	terminal	{ cell: "LUT__3785" port: "in[1]" }
	terminal	{ cell: "LUT__3790" port: "in[0]" }
	terminal	{ cell: "LUT__3791" port: "in[3]" }
	terminal	{ cell: "LUT__3794" port: "in[2]" }
	terminal	{ cell: "LUT__3798" port: "in[2]" }
	terminal	{ cell: "LUT__3803" port: "in[0]" }
	terminal	{ cell: "LUT__3805" port: "in[2]" }
	terminal	{ cell: "LUT__3808" port: "in[2]" }
	terminal	{ cell: "LUT__3811" port: "in[0]" }
	terminal	{ cell: "LUT__3815" port: "in[1]" }
	terminal	{ cell: "LUT__3829" port: "in[1]" }
	terminal	{ cell: "LUT__3833" port: "in[2]" }
	terminal	{ cell: "LUT__3835" port: "in[0]" }
	terminal	{ cell: "LUT__3846" port: "in[0]" }
	terminal	{ cell: "LUT__3848" port: "in[1]" }
	terminal	{ cell: "LUT__3878" port: "in[0]" }
	terminal	{ cell: "LUT__3890" port: "in[1]" }
	terminal	{ cell: "LUT__3930" port: "in[0]" }
 }
net {
	name: "n2493"
	terminal	{ cell: "LUT__3785" port: "out" }
	terminal	{ cell: "LUT__3788" port: "in[0]" }
 }
net {
	name: "n2494"
	terminal	{ cell: "LUT__3786" port: "out" }
	terminal	{ cell: "LUT__3788" port: "in[1]" }
	terminal	{ cell: "LUT__3815" port: "in[0]" }
 }
net {
	name: "n2495"
	terminal	{ cell: "LUT__3787" port: "out" }
	terminal	{ cell: "LUT__3788" port: "in[3]" }
	terminal	{ cell: "LUT__3790" port: "in[1]" }
	terminal	{ cell: "LUT__3793" port: "in[2]" }
	terminal	{ cell: "LUT__3809" port: "in[1]" }
	terminal	{ cell: "LUT__3811" port: "in[1]" }
	terminal	{ cell: "LUT__3815" port: "in[3]" }
	terminal	{ cell: "LUT__3818" port: "in[2]" }
	terminal	{ cell: "LUT__3822" port: "in[1]" }
	terminal	{ cell: "LUT__3827" port: "in[0]" }
	terminal	{ cell: "LUT__3846" port: "in[2]" }
	terminal	{ cell: "LUT__3879" port: "in[1]" }
	terminal	{ cell: "LUT__3881" port: "in[1]" }
 }
net {
	name: "n2496"
	terminal	{ cell: "LUT__3788" port: "out" }
	terminal	{ cell: "LUT__3789" port: "in[1]" }
	terminal	{ cell: "LUT__3820" port: "in[2]" }
	terminal	{ cell: "LUT__3853" port: "in[2]" }
	terminal	{ cell: "LUT__3854" port: "in[3]" }
	terminal	{ cell: "LUT__3856" port: "in[1]" }
	terminal	{ cell: "LUT__3858" port: "in[2]" }
	terminal	{ cell: "LUT__3859" port: "in[3]" }
	terminal	{ cell: "LUT__3861" port: "in[0]" }
	terminal	{ cell: "LUT__3863" port: "in[2]" }
 }
net {
	name: "n2497"
	terminal	{ cell: "LUT__3791" port: "out" }
	terminal	{ cell: "LUT__3793" port: "in[0]" }
	terminal	{ cell: "LUT__3842" port: "in[2]" }
	terminal	{ cell: "LUT__3852" port: "in[0]" }
 }
net {
	name: "n2498"
	terminal	{ cell: "LUT__3792" port: "out" }
	terminal	{ cell: "LUT__3793" port: "in[3]" }
 }
net {
	name: "n2499"
	terminal	{ cell: "LUT__3794" port: "out" }
	terminal	{ cell: "LUT__3799" port: "in[2]" }
 }
net {
	name: "n2500"
	terminal	{ cell: "LUT__3795" port: "out" }
	terminal	{ cell: "LUT__3799" port: "in[0]" }
	terminal	{ cell: "LUT__3829" port: "in[2]" }
	terminal	{ cell: "LUT__3833" port: "in[1]" }
	terminal	{ cell: "LUT__3932" port: "in[3]" }
	terminal	{ cell: "LUT__3934" port: "in[1]" }
 }
net {
	name: "n2501"
	terminal	{ cell: "LUT__3796" port: "out" }
	terminal	{ cell: "LUT__3798" port: "in[1]" }
	terminal	{ cell: "LUT__3803" port: "in[1]" }
	terminal	{ cell: "LUT__3826" port: "in[2]" }
	terminal	{ cell: "LUT__3843" port: "in[0]" }
 }
net {
	name: "n2502"
	terminal	{ cell: "LUT__3797" port: "out" }
	terminal	{ cell: "LUT__3798" port: "in[0]" }
	terminal	{ cell: "LUT__3817" port: "in[1]" }
	terminal	{ cell: "LUT__3826" port: "in[1]" }
	terminal	{ cell: "LUT__3931" port: "in[0]" }
 }
net {
	name: "n2503"
	terminal	{ cell: "LUT__3798" port: "out" }
	terminal	{ cell: "LUT__3799" port: "in[1]" }
	terminal	{ cell: "LUT__3843" port: "in[2]" }
	terminal	{ cell: "LUT__3849" port: "in[0]" }
 }
net {
	name: "n2504"
	terminal	{ cell: "LUT__3799" port: "out" }
	terminal	{ cell: "LUT__3802" port: "in[0]" }
 }
net {
	name: "n2505"
	terminal	{ cell: "LUT__3800" port: "out" }
	terminal	{ cell: "LUT__3801" port: "in[0]" }
	terminal	{ cell: "LUT__3818" port: "in[0]" }
	terminal	{ cell: "LUT__3844" port: "in[2]" }
 }
net {
	name: "n2506"
	terminal	{ cell: "LUT__3801" port: "out" }
	terminal	{ cell: "LUT__3802" port: "in[1]" }
 }
net {
	name: "n2507"
	terminal	{ cell: "LUT__3802" port: "out" }
	terminal	{ cell: "LUT__3813" port: "in[1]" }
 }
net {
	name: "n2508"
	terminal	{ cell: "LUT__3803" port: "out" }
	terminal	{ cell: "LUT__3804" port: "in[2]" }
	terminal	{ cell: "LUT__3824" port: "in[1]" }
 }
net {
	name: "n2509"
	terminal	{ cell: "LUT__3804" port: "out" }
	terminal	{ cell: "LUT__3810" port: "in[1]" }
 }
net {
	name: "n2510"
	terminal	{ cell: "LUT__3805" port: "out" }
	terminal	{ cell: "LUT__3809" port: "in[0]" }
 }
net {
	name: "n2511"
	terminal	{ cell: "LUT__3806" port: "out" }
	terminal	{ cell: "LUT__3808" port: "in[1]" }
 }
net {
	name: "n2512"
	terminal	{ cell: "LUT__3807" port: "out" }
	terminal	{ cell: "LUT__3808" port: "in[3]" }
	terminal	{ cell: "LUT__3819" port: "in[0]" }
	terminal	{ cell: "LUT__3824" port: "in[0]" }
 }
net {
	name: "n2513"
	terminal	{ cell: "LUT__3808" port: "out" }
	terminal	{ cell: "LUT__3809" port: "in[3]" }
 }
net {
	name: "n2514"
	terminal	{ cell: "LUT__3809" port: "out" }
	terminal	{ cell: "LUT__3810" port: "in[2]" }
 }
net {
	name: "n2515"
	terminal	{ cell: "LUT__3810" port: "out" }
	terminal	{ cell: "LUT__3813" port: "in[0]" }
 }
net {
	name: "n2516"
	terminal	{ cell: "LUT__3811" port: "out" }
	terminal	{ cell: "LUT__3812" port: "in[0]" }
	terminal	{ cell: "LUT__3936" port: "in[3]" }
 }
net {
	name: "n2517"
	terminal	{ cell: "LUT__3812" port: "out" }
	terminal	{ cell: "LUT__3813" port: "in[3]" }
 }
net {
	name: "n2518"
	terminal	{ cell: "LUT__3814" port: "out" }
	terminal	{ cell: "LUT__3816" port: "in[1]" }
 }
net {
	name: "n2519"
	terminal	{ cell: "LUT__3817" port: "out" }
	terminal	{ cell: "LUT__3819" port: "in[1]" }
 }
net {
	name: "n2520"
	terminal	{ cell: "LUT__3818" port: "out" }
	terminal	{ cell: "LUT__3819" port: "in[3]" }
 }
net {
	name: "n2521"
	terminal	{ cell: "LUT__3820" port: "out" }
	terminal	{ cell: "LUT__3824" port: "in[2]" }
 }
net {
	name: "n2522"
	terminal	{ cell: "LUT__3821" port: "out" }
	terminal	{ cell: "LUT__3822" port: "in[0]" }
	terminal	{ cell: "LUT__3849" port: "in[2]" }
	terminal	{ cell: "LUT__3893" port: "in[3]" }
	terminal	{ cell: "LUT__3900" port: "in[1]" }
	terminal	{ cell: "LUT__3904" port: "in[1]" }
	terminal	{ cell: "LUT__3906" port: "in[3]" }
	terminal	{ cell: "LUT__3910" port: "in[3]" }
	terminal	{ cell: "LUT__3914" port: "in[3]" }
	terminal	{ cell: "LUT__3920" port: "in[1]" }
	terminal	{ cell: "LUT__3930" port: "in[1]" }
 }
net {
	name: "n2523"
	terminal	{ cell: "LUT__3823" port: "out" }
	terminal	{ cell: "LUT__3824" port: "in[3]" }
 }
net {
	name: "n2524"
	terminal	{ cell: "LUT__3826" port: "out" }
	terminal	{ cell: "LUT__3828" port: "in[0]" }
	terminal	{ cell: "LUT__3891" port: "in[0]" }
	terminal	{ cell: "LUT__3892" port: "in[2]" }
	terminal	{ cell: "LUT__3897" port: "in[3]" }
	terminal	{ cell: "LUT__3901" port: "in[3]" }
	terminal	{ cell: "LUT__3905" port: "in[2]" }
	terminal	{ cell: "LUT__3909" port: "in[2]" }
	terminal	{ cell: "LUT__3913" port: "in[2]" }
	terminal	{ cell: "LUT__3917" port: "in[3]" }
 }
net {
	name: "n2525"
	terminal	{ cell: "LUT__3827" port: "out" }
	terminal	{ cell: "LUT__3828" port: "in[2]" }
 }
net {
	name: "n2526"
	terminal	{ cell: "LUT__3828" port: "out" }
	terminal	{ cell: "LUT__3832" port: "in[1]" }
 }
net {
	name: "n2527"
	terminal	{ cell: "LUT__3829" port: "out" }
	terminal	{ cell: "LUT__3830" port: "in[1]" }
	terminal	{ cell: "LUT__3895" port: "in[2]" }
	terminal	{ cell: "LUT__3898" port: "in[2]" }
	terminal	{ cell: "LUT__3902" port: "in[2]" }
	terminal	{ cell: "LUT__3907" port: "in[2]" }
	terminal	{ cell: "LUT__3911" port: "in[2]" }
	terminal	{ cell: "LUT__3915" port: "in[2]" }
	terminal	{ cell: "LUT__3918" port: "in[2]" }
	terminal	{ cell: "LUT__3931" port: "in[1]" }
	terminal	{ cell: "LUT__3936" port: "in[0]" }
 }
net {
	name: "n2528"
	terminal	{ cell: "LUT__3830" port: "out" }
	terminal	{ cell: "LUT__3832" port: "in[0]" }
 }
net {
	name: "n2529"
	terminal	{ cell: "LUT__3831" port: "out" }
	terminal	{ cell: "LUT__3832" port: "in[2]" }
	terminal	{ cell: "LUT__3850" port: "in[2]" }
	terminal	{ cell: "LUT__3894" port: "in[1]" }
	terminal	{ cell: "LUT__3933" port: "in[1]" }
 }
net {
	name: "n2530"
	terminal	{ cell: "LUT__3833" port: "out" }
	terminal	{ cell: "LUT__3837" port: "in[0]" }
 }
net {
	name: "n2531"
	terminal	{ cell: "LUT__3834" port: "out" }
	terminal	{ cell: "LUT__3837" port: "in[1]" }
	terminal	{ cell: "LUT__3934" port: "in[0]" }
 }
net {
	name: "n2532"
	terminal	{ cell: "LUT__3835" port: "out" }
	terminal	{ cell: "LUT__3836" port: "in[0]" }
	terminal	{ cell: "LUT__3933" port: "in[3]" }
	terminal	{ cell: "LUT__3934" port: "in[2]" }
 }
net {
	name: "n2533"
	terminal	{ cell: "LUT__3836" port: "out" }
	terminal	{ cell: "LUT__3837" port: "in[2]" }
 }
net {
	name: "n2536"
	terminal	{ cell: "LUT__3842" port: "out" }
	terminal	{ cell: "LUT__3845" port: "in[1]" }
 }
net {
	name: "n2537"
	terminal	{ cell: "LUT__3843" port: "out" }
	terminal	{ cell: "LUT__3845" port: "in[0]" }
 }
net {
	name: "n2538"
	terminal	{ cell: "LUT__3844" port: "out" }
	terminal	{ cell: "LUT__3845" port: "in[2]" }
 }
net {
	name: "n2539"
	terminal	{ cell: "LUT__3845" port: "out" }
	terminal	{ cell: "LUT__3847" port: "in[1]" }
 }
net {
	name: "n2540"
	terminal	{ cell: "LUT__3846" port: "out" }
	terminal	{ cell: "LUT__3847" port: "in[0]" }
 }
net {
	name: "n2541"
	terminal	{ cell: "LUT__3848" port: "out" }
	terminal	{ cell: "LUT__3849" port: "in[1]" }
	terminal	{ cell: "LUT__3929" port: "in[1]" }
 }
net {
	name: "n2542"
	terminal	{ cell: "LUT__3851" port: "out" }
	terminal	{ cell: "LUT__3852" port: "in[1]" }
 }
net {
	name: "n2543"
	terminal	{ cell: "LUT__3855" port: "out" }
	terminal	{ cell: "LUT__3856" port: "in[0]" }
 }
net {
	name: "n2544"
	terminal	{ cell: "LUT__3857" port: "out" }
	terminal	{ cell: "LUT__3858" port: "in[0]" }
	terminal	{ cell: "LUT__3859" port: "in[0]" }
	terminal	{ cell: "LUT__3860" port: "in[0]" }
	terminal	{ cell: "LUT__3862" port: "in[0]" }
 }
net {
	name: "n2545"
	terminal	{ cell: "LUT__3860" port: "out" }
	terminal	{ cell: "LUT__3861" port: "in[1]" }
 }
net {
	name: "n2546"
	terminal	{ cell: "LUT__3862" port: "out" }
	terminal	{ cell: "LUT__3863" port: "in[0]" }
 }
net {
	name: "n2553"
	terminal	{ cell: "LUT__3878" port: "out" }
	terminal	{ cell: "LUT__3879" port: "in[0]" }
	terminal	{ cell: "LUT__3880" port: "in[0]" }
 }
net {
	name: "n2554"
	terminal	{ cell: "LUT__3880" port: "out" }
	terminal	{ cell: "LUT__3881" port: "in[0]" }
 }
net {
	name: "n2555"
	terminal	{ cell: "LUT__3889" port: "out" }
	terminal	{ cell: "LUT__3896" port: "in[1]" }
	terminal	{ cell: "LUT__3899" port: "in[1]" }
	terminal	{ cell: "LUT__3903" port: "in[1]" }
	terminal	{ cell: "LUT__3908" port: "in[1]" }
	terminal	{ cell: "LUT__3912" port: "in[1]" }
	terminal	{ cell: "LUT__3916" port: "in[1]" }
	terminal	{ cell: "LUT__3919" port: "in[1]" }
 }
net {
	name: "n2556"
	terminal	{ cell: "LUT__3890" port: "out" }
	terminal	{ cell: "LUT__3891" port: "in[1]" }
	terminal	{ cell: "LUT__3892" port: "in[1]" }
	terminal	{ cell: "LUT__3897" port: "in[0]" }
	terminal	{ cell: "LUT__3901" port: "in[0]" }
	terminal	{ cell: "LUT__3905" port: "in[1]" }
	terminal	{ cell: "LUT__3909" port: "in[1]" }
	terminal	{ cell: "LUT__3913" port: "in[1]" }
	terminal	{ cell: "LUT__3917" port: "in[0]" }
 }
net {
	name: "n2557"
	terminal	{ cell: "LUT__3891" port: "out" }
	terminal	{ cell: "LUT__3893" port: "in[0]" }
	terminal	{ cell: "LUT__3906" port: "in[0]" }
	terminal	{ cell: "LUT__3910" port: "in[0]" }
	terminal	{ cell: "LUT__3914" port: "in[0]" }
 }
net {
	name: "n2558"
	terminal	{ cell: "LUT__3892" port: "out" }
	terminal	{ cell: "LUT__3893" port: "in[2]" }
 }
net {
	name: "n2559"
	terminal	{ cell: "LUT__3893" port: "out" }
	terminal	{ cell: "LUT__3896" port: "in[2]" }
 }
net {
	name: "n2560"
	terminal	{ cell: "LUT__3894" port: "out" }
	terminal	{ cell: "LUT__3895" port: "in[3]" }
	terminal	{ cell: "LUT__3898" port: "in[3]" }
	terminal	{ cell: "LUT__3902" port: "in[3]" }
	terminal	{ cell: "LUT__3907" port: "in[3]" }
	terminal	{ cell: "LUT__3911" port: "in[3]" }
	terminal	{ cell: "LUT__3915" port: "in[3]" }
	terminal	{ cell: "LUT__3918" port: "in[3]" }
 }
net {
	name: "n2561"
	terminal	{ cell: "LUT__3895" port: "out" }
	terminal	{ cell: "LUT__3896" port: "in[3]" }
 }
net {
	name: "n2562"
	terminal	{ cell: "LUT__3897" port: "out" }
	terminal	{ cell: "LUT__3900" port: "in[0]" }
 }
net {
	name: "n2563"
	terminal	{ cell: "LUT__3898" port: "out" }
	terminal	{ cell: "LUT__3899" port: "in[2]" }
 }
net {
	name: "n2564"
	terminal	{ cell: "LUT__3899" port: "out" }
	terminal	{ cell: "LUT__3900" port: "in[2]" }
 }
net {
	name: "n2565"
	terminal	{ cell: "LUT__3901" port: "out" }
	terminal	{ cell: "LUT__3904" port: "in[0]" }
 }
net {
	name: "n2566"
	terminal	{ cell: "LUT__3902" port: "out" }
	terminal	{ cell: "LUT__3903" port: "in[2]" }
 }
net {
	name: "n2567"
	terminal	{ cell: "LUT__3903" port: "out" }
	terminal	{ cell: "LUT__3904" port: "in[2]" }
 }
net {
	name: "n2568"
	terminal	{ cell: "LUT__3905" port: "out" }
	terminal	{ cell: "LUT__3906" port: "in[2]" }
 }
net {
	name: "n2569"
	terminal	{ cell: "LUT__3906" port: "out" }
	terminal	{ cell: "LUT__3908" port: "in[2]" }
 }
net {
	name: "n2570"
	terminal	{ cell: "LUT__3907" port: "out" }
	terminal	{ cell: "LUT__3908" port: "in[3]" }
 }
net {
	name: "n2571"
	terminal	{ cell: "LUT__3909" port: "out" }
	terminal	{ cell: "LUT__3910" port: "in[2]" }
 }
net {
	name: "n2572"
	terminal	{ cell: "LUT__3910" port: "out" }
	terminal	{ cell: "LUT__3912" port: "in[2]" }
 }
net {
	name: "n2573"
	terminal	{ cell: "LUT__3911" port: "out" }
	terminal	{ cell: "LUT__3912" port: "in[3]" }
 }
net {
	name: "n2574"
	terminal	{ cell: "LUT__3913" port: "out" }
	terminal	{ cell: "LUT__3914" port: "in[2]" }
 }
net {
	name: "n2575"
	terminal	{ cell: "LUT__3914" port: "out" }
	terminal	{ cell: "LUT__3916" port: "in[2]" }
 }
net {
	name: "n2576"
	terminal	{ cell: "LUT__3915" port: "out" }
	terminal	{ cell: "LUT__3916" port: "in[3]" }
 }
net {
	name: "n2577"
	terminal	{ cell: "LUT__3917" port: "out" }
	terminal	{ cell: "LUT__3920" port: "in[0]" }
 }
net {
	name: "n2578"
	terminal	{ cell: "LUT__3918" port: "out" }
	terminal	{ cell: "LUT__3919" port: "in[2]" }
 }
net {
	name: "n2579"
	terminal	{ cell: "LUT__3919" port: "out" }
	terminal	{ cell: "LUT__3920" port: "in[2]" }
 }
net {
	name: "n2580"
	terminal	{ cell: "LUT__3928" port: "out" }
	terminal	{ cell: "LUT__3929" port: "in[0]" }
 }
net {
	name: "n2581"
	terminal	{ cell: "LUT__3931" port: "out" }
	terminal	{ cell: "LUT__3933" port: "in[2]" }
 }
net {
	name: "n2582"
	terminal	{ cell: "LUT__3932" port: "out" }
	terminal	{ cell: "LUT__3933" port: "in[0]" }
 }
net {
	name: "n2583"
	terminal	{ cell: "LUT__3934" port: "out" }
	terminal	{ cell: "LUT__3935" port: "in[0]" }
 }
net {
	name: "n2584"
	terminal	{ cell: "LUT__3935" port: "out" }
	terminal	{ cell: "LUT__3936" port: "in[2]" }
 }
net {
	name: "n2585"
	terminal	{ cell: "LUT__3937" port: "out" }
	terminal	{ cell: "LUT__3938" port: "in[0]" }
 }
net {
	name: "n2586"
	terminal	{ cell: "LUT__3938" port: "out" }
	terminal	{ cell: "LUT__3942" port: "in[1]" }
	terminal	{ cell: "LUT__3988" port: "in[1]" }
 }
net {
	name: "n2587"
	terminal	{ cell: "LUT__3939" port: "out" }
	terminal	{ cell: "LUT__3942" port: "in[0]" }
 }
net {
	name: "n2588"
	terminal	{ cell: "LUT__3940" port: "out" }
	terminal	{ cell: "LUT__3941" port: "in[3]" }
	terminal	{ cell: "LUT__3995" port: "in[1]" }
 }
net {
	name: "n2589"
	terminal	{ cell: "LUT__3941" port: "out" }
	terminal	{ cell: "LUT__3942" port: "in[3]" }
	terminal	{ cell: "LUT__3988" port: "in[0]" }
 }
net {
	name: "n2590"
	terminal	{ cell: "LUT__3946" port: "out" }
	terminal	{ cell: "LUT__3947" port: "in[0]" }
	terminal	{ cell: "LUT__3948" port: "in[0]" }
	terminal	{ cell: "LUT__3949" port: "in[0]" }
 }
net {
	name: "n2591"
	terminal	{ cell: "LUT__3949" port: "out" }
	terminal	{ cell: "LUT__3950" port: "in[0]" }
	terminal	{ cell: "LUT__3951" port: "in[0]" }
 }
net {
	name: "n2592"
	terminal	{ cell: "LUT__3951" port: "out" }
	terminal	{ cell: "LUT__3952" port: "in[0]" }
	terminal	{ cell: "LUT__3953" port: "in[0]" }
	terminal	{ cell: "LUT__3954" port: "in[0]" }
	terminal	{ cell: "LUT__3956" port: "in[0]" }
 }
net {
	name: "n2593"
	terminal	{ cell: "LUT__3954" port: "out" }
	terminal	{ cell: "LUT__3955" port: "in[0]" }
 }
net {
	name: "n2594"
	terminal	{ cell: "LUT__3956" port: "out" }
	terminal	{ cell: "LUT__3957" port: "in[0]" }
	terminal	{ cell: "LUT__3958" port: "in[0]" }
 }
net {
	name: "n2595"
	terminal	{ cell: "LUT__3962" port: "out" }
	terminal	{ cell: "LUT__3963" port: "in[0]" }
	terminal	{ cell: "LUT__3964" port: "in[0]" }
 }
net {
	name: "n2596"
	terminal	{ cell: "LUT__3964" port: "out" }
	terminal	{ cell: "LUT__3965" port: "in[0]" }
	terminal	{ cell: "LUT__3966" port: "in[0]" }
	terminal	{ cell: "LUT__3967" port: "in[0]" }
	terminal	{ cell: "LUT__3968" port: "in[0]" }
 }
net {
	name: "n2597"
	terminal	{ cell: "LUT__3968" port: "out" }
	terminal	{ cell: "LUT__3969" port: "in[0]" }
	terminal	{ cell: "LUT__3970" port: "in[0]" }
	terminal	{ cell: "LUT__3971" port: "in[0]" }
	terminal	{ cell: "LUT__3973" port: "in[0]" }
	terminal	{ cell: "LUT__3978" port: "in[0]" }
 }
net {
	name: "n2598"
	terminal	{ cell: "LUT__3972" port: "out" }
	terminal	{ cell: "LUT__3973" port: "in[1]" }
	terminal	{ cell: "LUT__3978" port: "in[1]" }
 }
net {
	name: "n2599"
	terminal	{ cell: "LUT__3973" port: "out" }
	terminal	{ cell: "LUT__3974" port: "in[0]" }
	terminal	{ cell: "LUT__3975" port: "in[0]" }
	terminal	{ cell: "LUT__3977" port: "in[0]" }
 }
net {
	name: "n2600"
	terminal	{ cell: "LUT__3976" port: "out" }
	terminal	{ cell: "LUT__3977" port: "in[1]" }
	terminal	{ cell: "LUT__3978" port: "in[2]" }
 }
net {
	name: "n2601"
	terminal	{ cell: "LUT__3978" port: "out" }
	terminal	{ cell: "LUT__3979" port: "in[0]" }
	terminal	{ cell: "LUT__3980" port: "in[0]" }
 }
net {
	name: "n2602"
	terminal	{ cell: "LUT__3988" port: "out" }
	terminal	{ cell: "LUT__3989" port: "in[0]" }
	terminal	{ cell: "LUT__4000" port: "in[0]" }
	terminal	{ cell: "LUT__4001" port: "in[0]" }
	terminal	{ cell: "LUT__4002" port: "in[0]" }
	terminal	{ cell: "LUT__4003" port: "in[0]" }
	terminal	{ cell: "LUT__4004" port: "in[0]" }
 }
net {
	name: "n2603"
	terminal	{ cell: "LUT__3990" port: "out" }
	terminal	{ cell: "LUT__3991" port: "in[2]" }
 }
net {
	name: "n2604"
	terminal	{ cell: "LUT__3991" port: "out" }
	terminal	{ cell: "LUT__3993" port: "in[0]" }
	terminal	{ cell: "LUT__4006" port: "in[3]" }
 }
net {
	name: "n2605"
	terminal	{ cell: "LUT__3994" port: "out" }
	terminal	{ cell: "LUT__3995" port: "in[0]" }
 }
net {
	name: "n2606"
	terminal	{ cell: "LUT__3995" port: "out" }
	terminal	{ cell: "LUT__3997" port: "in[0]" }
 }
net {
	name: "n2607"
	terminal	{ cell: "LUT__3996" port: "out" }
	terminal	{ cell: "LUT__3997" port: "in[1]" }
	terminal	{ cell: "LUT__4005" port: "in[3]" }
 }
net {
	name: "n2608"
	terminal	{ cell: "LUT__4005" port: "out" }
	terminal	{ cell: "LUT__4007" port: "in[2]" }
 }
net {
	name: "n2609"
	terminal	{ cell: "LUT__4006" port: "out" }
	terminal	{ cell: "LUT__4007" port: "in[3]" }
 }
net {
	name: "n2610"
	terminal	{ cell: "LUT__4010" port: "out" }
	terminal	{ cell: "LUT__4022" port: "in[0]" }
	terminal	{ cell: "LUT__4034" port: "in[3]" }
	terminal	{ cell: "LUT__4050" port: "in[2]" }
 }
net {
	name: "n2611"
	terminal	{ cell: "LUT__4011" port: "out" }
	terminal	{ cell: "LUT__4013" port: "in[0]" }
	terminal	{ cell: "LUT__4049" port: "in[2]" }
	terminal	{ cell: "LUT__4060" port: "in[0]" }
	terminal	{ cell: "LUT__4064" port: "in[1]" }
 }
net {
	name: "n2612"
	terminal	{ cell: "LUT__4012" port: "out" }
	terminal	{ cell: "LUT__4013" port: "in[1]" }
	terminal	{ cell: "LUT__4036" port: "in[1]" }
	terminal	{ cell: "LUT__4049" port: "in[1]" }
	terminal	{ cell: "LUT__4064" port: "in[3]" }
 }
net {
	name: "n2613"
	terminal	{ cell: "LUT__4013" port: "out" }
	terminal	{ cell: "LUT__4022" port: "in[1]" }
 }
net {
	name: "n2614"
	terminal	{ cell: "LUT__4014" port: "out" }
	terminal	{ cell: "LUT__4017" port: "in[0]" }
	terminal	{ cell: "LUT__4046" port: "in[2]" }
	terminal	{ cell: "LUT__4063" port: "in[1]" }
 }
net {
	name: "n2615"
	terminal	{ cell: "LUT__4015" port: "out" }
	terminal	{ cell: "LUT__4017" port: "in[1]" }
	terminal	{ cell: "LUT__4046" port: "in[1]" }
 }
net {
	name: "n2616"
	terminal	{ cell: "LUT__4016" port: "out" }
	terminal	{ cell: "LUT__4017" port: "in[2]" }
 }
net {
	name: "n2617"
	terminal	{ cell: "LUT__4017" port: "out" }
	terminal	{ cell: "LUT__4022" port: "in[2]" }
 }
net {
	name: "n2618"
	terminal	{ cell: "LUT__4018" port: "out" }
	terminal	{ cell: "LUT__4021" port: "in[2]" }
	terminal	{ cell: "LUT__4031" port: "in[2]" }
	terminal	{ cell: "LUT__4053" port: "in[2]" }
	terminal	{ cell: "LUT__4058" port: "in[1]" }
	terminal	{ cell: "LUT__4059" port: "in[1]" }
	terminal	{ cell: "LUT__4067" port: "in[1]" }
 }
net {
	name: "n2619"
	terminal	{ cell: "LUT__4019" port: "out" }
	terminal	{ cell: "LUT__4021" port: "in[1]" }
	terminal	{ cell: "LUT__4032" port: "in[0]" }
	terminal	{ cell: "LUT__4044" port: "in[1]" }
	terminal	{ cell: "LUT__4066" port: "in[3]" }
 }
net {
	name: "n2620"
	terminal	{ cell: "LUT__4020" port: "out" }
	terminal	{ cell: "LUT__4021" port: "in[0]" }
	terminal	{ cell: "LUT__4026" port: "in[3]" }
	terminal	{ cell: "LUT__4059" port: "in[0]" }
	terminal	{ cell: "LUT__4066" port: "in[0]" }
 }
net {
	name: "n2621"
	terminal	{ cell: "LUT__4021" port: "out" }
	terminal	{ cell: "LUT__4022" port: "in[3]" }
	terminal	{ cell: "LUT__4033" port: "in[2]" }
 }
net {
	name: "n2622"
	terminal	{ cell: "LUT__4022" port: "out" }
	terminal	{ cell: "LUT__4024" port: "in[1]" }
	terminal	{ cell: "LUT__4057" port: "in[2]" }
 }
net {
	name: "n2623"
	terminal	{ cell: "LUT__4023" port: "out" }
	terminal	{ cell: "LUT__4024" port: "in[0]" }
 }
net {
	name: "n2624"
	terminal	{ cell: "LUT__4025" port: "out" }
	terminal	{ cell: "LUT__4026" port: "in[0]" }
	terminal	{ cell: "LUT__4028" port: "in[0]" }
	terminal	{ cell: "LUT__4031" port: "in[0]" }
	terminal	{ cell: "LUT__4043" port: "in[2]" }
	terminal	{ cell: "LUT__4049" port: "in[0]" }
	terminal	{ cell: "LUT__4052" port: "in[3]" }
	terminal	{ cell: "LUT__4058" port: "in[2]" }
	terminal	{ cell: "LUT__4064" port: "in[0]" }
	terminal	{ cell: "LUT__4066" port: "in[1]" }
	terminal	{ cell: "LUT__4078" port: "in[0]" }
	terminal	{ cell: "LUT__4079" port: "in[0]" }
	terminal	{ cell: "LUT__4081" port: "in[0]" }
 }
net {
	name: "n2625"
	terminal	{ cell: "LUT__4026" port: "out" }
	terminal	{ cell: "LUT__4032" port: "in[2]" }
 }
net {
	name: "n2626"
	terminal	{ cell: "LUT__4027" port: "out" }
	terminal	{ cell: "LUT__4028" port: "in[1]" }
	terminal	{ cell: "LUT__4074" port: "in[0]" }
	terminal	{ cell: "LUT__4075" port: "in[0]" }
	terminal	{ cell: "LUT__4076" port: "in[1]" }
	terminal	{ cell: "LUT__4077" port: "in[1]" }
	terminal	{ cell: "LUT__4078" port: "in[1]" }
	terminal	{ cell: "LUT__4079" port: "in[1]" }
	terminal	{ cell: "LUT__4081" port: "in[2]" }
 }
net {
	name: "n2627"
	terminal	{ cell: "LUT__4028" port: "out" }
	terminal	{ cell: "LUT__4032" port: "in[1]" }
	terminal	{ cell: "LUT__4080" port: "in[0]" }
 }
net {
	name: "n2628"
	terminal	{ cell: "LUT__4029" port: "out" }
	terminal	{ cell: "LUT__4031" port: "in[1]" }
 }
net {
	name: "n2629"
	terminal	{ cell: "LUT__4030" port: "out" }
	terminal	{ cell: "LUT__4031" port: "in[3]" }
	terminal	{ cell: "LUT__4043" port: "in[1]" }
	terminal	{ cell: "LUT__4045" port: "in[1]" }
	terminal	{ cell: "LUT__4048" port: "in[1]" }
	terminal	{ cell: "LUT__4050" port: "in[0]" }
	terminal	{ cell: "LUT__4052" port: "in[1]" }
	terminal	{ cell: "LUT__4073" port: "in[0]" }
 }
net {
	name: "n2630"
	terminal	{ cell: "LUT__4031" port: "out" }
	terminal	{ cell: "LUT__4032" port: "in[3]" }
 }
net {
	name: "n2631"
	terminal	{ cell: "LUT__4032" port: "out" }
	terminal	{ cell: "LUT__4042" port: "in[1]" }
 }
net {
	name: "n2632"
	terminal	{ cell: "LUT__4033" port: "out" }
	terminal	{ cell: "LUT__4042" port: "in[0]" }
 }
net {
	name: "n2633"
	terminal	{ cell: "LUT__4034" port: "out" }
	terminal	{ cell: "LUT__4041" port: "in[0]" }
 }
net {
	name: "n2634"
	terminal	{ cell: "LUT__4035" port: "out" }
	terminal	{ cell: "LUT__4036" port: "in[2]" }
	terminal	{ cell: "LUT__4040" port: "in[3]" }
 }
net {
	name: "n2635"
	terminal	{ cell: "LUT__4036" port: "out" }
	terminal	{ cell: "LUT__4041" port: "in[1]" }
 }
net {
	name: "n2636"
	terminal	{ cell: "LUT__4037" port: "out" }
	terminal	{ cell: "LUT__4040" port: "in[0]" }
 }
net {
	name: "n2637"
	terminal	{ cell: "LUT__4038" port: "out" }
	terminal	{ cell: "LUT__4040" port: "in[1]" }
 }
net {
	name: "n2638"
	terminal	{ cell: "LUT__4039" port: "out" }
	terminal	{ cell: "LUT__4040" port: "in[2]" }
	terminal	{ cell: "LUT__4046" port: "in[0]" }
	terminal	{ cell: "LUT__4060" port: "in[1]" }
	terminal	{ cell: "LUT__4077" port: "in[0]" }
 }
net {
	name: "n2639"
	terminal	{ cell: "LUT__4040" port: "out" }
	terminal	{ cell: "LUT__4041" port: "in[2]" }
 }
net {
	name: "n2640"
	terminal	{ cell: "LUT__4041" port: "out" }
	terminal	{ cell: "LUT__4042" port: "in[2]" }
 }
net {
	name: "n2641"
	terminal	{ cell: "LUT__4042" port: "out" }
	terminal	{ cell: "LUT__4070" port: "in[0]" }
 }
net {
	name: "n2642"
	terminal	{ cell: "LUT__4043" port: "out" }
	terminal	{ cell: "LUT__4044" port: "in[2]" }
 }
net {
	name: "n2643"
	terminal	{ cell: "LUT__4044" port: "out" }
	terminal	{ cell: "LUT__4054" port: "in[0]" }
 }
net {
	name: "n2644"
	terminal	{ cell: "LUT__4045" port: "out" }
	terminal	{ cell: "LUT__4046" port: "in[3]" }
 }
net {
	name: "n2645"
	terminal	{ cell: "LUT__4046" port: "out" }
	terminal	{ cell: "LUT__4054" port: "in[1]" }
 }
net {
	name: "n2646"
	terminal	{ cell: "LUT__4047" port: "out" }
	terminal	{ cell: "LUT__4048" port: "in[2]" }
	terminal	{ cell: "LUT__4064" port: "in[2]" }
	terminal	{ cell: "LUT__4076" port: "in[0]" }
 }
net {
	name: "n2647"
	terminal	{ cell: "LUT__4048" port: "out" }
	terminal	{ cell: "LUT__4049" port: "in[3]" }
 }
net {
	name: "n2648"
	terminal	{ cell: "LUT__4049" port: "out" }
	terminal	{ cell: "LUT__4054" port: "in[2]" }
 }
net {
	name: "n2649"
	terminal	{ cell: "LUT__4050" port: "out" }
	terminal	{ cell: "LUT__4053" port: "in[0]" }
 }
net {
	name: "n2650"
	terminal	{ cell: "LUT__4051" port: "out" }
	terminal	{ cell: "LUT__4052" port: "in[2]" }
	terminal	{ cell: "LUT__4058" port: "in[0]" }
	terminal	{ cell: "LUT__4067" port: "in[0]" }
	terminal	{ cell: "LUT__4081" port: "in[1]" }
 }
net {
	name: "n2651"
	terminal	{ cell: "LUT__4052" port: "out" }
	terminal	{ cell: "LUT__4053" port: "in[1]" }
 }
net {
	name: "n2652"
	terminal	{ cell: "LUT__4053" port: "out" }
	terminal	{ cell: "LUT__4054" port: "in[3]" }
 }
net {
	name: "n2653"
	terminal	{ cell: "LUT__4054" port: "out" }
	terminal	{ cell: "LUT__4070" port: "in[1]" }
 }
net {
	name: "n2654"
	terminal	{ cell: "LUT__4055" port: "out" }
	terminal	{ cell: "LUT__4057" port: "in[0]" }
	terminal	{ cell: "LUT__4061" port: "in[1]" }
	terminal	{ cell: "LUT__4072" port: "in[0]" }
 }
net {
	name: "n2655"
	terminal	{ cell: "LUT__4056" port: "out" }
	terminal	{ cell: "LUT__4057" port: "in[1]" }
	terminal	{ cell: "LUT__4061" port: "in[0]" }
 }
net {
	name: "n2656"
	terminal	{ cell: "LUT__4057" port: "out" }
	terminal	{ cell: "LUT__4070" port: "in[2]" }
 }
net {
	name: "n2657"
	terminal	{ cell: "LUT__4058" port: "out" }
	terminal	{ cell: "LUT__4059" port: "in[2]" }
 }
net {
	name: "n2658"
	terminal	{ cell: "LUT__4059" port: "out" }
	terminal	{ cell: "LUT__4069" port: "in[0]" }
 }
net {
	name: "n2659"
	terminal	{ cell: "LUT__4060" port: "out" }
	terminal	{ cell: "LUT__4069" port: "in[1]" }
 }
net {
	name: "n2660"
	terminal	{ cell: "LUT__4061" port: "out" }
	terminal	{ cell: "LUT__4069" port: "in[2]" }
 }
net {
	name: "n2661"
	terminal	{ cell: "LUT__4062" port: "out" }
	terminal	{ cell: "LUT__4063" port: "in[0]" }
 }
net {
	name: "n2662"
	terminal	{ cell: "LUT__4063" port: "out" }
	terminal	{ cell: "LUT__4068" port: "in[0]" }
 }
net {
	name: "n2663"
	terminal	{ cell: "LUT__4064" port: "out" }
	terminal	{ cell: "LUT__4068" port: "in[1]" }
 }
net {
	name: "n2664"
	terminal	{ cell: "LUT__4065" port: "out" }
	terminal	{ cell: "LUT__4066" port: "in[2]" }
 }
net {
	name: "n2665"
	terminal	{ cell: "LUT__4066" port: "out" }
	terminal	{ cell: "LUT__4068" port: "in[2]" }
 }
net {
	name: "n2666"
	terminal	{ cell: "LUT__4067" port: "out" }
	terminal	{ cell: "LUT__4068" port: "in[3]" }
 }
net {
	name: "n2667"
	terminal	{ cell: "LUT__4068" port: "out" }
	terminal	{ cell: "LUT__4069" port: "in[3]" }
 }
net {
	name: "n2668"
	terminal	{ cell: "LUT__4069" port: "out" }
	terminal	{ cell: "LUT__4070" port: "in[3]" }
 }
net {
	name: "n2669"
	terminal	{ cell: "LUT__4082" port: "out" }
	terminal	{ cell: "LUT__4089" port: "in[2]" }
 }
net {
	name: "n2670"
	terminal	{ cell: "LUT__4083" port: "out" }
	terminal	{ cell: "LUT__4087" port: "in[0]" }
 }
net {
	name: "n2671"
	terminal	{ cell: "LUT__4084" port: "out" }
	terminal	{ cell: "LUT__4087" port: "in[1]" }
 }
net {
	name: "n2672"
	terminal	{ cell: "LUT__4085" port: "out" }
	terminal	{ cell: "LUT__4087" port: "in[2]" }
 }
net {
	name: "n2673"
	terminal	{ cell: "LUT__4086" port: "out" }
	terminal	{ cell: "LUT__4087" port: "in[3]" }
 }
net {
	name: "n2674"
	terminal	{ cell: "LUT__4087" port: "out" }
	terminal	{ cell: "LUT__4089" port: "in[0]" }
 }
net {
	name: "n2675"
	terminal	{ cell: "LUT__4088" port: "out" }
	terminal	{ cell: "LUT__4089" port: "in[1]" }
 }
net {
	name: "n2676"
	terminal	{ cell: "LUT__4090" port: "out" }
	terminal	{ cell: "LUT__4097" port: "in[2]" }
 }
net {
	name: "n2677"
	terminal	{ cell: "LUT__4091" port: "out" }
	terminal	{ cell: "LUT__4095" port: "in[0]" }
 }
net {
	name: "n2678"
	terminal	{ cell: "LUT__4092" port: "out" }
	terminal	{ cell: "LUT__4095" port: "in[1]" }
 }
net {
	name: "n2679"
	terminal	{ cell: "LUT__4093" port: "out" }
	terminal	{ cell: "LUT__4095" port: "in[2]" }
 }
net {
	name: "n2680"
	terminal	{ cell: "LUT__4094" port: "out" }
	terminal	{ cell: "LUT__4095" port: "in[3]" }
 }
net {
	name: "n2681"
	terminal	{ cell: "LUT__4095" port: "out" }
	terminal	{ cell: "LUT__4097" port: "in[0]" }
 }
net {
	name: "n2682"
	terminal	{ cell: "LUT__4096" port: "out" }
	terminal	{ cell: "LUT__4097" port: "in[1]" }
 }
net {
	name: "n2683"
	terminal	{ cell: "LUT__4098" port: "out" }
	terminal	{ cell: "LUT__4105" port: "in[2]" }
 }
net {
	name: "n2684"
	terminal	{ cell: "LUT__4099" port: "out" }
	terminal	{ cell: "LUT__4103" port: "in[0]" }
 }
net {
	name: "n2685"
	terminal	{ cell: "LUT__4100" port: "out" }
	terminal	{ cell: "LUT__4103" port: "in[1]" }
 }
net {
	name: "n2686"
	terminal	{ cell: "LUT__4101" port: "out" }
	terminal	{ cell: "LUT__4103" port: "in[2]" }
 }
net {
	name: "n2687"
	terminal	{ cell: "LUT__4102" port: "out" }
	terminal	{ cell: "LUT__4103" port: "in[3]" }
 }
net {
	name: "n2688"
	terminal	{ cell: "LUT__4103" port: "out" }
	terminal	{ cell: "LUT__4105" port: "in[0]" }
 }
net {
	name: "n2689"
	terminal	{ cell: "LUT__4104" port: "out" }
	terminal	{ cell: "LUT__4105" port: "in[1]" }
 }
net {
	name: "n2690"
	terminal	{ cell: "LUT__4106" port: "out" }
	terminal	{ cell: "LUT__4113" port: "in[2]" }
 }
net {
	name: "n2691"
	terminal	{ cell: "LUT__4107" port: "out" }
	terminal	{ cell: "LUT__4111" port: "in[0]" }
 }
net {
	name: "n2692"
	terminal	{ cell: "LUT__4108" port: "out" }
	terminal	{ cell: "LUT__4111" port: "in[1]" }
 }
net {
	name: "n2693"
	terminal	{ cell: "LUT__4109" port: "out" }
	terminal	{ cell: "LUT__4111" port: "in[2]" }
 }
net {
	name: "n2694"
	terminal	{ cell: "LUT__4110" port: "out" }
	terminal	{ cell: "LUT__4111" port: "in[3]" }
 }
net {
	name: "n2695"
	terminal	{ cell: "LUT__4111" port: "out" }
	terminal	{ cell: "LUT__4113" port: "in[0]" }
 }
net {
	name: "n2696"
	terminal	{ cell: "LUT__4112" port: "out" }
	terminal	{ cell: "LUT__4113" port: "in[1]" }
 }
net {
	name: "n2697"
	terminal	{ cell: "LUT__4114" port: "out" }
	terminal	{ cell: "LUT__4121" port: "in[2]" }
 }
net {
	name: "n2698"
	terminal	{ cell: "LUT__4115" port: "out" }
	terminal	{ cell: "LUT__4119" port: "in[0]" }
 }
net {
	name: "n2699"
	terminal	{ cell: "LUT__4116" port: "out" }
	terminal	{ cell: "LUT__4119" port: "in[1]" }
 }
net {
	name: "n2700"
	terminal	{ cell: "LUT__4117" port: "out" }
	terminal	{ cell: "LUT__4119" port: "in[2]" }
 }
net {
	name: "n2701"
	terminal	{ cell: "LUT__4118" port: "out" }
	terminal	{ cell: "LUT__4119" port: "in[3]" }
 }
net {
	name: "n2702"
	terminal	{ cell: "LUT__4119" port: "out" }
	terminal	{ cell: "LUT__4121" port: "in[0]" }
 }
net {
	name: "n2703"
	terminal	{ cell: "LUT__4120" port: "out" }
	terminal	{ cell: "LUT__4121" port: "in[1]" }
 }
net {
	name: "n2704"
	terminal	{ cell: "LUT__4122" port: "out" }
	terminal	{ cell: "LUT__4129" port: "in[2]" }
 }
net {
	name: "n2705"
	terminal	{ cell: "LUT__4123" port: "out" }
	terminal	{ cell: "LUT__4127" port: "in[0]" }
 }
net {
	name: "n2706"
	terminal	{ cell: "LUT__4124" port: "out" }
	terminal	{ cell: "LUT__4127" port: "in[1]" }
 }
net {
	name: "n2707"
	terminal	{ cell: "LUT__4125" port: "out" }
	terminal	{ cell: "LUT__4127" port: "in[2]" }
 }
net {
	name: "n2708"
	terminal	{ cell: "LUT__4126" port: "out" }
	terminal	{ cell: "LUT__4127" port: "in[3]" }
 }
net {
	name: "n2709"
	terminal	{ cell: "LUT__4127" port: "out" }
	terminal	{ cell: "LUT__4129" port: "in[0]" }
 }
net {
	name: "n2710"
	terminal	{ cell: "LUT__4128" port: "out" }
	terminal	{ cell: "LUT__4129" port: "in[1]" }
 }
net {
	name: "n2711"
	terminal	{ cell: "LUT__4130" port: "out" }
	terminal	{ cell: "LUT__4137" port: "in[2]" }
 }
net {
	name: "n2712"
	terminal	{ cell: "LUT__4131" port: "out" }
	terminal	{ cell: "LUT__4135" port: "in[0]" }
 }
net {
	name: "n2713"
	terminal	{ cell: "LUT__4132" port: "out" }
	terminal	{ cell: "LUT__4135" port: "in[1]" }
 }
net {
	name: "n2714"
	terminal	{ cell: "LUT__4133" port: "out" }
	terminal	{ cell: "LUT__4135" port: "in[2]" }
 }
net {
	name: "n2715"
	terminal	{ cell: "LUT__4134" port: "out" }
	terminal	{ cell: "LUT__4135" port: "in[3]" }
 }
net {
	name: "n2716"
	terminal	{ cell: "LUT__4135" port: "out" }
	terminal	{ cell: "LUT__4137" port: "in[0]" }
 }
net {
	name: "n2717"
	terminal	{ cell: "LUT__4136" port: "out" }
	terminal	{ cell: "LUT__4137" port: "in[1]" }
 }
net {
	name: "n2718"
	terminal	{ cell: "LUT__4140" port: "out" }
	terminal	{ cell: "LUT__4142" port: "in[0]" }
 }
net {
	name: "n2719"
	terminal	{ cell: "LUT__4141" port: "out" }
	terminal	{ cell: "LUT__4142" port: "in[1]" }
 }
net {
	name: "oTestPort[2]"
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[2]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "D" }
 }
net {
	name: "oTestPort[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "in" }
	terminal	{ cell: "oTestPort[4]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "D" }
 }
net {
	name: "oTestPort[10]"
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[10]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "D" }
 }
net {
	name: "oTestPort[24]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[24]" port: "outpad" }
	terminal	{ cell: "LUT__3653" port: "in[0]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "D" }
 }
net {
	name: "oTestPort[0]"
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "in" }
	terminal	{ cell: "oTestPort[0]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "D" }
	terminal	{ cell: "LUT__3653" port: "in[1]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "D" }
 }
net {
	name: "oTestPort[3]"
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[3]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "D" }
 }
net {
	name: "oTestPort[7]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ACTIVE_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[7]" port: "outpad" }
 }
net {
	name: "oTestPort[1]"
	terminal	{ cell: "MipiDphyRx1_RX_CLK_ESC_LAN0" port: "inpad" }
	terminal	{ cell: "oTestPort[1]" port: "outpad" }
 }
net {
	name: "oTestPort[17]"
	type: GLOBAL_CLOCK
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS" port: "inpad" }
	terminal	{ cell: "oTestPort[17]" port: "outpad" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneLs~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLaneVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "out" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[5]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[5]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[0]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[0]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[6]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[6]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[1]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[1]~FF" port: "D" }
 }
net {
	name: "pll_inst2_LOCKED"
	terminal	{ cell: "pll_inst2_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__3636" port: "in[1]" }
 }
net {
	name: "iVCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iVCLK" port: "inpad" }
	terminal	{ cell: "rVRST~FF" port: "CLK" }
	terminal	{ cell: "rnVRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstSel_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_1_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_0_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Hs~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rVpos[11]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511Vs~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511De~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rFvde[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/wVgaGenFDe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/rHpos[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rORP[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[10]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rRA[11]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRstCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/rVtgRST[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_rst_3~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_27/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_41/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/mVideoTimingGen/dff_11/i4_2" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "iVCLK~CLKOUT~2~605" port: "outpad" }
	terminal	{ cell: "iVCLK~CLKOUT~333~329" port: "outpad" }
 }
net {
	name: "pll_inst1_LOCKED"
	terminal	{ cell: "pll_inst1_LOCKED" port: "inpad" }
	terminal	{ cell: "LUT__3774" port: "in[2]" }
	terminal	{ cell: "LUT__3636" port: "in[0]" }
 }
net {
	name: "iFCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iFCLK" port: "inpad" }
	terminal	{ cell: "rFRST~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[3]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[4]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[5]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[6]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[7]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[8]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[9]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[10]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rTmpCount[11]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[0].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[3].mPulseGenerator/rSft[2]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rTmpCount[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[0]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[1]~FF" port: "CLK" }
	terminal	{ cell: "genblk1.genblk1[4].mPulseGenerator/rSft[2]~FF" port: "CLK" }
 }
net {
	name: "iBCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iBCLK" port: "inpad" }
	terminal	{ cell: "rBRST~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_last_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_3P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SdaOe~FF" port: "CLK" }
	terminal	{ cell: "oAdv7511SclOe~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_addr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/w_ack~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_m_en_re_1P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_2P~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_i2c_clk_1P[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_bit_cnt_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wdata_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/genblk1.inst_i2c_standard/r_wsr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_i2c/o_dbg_i2c_state[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_addr_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[12]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[13]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[14]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_clk_div_1P[15]_2~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_ms_dly_1P[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_opn008_reg[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/r_i2c_config_state_1P[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/inst_adv7511_config/inst_adv7511_reg/ram" port: "RCLK" }
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "out" }
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "out" }
 }
net {
	name: "iSCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iSCLK" port: "inpad" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiRvd[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[0]~FF" port: "CLK" }
	terminal	{ cell: "oLed[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsValid~FF" port: "CLK" }
	terminal	{ cell: "rSRST_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rHsSt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[0]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rORP[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[1]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[2]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[3]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[4]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[5]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[6]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[7]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[8]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/rRA[9]_2~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[13]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[14]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wHsPixel[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[13]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[14]~FF" port: "CLK" }
	terminal	{ cell: "wHsWordCnt[15]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[2]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[3]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[4]~FF" port: "CLK" }
	terminal	{ cell: "wHsDatatype[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[9]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[10]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[11]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rFrameWidthCnt[12]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[0]~FF" port: "CLK" }
	terminal	{ cell: "wCdcFifoFull_2~FF" port: "CLK" }
	terminal	{ cell: "wVideoVd~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/wFtiEmp[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rRA[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rORP[8]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "wVideofull~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[1]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[2]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[3]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[4]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[5]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[6]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[7]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[8]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[9]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[10]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/rWA[11]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/rWA[0]~FF" port: "CLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[0].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/genblk1[1].Csi2DecoderDualClkFifo/USER_FIFO_DUAL/fifo" port: "RCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "WCLK" }
	terminal	{ cell: "MCsiRxController/genblk1[0].mVideoFIFO/USER_FIFO/fifo" port: "RCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[0].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[1].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[2].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[3].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[4].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[5].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[6].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
	terminal	{ cell: "MVideoPostProcess/genblk1[7].mVideoDualClkFIFO/USER_FIFO_DUAL/fifo" port: "WCLK" }
 }
net {
	name: "iPushSw[0]"
	terminal	{ cell: "iPushSw[0]" port: "inpad" }
	terminal	{ cell: "MipiDphyRx1_RESET_N~FF" port: "SR" }
	terminal	{ cell: "rFRST~FF" port: "SR" }
	terminal	{ cell: "rBRST~FF" port: "SR" }
	terminal	{ cell: "rVRST~FF" port: "SR" }
	terminal	{ cell: "rnVRST~FF" port: "SR" }
	terminal	{ cell: "rSRST_2~FF" port: "SR" }
 }
net {
	name: "iAdv7511Scl"
	terminal	{ cell: "iAdv7511Scl" port: "in" }
	terminal	{ cell: "LUT__3786" port: "in[0]" }
	terminal	{ cell: "LUT__3820" port: "in[1]" }
 }
net {
	name: "iAdv7511Sda"
	terminal	{ cell: "iAdv7511Sda" port: "in" }
	terminal	{ cell: "LUT__3791" port: "in[1]" }
	terminal	{ cell: "LUT__3795" port: "in[0]" }
	terminal	{ cell: "LUT__3797" port: "in[0]" }
	terminal	{ cell: "LUT__3800" port: "in[0]" }
	terminal	{ cell: "LUT__3805" port: "in[1]" }
	terminal	{ cell: "LUT__3890" port: "in[0]" }
	terminal	{ cell: "LUT__3928" port: "in[2]" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[2]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[2]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[3]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[3]~FF" port: "D" }
 }
net {
	name: "oTestPort[25]"
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "in" }
	terminal	{ cell: "oTestPort[25]" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN0[7]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane0[7]~FF" port: "D" }
 }
net {
	name: "MipiDphyRx1_RX_DATA_HS_LAN1[4]"
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "in" }
	terminal	{ cell: "MCsiRxController/MCsi2Decoder/rDphyHsDataLane1[4]~FF" port: "D" }
 }
net {
	name: "iCfgCLK"
	type: GLOBAL_CLOCK
	terminal	{ cell: "iCfgCLK" port: "inpad" }
	terminal	{ cell: "iCfgCLK~CLKOUT~1~37" port: "outpad" }
 }
net {
	name: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_WORD_CLKOUT_HS~CLKOUT~1~38" port: "OUT" }
	terminal	{ cell: "pt_input_flop_0" port: "CLK" }
	terminal	{ cell: "pt_input_flop_8" port: "CLK" }
	terminal	{ cell: "pt_input_flop_7" port: "CLK" }
	terminal	{ cell: "pt_input_flop_6" port: "CLK" }
	terminal	{ cell: "pt_input_flop_5" port: "CLK" }
	terminal	{ cell: "pt_input_flop_4" port: "CLK" }
	terminal	{ cell: "pt_input_flop_3" port: "CLK" }
	terminal	{ cell: "pt_input_flop_2" port: "CLK" }
	terminal	{ cell: "pt_input_flop_1" port: "CLK" }
	terminal	{ cell: "pt_input_flop_16" port: "CLK" }
	terminal	{ cell: "pt_input_flop_15" port: "CLK" }
	terminal	{ cell: "pt_input_flop_14" port: "CLK" }
	terminal	{ cell: "pt_input_flop_13" port: "CLK" }
	terminal	{ cell: "pt_input_flop_12" port: "CLK" }
	terminal	{ cell: "pt_input_flop_11" port: "CLK" }
	terminal	{ cell: "pt_input_flop_10" port: "CLK" }
	terminal	{ cell: "pt_input_flop_9" port: "CLK" }
	terminal	{ cell: "pt_input_flop_17" port: "CLK" }
	terminal	{ cell: "pt_input_flop_18" port: "CLK" }
	terminal	{ cell: "pt_input_flop_19" port: "CLK" }
	terminal	{ cell: "pt_input_flop_20" port: "CLK" }
	terminal	{ cell: "pt_input_flop_21" port: "CLK" }
	terminal	{ cell: "pt_output_flop_24" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~334_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~334" port: "OUT" }
	terminal	{ cell: "pt_input_flop_23" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~335_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~335" port: "OUT" }
	terminal	{ cell: "pt_input_flop_22" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~336_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~336" port: "OUT" }
	terminal	{ cell: "pt_output_flop_26" port: "CLK" }
 }
net {
	name: "iBCLK~CLKOUT~333~337_net"
	type: PERIPHERY
	terminal	{ cell: "iBCLK~CLKOUT~333~337" port: "OUT" }
	terminal	{ cell: "pt_output_flop_25" port: "CLK" }
 }
net {
	name: "pt_input_flop_0_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_0" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_ACTIVE_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_1_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_1" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[7]" port: "IN" }
 }
net {
	name: "pt_input_flop_10_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_10" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_11_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_11" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_12_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_12" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_13_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_13" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_14_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_14" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_15_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_15" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_16_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_16" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_17_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_17" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SKEW_CAL_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_18_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_18" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_SYNC_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_19_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_19" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN0" port: "IN" }
 }
net {
	name: "pt_input_flop_2_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_2" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[6]" port: "IN" }
 }
net {
	name: "pt_input_flop_20_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_20" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_VALID_HS_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_21_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_21" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_STOPSTATE_LAN1" port: "IN" }
 }
net {
	name: "pt_input_flop_22_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_22" port: "Q" }
	terminal	{ cell: "iAdv7511Scl" port: "IN" }
 }
net {
	name: "pt_input_flop_23_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_23" port: "Q" }
	terminal	{ cell: "iAdv7511Sda" port: "IN" }
 }
net {
	name: "pt_input_flop_3_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_3" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[5]" port: "IN" }
 }
net {
	name: "pt_input_flop_4_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_4" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[4]" port: "IN" }
 }
net {
	name: "pt_input_flop_5_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_5" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[3]" port: "IN" }
 }
net {
	name: "pt_input_flop_6_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_6" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[2]" port: "IN" }
 }
net {
	name: "pt_input_flop_7_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_7" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[1]" port: "IN" }
 }
net {
	name: "pt_input_flop_8_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_8" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN0[0]" port: "IN" }
 }
net {
	name: "pt_input_flop_9_net"
	type: PERIPHERY
	terminal	{ cell: "pt_input_flop_9" port: "Q" }
	terminal	{ cell: "MipiDphyRx1_RX_DATA_HS_LAN1[7]" port: "IN" }
 }
net {
	name: "MipiDphyRx1_RST0_N_net"
	type: PERIPHERY
	terminal	{ cell: "MipiDphyRx1_RST0_N" port: "OUT" }
	terminal	{ cell: "pt_output_flop_24" port: "D" }
 }
net {
	name: "oAdv7511SclOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SclOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_25" port: "D" }
 }
net {
	name: "oAdv7511SdaOe_net"
	type: PERIPHERY
	terminal	{ cell: "oAdv7511SdaOe" port: "OUT" }
	terminal	{ cell: "pt_output_flop_26" port: "D" }
 }
