

================================================================
== Vivado HLS Report for 'qrf_top_Loop_1_proc3'
================================================================
* Date:           Sat Aug  1 17:19:04 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    42.963|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  118|  946|  118|  946|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |   19|   19|         5|          -|          -|     4|    no    |
        | + Loop 1.1                  |    3|    3|         1|          -|          -|     4|    no    |
        |- Loop 2                     |   19|   19|         5|          -|          -|     4|    no    |
        | + Loop 2.1                  |    3|    3|         1|          -|          -|     4|    no    |
        |- qrf_in_row_assign          |   52|   52|        13|          -|          -|     4|    no    |
        | + qrf_in_col_assign_Qi      |    4|    4|         1|          1|          1|     4|    yes   |
        | + qrf_in_col_assign_Ri      |    4|    4|         2|          1|          1|     4|    yes   |
        |- qrf_col_loop_qrf_row_loop  |   24|  852|  2 ~ 71  |          -|          -|    12|    no    |
        | + qrf_r_update              |   21|   21|        10|          4|          4|     4|    yes   |
        | + qrf_q_update              |   21|   21|        10|          4|          4|     4|    yes   |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 4, depth = 10
  * Pipeline-3: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 4, D = 10, States = { 59 60 61 62 63 64 65 66 67 68 }
  Pipeline-3 : II = 4, D = 10, States = { 70 71 72 73 74 75 76 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 12 
7 --> 8 7 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 6 
12 --> 13 80 
13 --> 14 29 37 52 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 36 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 59 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 36 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 36 
59 --> 69 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 59 
69 --> 70 
70 --> 80 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 70 
80 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 81 [1/1] (1.76ns)   --->   "br label %arrayctor.loop.i.i.i"   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln459 = phi i2 [ 0, %newFuncRoot ], [ %add_ln459, %arrayctor.loop1.i.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 82 'phi' 'phi_ln459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.56ns)   --->   "%add_ln459 = add i2 %phi_ln459, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 83 'add' 'add_ln459' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 84 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3.i.i.i"   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%phi_ln459_1 = phi i2 [ 0, %arrayctor.loop.i.i.i ], [ %add_ln459_1, %arrayctor.loop3.i.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 86 'phi' 'phi_ln459_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln459, i2 %phi_ln459_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 87 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i4 %tmp_3 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 88 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 89 'getelementptr' 'Qi_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 90 'getelementptr' 'Qi_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln459_1 = add i2 %phi_ln459_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 91 'add' 'add_ln459_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 93 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln459 = icmp eq i2 %phi_ln459_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 94 'icmp' 'icmp_ln459' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 95 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459, label %arrayctor.loop1.i.i.i, label %arrayctor.loop3.i.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln459_1 = icmp eq i2 %phi_ln459, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 97 'icmp' 'icmp_ln459_1' <Predicate = (icmp_ln459)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459_1, label %arrayctor.loop4.i.preheader, label %arrayctor.loop.i.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 98 'br' <Predicate = (icmp_ln459)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 99 'br' <Predicate = (icmp_ln459 & icmp_ln459_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%phi_ln460 = phi i2 [ %add_ln460, %arrayctor.loop45.i ], [ 0, %arrayctor.loop4.i.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 100 'phi' 'phi_ln460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.56ns)   --->   "%add_ln460 = add i2 %phi_ln460, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 101 'add' 'add_ln460' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 102 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7.i"   --->   Operation 103 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%phi_ln460_1 = phi i2 [ 0, %arrayctor.loop4.i ], [ %add_ln460_1, %arrayctor.loop7.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 104 'phi' 'phi_ln460_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln460, i2 %phi_ln460_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 105 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i4 %tmp_9 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 106 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 107 'getelementptr' 'Ri_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 108 'getelementptr' 'Ri_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.56ns)   --->   "%add_ln460_1 = add i2 %phi_ln460_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 109 'add' 'add_ln460_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 111 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 112 [1/1] (0.95ns)   --->   "%icmp_ln460 = icmp eq i2 %phi_ln460_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 112 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 113 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460, label %arrayctor.loop45.i, label %arrayctor.loop7.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.95ns)   --->   "%icmp_ln460_1 = icmp eq i2 %phi_ln460, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 115 'icmp' 'icmp_ln460_1' <Predicate = (icmp_ln460)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460_1, label %.preheader.preheader, label %arrayctor.loop4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 116 'br' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 117 'br' <Predicate = (icmp_ln460 & icmp_ln460_1)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.78>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%r_0_i = phi i3 [ %r, %qrf_in_row_assign_end ], [ 0, %.preheader.preheader ]"   --->   Operation 118 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.13ns)   --->   "%icmp_ln471 = icmp eq i3 %r_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 119 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 120 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.65ns)   --->   "%r = add i3 %r_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 121 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln471, label %.preheader3.i.preheader.preheader, label %qrf_in_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str23) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str23)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 124 'specregionbegin' 'tmp' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i3 %r_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 125 'zext' 'zext_ln1067' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0_i, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 126 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i5 %tmp_5 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 127 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.78ns)   --->   "%add_ln1067 = add i6 %zext_ln1067, %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 128 'add' 'add_ln1067' <Predicate = (!icmp_ln471)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1067_2 = zext i6 %add_ln1067 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 129 'zext' 'zext_ln1067_2' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_1 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 130 'getelementptr' 'Qi_M_real_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_1 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 131 'getelementptr' 'Qi_M_imag_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 132 'br' <Predicate = (!icmp_ln471)> <Delay = 1.76>
ST_6 : Operation 133 [1/1] (1.76ns)   --->   "br label %.preheader3.i.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 133 'br' <Predicate = (icmp_ln471)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%c_0_i = phi i3 [ 0, %qrf_in_row_assign_begin ], [ %c_2, %qrf_in_col_assign_Qi_end ]"   --->   Operation 134 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (1.13ns)   --->   "%icmp_ln472 = icmp eq i3 %c_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 135 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 136 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.65ns)   --->   "%c_2 = add i3 %c_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 137 'add' 'c_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln472, label %.preheader4.i.preheader, label %qrf_in_col_assign_Qi_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str24) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 139 'specloopname' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str24)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 140 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 141 'specpipeline' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.13ns)   --->   "%icmp_ln474 = icmp eq i3 %r_0_i, %c_0_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 142 'icmp' 'icmp_ln474' <Predicate = (!icmp_ln472)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %1, label %2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 143 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1067_3 = zext i3 %c_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 144 'zext' 'zext_ln1067_3' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.78ns)   --->   "%add_ln1067_1 = add i6 %zext_ln1067_1, %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 145 'add' 'add_ln1067_1' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1067_4 = zext i6 %add_ln1067_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 146 'zext' 'zext_ln1067_4' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_2 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 147 'getelementptr' 'Qi_M_real_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_2 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 148 'getelementptr' 'Qi_M_imag_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 149 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 150 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 150 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end"   --->   Operation 151 'br' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (2.32ns)   --->   "store float 1.000000e+00, float* %Qi_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 152 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 153 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 153 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:476->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 154 'br' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str24, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:479->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 155 'specregionend' 'empty_63' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 156 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 157 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 157 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%c12_0_i = phi i3 [ %c, %qrf_in_col_assign_Ri ], [ 0, %.preheader4.i.preheader ]"   --->   Operation 158 'phi' 'c12_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (1.13ns)   --->   "%icmp_ln480 = icmp eq i3 %c12_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 159 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 160 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (1.65ns)   --->   "%c = add i3 %c12_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 161 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %qrf_in_row_assign_end, label %qrf_in_col_assign_Ri" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i3 %c12_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 163 'zext' 'zext_ln482' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (1.78ns)   --->   "%add_ln482 = add i6 %zext_ln1067_1, %zext_ln482" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 164 'add' 'add_ln482' <Predicate = (!icmp_ln480)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i6 %add_ln482 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 165 'zext' 'zext_ln482_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 166 'getelementptr' 'A_M_real_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 167 'getelementptr' 'A_M_imag_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 168 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 169 [2/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 169 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str25) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 170 'specloopname' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str25)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 171 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:481->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 172 'specpipeline' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_1 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 173 'getelementptr' 'Ri_M_real_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_1 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 174 'getelementptr' 'Ri_M_imag_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 175 [1/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 175 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 176 [1/1] (2.32ns)   --->   "store float %A_M_real_load, float* %Ri_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 176 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 177 [1/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 177 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 178 [1/1] (2.32ns)   --->   "store float %A_M_imag_load, float* %Ri_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 178 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str25, i32 %tmp_28)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:483->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 179 'specregionend' 'empty_62' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 180 'br' <Predicate = (!icmp_ln480)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str23, i32 %tmp)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:484->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 181 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.57>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %add_ln486, %._crit_edge.i ], [ 0, %.preheader3.i.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 183 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ %select_ln486_3, %._crit_edge.i ], [ 0, %.preheader3.i.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 184 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i, %._crit_edge.i ], [ -1, %.preheader3.i.preheader.preheader ]"   --->   Operation 185 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (1.13ns)   --->   "%icmp_ln490 = icmp eq i3 %j_0_i, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 186 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i1 %icmp_ln490 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 187 'zext' 'zext_ln499' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.30ns)   --->   "%icmp_ln486 = icmp eq i4 %indvar_flatten, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 188 'icmp' 'icmp_ln486' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (1.73ns)   --->   "%add_ln486 = add i4 %indvar_flatten, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 189 'add' 'add_ln486' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %icmp_ln486, label %.preheader1.i.exitStub, label %qrf_row_loop_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @qrf_col_loop_qrf_row)"   --->   Operation 191 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 192 'speclooptripcount' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.95ns)   --->   "%icmp_ln498 = icmp eq i2 %i_0_i, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 193 'icmp' 'icmp_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.99ns)   --->   "%select_ln486 = select i1 %icmp_ln498, i2 -1, i2 %i_0_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 194 'select' 'select_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (1.65ns)   --->   "%add_ln513_1 = add i3 %j_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 195 'add' 'add_ln513_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (1.13ns)   --->   "%icmp_ln490_1 = icmp eq i3 %add_ln513_1, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 196 'icmp' 'icmp_ln490_1' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.99ns)   --->   "%select_ln486_1 = select i1 %icmp_ln498, i1 %icmp_ln490_1, i1 %icmp_ln490" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 197 'select' 'select_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i1 %icmp_ln490_1 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 198 'zext' 'zext_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i1 %select_ln486_1 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 199 'zext' 'zext_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (1.65ns)   --->   "%sub_ln499 = sub i3 %add_ln513_1, %zext_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 200 'sub' 'sub_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (1.65ns)   --->   "%sub_ln499_1 = sub i3 %j_0_i, %zext_ln499" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 201 'sub' 'sub_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln499)   --->   "%select_ln486_2 = select i1 %icmp_ln498, i3 %sub_ln499, i3 %sub_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 202 'select' 'select_ln486_2' <Predicate = (!icmp_ln486)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.98ns)   --->   "%select_ln486_3 = select i1 %icmp_ln498, i3 %add_ln513_1, i3 %j_0_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 203 'select' 'select_ln486_3' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %select_ln486_3 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 204 'zext' 'zext_ln513' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (1.65ns)   --->   "%add_ln513 = add i3 %j_0_i, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 205 'add' 'add_ln513' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.98ns)   --->   "%select_ln486_4 = select i1 %icmp_ln498, i3 %add_ln513, i3 %add_ln513_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 206 'select' 'select_ln486_4' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i3 %select_ln486_3 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 207 'zext' 'zext_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.96ns)   --->   "%xor_ln486 = xor i32 %zext_ln486_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 208 'xor' 'xor_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i2 %select_ln486 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 209 'zext' 'zext_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str27) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 210 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 211 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp_ln499 = icmp sgt i3 %zext_ln498, %select_ln486_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 212 'icmp' 'icmp_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln499, label %7, label %._crit_edge.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 213 'br' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (1.56ns)   --->   "%add_ln503 = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 214 'add' 'add_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln503, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 215 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i4 %tmp_7 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 216 'zext' 'zext_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (1.73ns)   --->   "%add_ln503_1 = add i5 %zext_ln513, %zext_ln503" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 217 'add' 'add_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln503_1 = zext i5 %add_ln503_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 218 'zext' 'zext_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_2 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 219 'getelementptr' 'Ri_M_real_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_2 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 220 'getelementptr' 'Ri_M_imag_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 221 [2/2] (2.32ns)   --->   "%p_r_M_real_1 = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 221 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 222 [2/2] (2.32ns)   --->   "%p_r_M_imag_1 = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 222 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln486, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 223 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln503_2 = zext i4 %tmp_8 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 224 'zext' 'zext_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (1.73ns)   --->   "%add_ln503_2 = add i5 %zext_ln513, %zext_ln503_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 225 'add' 'add_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln503_3 = zext i5 %add_ln503_2 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 226 'zext' 'zext_ln503_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_3 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 227 'getelementptr' 'Ri_M_real_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_3 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 228 'getelementptr' 'Ri_M_imag_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 229 [2/2] (2.32ns)   --->   "%p_r_M_real = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 229 'load' 'p_r_M_real' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 230 [2/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 230 'load' 'p_r_M_imag' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 231 'ret' <Predicate = (icmp_ln486)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 22.2>
ST_13 : Operation 232 [1/2] (2.32ns)   --->   "%p_r_M_real_1 = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 232 'load' 'p_r_M_real_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 233 [1/2] (2.32ns)   --->   "%p_r_M_imag_1 = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 233 'load' 'p_r_M_imag_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 234 [1/2] (2.32ns)   --->   "%p_r_M_real = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 234 'load' 'p_r_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 235 [1/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 235 'load' 'p_r_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %select_ln486_1, label %._crit_edge.i.i.i, label %_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:279->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%p_Val2_39 = bitcast float %p_r_M_real_1 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 237 'bitcast' 'p_Val2_39' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i32 %p_Val2_39 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 238 'trunc' 'trunc_ln368_2' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln189_2 = trunc i32 %p_Val2_39 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 239 'trunc' 'trunc_ln189_2' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_26 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 240 'bitconcatenate' 'p_Result_26' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%d1_4 = bitcast i32 %p_Result_26 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 241 'bitcast' 'd1_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%p_Val2_36 = bitcast float %p_r_M_imag_1 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 242 'bitcast' 'p_Val2_36' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = trunc i32 %p_Val2_36 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 243 'trunc' 'trunc_ln368_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln189_3 = trunc i32 %p_Val2_36 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 244 'trunc' 'trunc_ln189_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_27 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 245 'bitconcatenate' 'p_Result_27' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%d2_5 = bitcast i32 %p_Result_27 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 246 'bitcast' 'd2_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%p_Val2_37 = bitcast float %p_r_M_real to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 247 'bitcast' 'p_Val2_37' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_37 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 248 'trunc' 'trunc_ln368_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln189_4 = trunc i32 %p_Val2_37 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 249 'trunc' 'trunc_ln189_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 250 'bitconcatenate' 'p_Result_28' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%largest_9 = bitcast i32 %p_Result_28 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 251 'bitcast' 'largest_9' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%p_Val2_38 = bitcast float %p_r_M_imag to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 252 'bitcast' 'p_Val2_38' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_38 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 253 'trunc' 'trunc_ln368_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln189_5 = trunc i32 %p_Val2_38 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 254 'trunc' 'trunc_ln189_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 255 'bitconcatenate' 'p_Result_29' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%d3_7 = bitcast i32 %p_Result_29 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 256 'bitcast' 'd3_7' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_39, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 257 'partselect' 'tmp_13' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_36, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 258 'partselect' 'tmp_14' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (1.55ns)   --->   "%icmp_ln179 = icmp ne i8 %tmp_13, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 259 'icmp' 'icmp_ln179' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [1/1] (2.44ns)   --->   "%icmp_ln179_1 = icmp eq i23 %trunc_ln189_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 260 'icmp' 'icmp_ln179_1' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (0.97ns)   --->   "%or_ln179 = or i1 %icmp_ln179_1, %icmp_ln179" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 261 'or' 'or_ln179' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (1.55ns)   --->   "%icmp_ln179_2 = icmp ne i8 %tmp_14, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 262 'icmp' 'icmp_ln179_2' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (2.44ns)   --->   "%icmp_ln179_3 = icmp eq i23 %trunc_ln189_3, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 263 'icmp' 'icmp_ln179_3' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.97ns)   --->   "%or_ln179_1 = or i1 %icmp_ln179_3, %icmp_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 264 'or' 'or_ln179_1' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.97ns)   --->   "%and_ln179 = and i1 %or_ln179, %or_ln179_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 265 'and' 'and_ln179' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (6.78ns)   --->   "%tmp_15 = fcmp ogt float %d1_4, %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 266 'fcmp' 'tmp_15' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_1)   --->   "%and_ln179_2 = and i1 %and_ln179, %tmp_15" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 267 'and' 'and_ln179_2' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_37, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 268 'partselect' 'tmp_16' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (1.55ns)   --->   "%icmp_ln179_4 = icmp ne i8 %tmp_16, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 269 'icmp' 'icmp_ln179_4' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [1/1] (2.44ns)   --->   "%icmp_ln179_5 = icmp eq i23 %trunc_ln189_4, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 270 'icmp' 'icmp_ln179_5' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.97ns)   --->   "%or_ln179_2 = or i1 %icmp_ln179_5, %icmp_ln179_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 271 'or' 'or_ln179_2' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [1/1] (0.97ns)   --->   "%and_ln179_3 = and i1 %or_ln179, %or_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 272 'and' 'and_ln179_3' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [1/1] (6.78ns)   --->   "%tmp_17 = fcmp ogt float %d1_4, %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 273 'fcmp' 'tmp_17' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_4 = and i1 %and_ln179_3, %tmp_17" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 274 'and' 'and_ln179_4' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_38, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 275 'partselect' 'tmp_18' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (1.55ns)   --->   "%icmp_ln179_6 = icmp ne i8 %tmp_18, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 276 'icmp' 'icmp_ln179_6' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [1/1] (2.44ns)   --->   "%icmp_ln179_7 = icmp eq i23 %trunc_ln189_5, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 277 'icmp' 'icmp_ln179_7' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [1/1] (0.97ns)   --->   "%or_ln179_3 = or i1 %icmp_ln179_7, %icmp_ln179_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 278 'or' 'or_ln179_3' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_5 = and i1 %or_ln179, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 279 'and' 'and_ln179_5' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %d1_4, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 280 'fcmp' 'tmp_19' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_6 = and i1 %and_ln179_5, %tmp_19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 281 'and' 'and_ln179_6' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln179_7 = and i1 %and_ln179_4, %and_ln179_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 282 'and' 'and_ln179_7' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln179_1 = and i1 %and_ln179_7, %and_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 283 'and' 'and_ln179_1' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [1/1] (6.78ns)   --->   "%tmp_20 = fcmp ogt float %d2_5, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 284 'fcmp' 'tmp_20' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%and_ln184 = and i1 %and_ln179, %tmp_20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 285 'and' 'and_ln184' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [1/1] (0.97ns)   --->   "%and_ln184_1 = and i1 %or_ln179_1, %or_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 286 'and' 'and_ln184_1' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [1/1] (6.78ns)   --->   "%tmp_21 = fcmp ogt float %d2_5, %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 287 'fcmp' 'tmp_21' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_2 = and i1 %and_ln184_1, %tmp_21" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 288 'and' 'and_ln184_2' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_3 = and i1 %or_ln179_1, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 289 'and' 'and_ln184_3' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %d2_5, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 290 'fcmp' 'tmp_22' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_4 = and i1 %and_ln184_3, %tmp_22" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 291 'and' 'and_ln184_4' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [1/1] (6.78ns)   --->   "%tmp_23 = fcmp ogt float %largest_9, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 292 'fcmp' 'tmp_23' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_2)   --->   "%and_ln189_4 = and i1 %and_ln179_3, %tmp_23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 293 'and' 'and_ln189_4' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ogt float %largest_9, %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 294 'fcmp' 'tmp_24' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%and_ln189_5 = and i1 %and_ln184_1, %tmp_24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 295 'and' 'and_ln189_5' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%and_ln189_6 = and i1 %or_ln179_2, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 296 'and' 'and_ln189_6' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [1/1] (6.78ns)   --->   "%tmp_25 = fcmp ogt float %largest_9, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 297 'fcmp' 'tmp_25' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%and_ln189_7 = and i1 %and_ln189_6, %tmp_25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 298 'and' 'and_ln189_7' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %and_ln189_5, %and_ln189_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 299 'and' 'and_ln189_8' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189_2 = and i1 %and_ln189_8, %and_ln189_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 300 'and' 'and_ln189_2' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node d3_5)   --->   "%d3_4 = select i1 %and_ln189_2, float %d3_7, float %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 301 'select' 'd3_4' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node largest_7)   --->   "%largest_6 = select i1 %and_ln189_2, float %largest_9, float %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 302 'select' 'largest_6' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node d1_3)   --->   "%d1 = select i1 %and_ln179_1, float %d2_5, float %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 303 'select' 'd1' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%xor_ln179 = xor i1 %and_ln179_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 304 'xor' 'xor_ln179' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln184_5 = and i1 %and_ln184_2, %and_ln184_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 305 'and' 'and_ln184_5' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%and_ln184_6 = and i1 %and_ln184, %xor_ln179" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 306 'and' 'and_ln184_6' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln184_7 = and i1 %and_ln184_6, %and_ln184_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 307 'and' 'and_ln184_7' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [1/1] (0.69ns) (out node of the LUT)   --->   "%d1_3 = select i1 %and_ln184_7, float %d1_4, float %d1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 308 'select' 'd1_3' <Predicate = (!select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node d2_4)   --->   "%d2 = select i1 %and_ln179_1, float %largest_9, float %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 309 'select' 'd2' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 310 [1/1] (0.69ns) (out node of the LUT)   --->   "%d2_4 = select i1 %and_ln184_7, float %largest_9, float %d2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 310 'select' 'd2_4' <Predicate = (!select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.69ns) (out node of the LUT)   --->   "%d3_5 = select i1 %and_ln179_1, float %d3_7, float %d3_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 311 'select' 'd3_5' <Predicate = (!select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.69ns) (out node of the LUT)   --->   "%d3_6 = select i1 %and_ln184_7, float %d3_7, float %d3_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 312 'select' 'd3_6' <Predicate = (!select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.69ns) (out node of the LUT)   --->   "%largest_7 = select i1 %and_ln179_1, float %d1_4, float %largest_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 313 'select' 'largest_7' <Predicate = (!select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 314 [1/1] (0.69ns) (out node of the LUT)   --->   "%largest_8 = select i1 %and_ln184_7, float %d2_5, float %largest_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 314 'select' 'largest_8' <Predicate = (!select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln201_1 = bitcast float %largest_8 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 315 'bitcast' 'bitcast_ln201_1' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201_1, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 316 'partselect' 'tmp_26' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln201_1 = trunc i32 %bitcast_ln201_1 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 317 'trunc' 'trunc_ln201_1' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (1.55ns)   --->   "%icmp_ln201_2 = icmp ne i8 %tmp_26, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 318 'icmp' 'icmp_ln201_2' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (2.44ns)   --->   "%icmp_ln201_3 = icmp eq i23 %trunc_ln201_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 319 'icmp' 'icmp_ln201_3' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln201_1)   --->   "%or_ln201_1 = or i1 %icmp_ln201_3, %icmp_ln201_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 320 'or' 'or_ln201_1' <Predicate = (!select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp oeq float %largest_8, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 321 'fcmp' 'tmp_27' <Predicate = (!select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln201_1 = and i1 %or_ln201_1, %tmp_27" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 322 'and' 'and_ln201_1' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [1/1] (1.76ns)   --->   "br i1 %and_ln201_1, label %"qrf_magnitude<float>.exit42.i.i", label %8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 323 'br' <Predicate = (!select_ln486_1)> <Delay = 1.76>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %p_r_M_real to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 324 'bitcast' 'p_Val2_s' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 325 'trunc' 'trunc_ln368' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 326 'trunc' 'trunc_ln189' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 327 'bitconcatenate' 'p_Result_30' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%largest_10 = bitcast i32 %p_Result_30 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 328 'bitcast' 'largest_10' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%p_Val2_34 = bitcast float %p_r_M_imag to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 329 'bitcast' 'p_Val2_34' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %p_Val2_34 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 330 'trunc' 'trunc_ln368_1' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i32 %p_Val2_34 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 331 'trunc' 'trunc_ln189_1' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_31 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 332 'bitconcatenate' 'p_Result_31' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%d3 = bitcast i32 %p_Result_31 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 333 'bitcast' 'd3' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 334 'partselect' 'tmp_1' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (1.55ns)   --->   "%icmp_ln189 = icmp ne i8 %tmp_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 335 'icmp' 'icmp_ln189' <Predicate = (select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [1/1] (2.44ns)   --->   "%icmp_ln189_1 = icmp eq i23 %trunc_ln189, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 336 'icmp' 'icmp_ln189_1' <Predicate = (select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.97ns)   --->   "%or_ln189 = or i1 %icmp_ln189_1, %icmp_ln189" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 337 'or' 'or_ln189' <Predicate = (select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (6.78ns)   --->   "%tmp_2 = fcmp ogt float %largest_10, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 338 'fcmp' 'tmp_2' <Predicate = (select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_34, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 339 'partselect' 'tmp_4' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (1.55ns)   --->   "%icmp_ln189_2 = icmp ne i8 %tmp_4, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 340 'icmp' 'icmp_ln189_2' <Predicate = (select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (2.44ns)   --->   "%icmp_ln189_3 = icmp eq i23 %trunc_ln189_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 341 'icmp' 'icmp_ln189_3' <Predicate = (select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (0.97ns)   --->   "%or_ln189_1 = or i1 %icmp_ln189_3, %icmp_ln189_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 342 'or' 'or_ln189_1' <Predicate = (select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln189)   --->   "%and_ln189_1 = and i1 %or_ln189, %or_ln189_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 343 'and' 'and_ln189_1' <Predicate = (select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [1/1] (6.78ns)   --->   "%tmp_10 = fcmp ogt float %largest_10, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 344 'fcmp' 'tmp_10' <Predicate = (select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln189)   --->   "%and_ln189_3 = and i1 %and_ln189_1, %tmp_10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 345 'and' 'and_ln189_3' <Predicate = (select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189 = and i1 %and_ln189_3, %tmp_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 346 'and' 'and_ln189' <Predicate = (select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 347 [1/1] (0.69ns)   --->   "%largest_1 = select i1 %and_ln189, float %largest_10, float %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 347 'select' 'largest_1' <Predicate = (select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.69ns)   --->   "%d3_1 = select i1 %and_ln189, float %d3, float %largest_10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 348 'select' 'd3_1' <Predicate = (select_ln486_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln201 = bitcast float %largest_1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 349 'bitcast' 'bitcast_ln201' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 350 'partselect' 'tmp_11' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i32 %bitcast_ln201 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 351 'trunc' 'trunc_ln201' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (1.55ns)   --->   "%icmp_ln201 = icmp ne i8 %tmp_11, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 352 'icmp' 'icmp_ln201' <Predicate = (select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (2.44ns)   --->   "%icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 353 'icmp' 'icmp_ln201_1' <Predicate = (select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln201)   --->   "%or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 354 'or' 'or_ln201' <Predicate = (select_ln486_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp oeq float %largest_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 355 'fcmp' 'tmp_12' <Predicate = (select_ln486_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln201 = and i1 %or_ln201, %tmp_12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 356 'and' 'and_ln201' <Predicate = (select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/1] (1.76ns)   --->   "br i1 %and_ln201, label %"qrf_magnitude<float>.exit.i.i", label %9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 357 'br' <Predicate = (select_ln486_1)> <Delay = 1.76>

State 14 <SV = 8> <Delay = 35.3>
ST_14 : Operation 358 [5/5] (35.3ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 358 'fdiv' 'x1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [5/5] (35.3ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 359 'fdiv' 'x2_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [5/5] (35.3ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 360 'fdiv' 'x3_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 35.3>
ST_15 : Operation 361 [4/5] (35.3ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 361 'fdiv' 'x1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [4/5] (35.3ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 362 'fdiv' 'x2_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 363 [4/5] (35.3ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 363 'fdiv' 'x3_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 35.3>
ST_16 : Operation 364 [3/5] (35.3ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 364 'fdiv' 'x1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [3/5] (35.3ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 365 'fdiv' 'x2_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [3/5] (35.3ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 366 'fdiv' 'x3_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 35.3>
ST_17 : Operation 367 [2/5] (35.3ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 367 'fdiv' 'x1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 368 [2/5] (35.3ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 368 'fdiv' 'x2_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [2/5] (35.3ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 369 'fdiv' 'x3_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 35.3>
ST_18 : Operation 370 [1/5] (35.3ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 370 'fdiv' 'x1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 371 [1/5] (35.3ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 371 'fdiv' 'x2_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/5] (35.3ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 372 'fdiv' 'x3_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 13.5>
ST_19 : Operation 373 [2/2] (13.5ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 373 'fmul' 'x1_sqd' <Predicate = true> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [2/2] (13.4ns)   --->   "%x2_sqd_1 = fmul float %x2_1, %x2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:208->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 374 'fmul' 'x2_sqd_1' <Predicate = true> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [2/2] (13.4ns)   --->   "%x3_sqd_1 = fmul float %x3_1, %x3_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 375 'fmul' 'x3_sqd_1' <Predicate = true> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 36.1>
ST_20 : Operation 376 [1/2] (12.3ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 376 'fmul' 'x1_sqd' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/2] (12.3ns)   --->   "%x2_sqd_1 = fmul float %x2_1, %x2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:208->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 377 'fmul' 'x2_sqd_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 378 [1/2] (12.3ns)   --->   "%x3_sqd_1 = fmul float %x3_1, %x3_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 378 'fmul' 'x3_sqd_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 379 [2/2] (23.7ns)   --->   "%s2_1 = fadd float %x2_sqd_1, %x3_sqd_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 379 'fadd' 's2_1' <Predicate = true> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 380 [2/2] (23.6ns)   --->   "%s1_1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 380 'fadd' 's1_1' <Predicate = true> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 22.5>
ST_21 : Operation 381 [1/2] (22.5ns)   --->   "%s2_1 = fadd float %x2_sqd_1, %x3_sqd_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 381 'fadd' 's2_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [1/2] (22.5ns)   --->   "%s1_1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 382 'fadd' 's1_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 23.7>
ST_22 : Operation 383 [2/2] (23.7ns)   --->   "%s3 = fadd float %s1_1, %s2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 383 'fadd' 's3' <Predicate = true> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 22.5>
ST_23 : Operation 384 [1/2] (22.5ns)   --->   "%s3 = fadd float %s1_1, %s2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 384 'fadd' 's3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 29.4>
ST_24 : Operation 385 [5/5] (29.4ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 385 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 19> <Delay = 29.4>
ST_25 : Operation 386 [4/5] (29.4ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 386 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 20> <Delay = 29.4>
ST_26 : Operation 387 [3/5] (29.4ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 387 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 21> <Delay = 29.4>
ST_27 : Operation 388 [2/5] (29.4ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 388 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 22> <Delay = 42.9>
ST_28 : Operation 389 [1/5] (29.4ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 389 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 390 [2/2] (13.5ns)   --->   "%tmp_30 = fmul float %largest_8, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 390 'fmul' 'tmp_30' <Predicate = true> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 27.7>
ST_29 : Operation 391 [1/2] (12.3ns)   --->   "%tmp_30 = fmul float %largest_8, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 391 'fmul' 'tmp_30' <Predicate = (!and_ln201_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 392 [1/1] (1.76ns)   --->   "br label %"qrf_magnitude<float>.exit42.i.i"" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 392 'br' <Predicate = (!and_ln201_1)> <Delay = 1.76>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%sqrt_mag_a_mag_b = phi float [ %tmp_30, %8 ], [ 0.000000e+00, %_ifconv ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 393 'phi' 'sqrt_mag_a_mag_b' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (6.78ns)   --->   "%tmp_33 = fcmp oeq float %d1_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 394 'fcmp' 'tmp_33' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%and_ln284 = and i1 %or_ln179, %tmp_33" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 395 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 396 [1/1] (6.78ns)   --->   "%tmp_34 = fcmp oeq float %d2_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 396 'fcmp' 'tmp_34' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%and_ln284_1 = and i1 %or_ln179_1, %tmp_34" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 397 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp oeq float %largest_9, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 398 'fcmp' 'tmp_35' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_3 = and i1 %or_ln179_2, %tmp_35" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 399 'and' 'and_ln284_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (6.78ns)   --->   "%tmp_36 = fcmp oeq float %d3_7, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 400 'fcmp' 'tmp_36' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_4 = and i1 %or_ln179_3, %tmp_36" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 401 'and' 'and_ln284_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_5 = and i1 %and_ln284, %and_ln284_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 402 'and' 'and_ln284_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_6 = and i1 %and_ln284_3, %and_ln284_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 403 'and' 'and_ln284_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %and_ln284_6, %and_ln284_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 404 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %6, label %._crit_edge.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 406 [2/2] (13.5ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 406 'fmul' 'tmp_i_i9' <Predicate = (!and_ln284_2)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 407 [2/2] (13.4ns)   --->   "%tmp_i_i_65 = fmul float %p_r_M_imag_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 407 'fmul' 'tmp_i_i_65' <Predicate = (!and_ln284_2)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 408 [2/2] (13.4ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 408 'fmul' 'tmp_3_i_i' <Predicate = (!and_ln284_2)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 409 [2/2] (13.4ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 409 'fmul' 'tmp_5_i_i' <Predicate = (!and_ln284_2)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [2/2] (12.3ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 410 'fmul' 'tmp_6_i_i' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [2/2] (12.3ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 411 'fmul' 'tmp_i_i1' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [2/2] (12.3ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 412 'fmul' 'tmp_i_i2' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [2/2] (12.3ns)   --->   "%tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 413 'fmul' 'tmp_5_i_i2' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [2/2] (12.3ns)   --->   "%tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 414 'fmul' 'tmp_6_i_i2' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_39, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:285->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 415 'bitselect' 'p_Result_s' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_29 : Operation 416 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 1065353216) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:285->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 416 'bitconcatenate' 'p_Result_25' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "%c_tmp_M_real = bitcast i32 %p_Result_25 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:285->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 417 'bitcast' 'c_tmp_M_real' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_29 : Operation 418 [1/1] (1.76ns)   --->   "br label %11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:287->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 418 'br' <Predicate = (and_ln284_2)> <Delay = 1.76>

State 30 <SV = 24> <Delay = 36.1>
ST_30 : Operation 419 [1/2] (12.3ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 419 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 420 [1/2] (12.3ns)   --->   "%tmp_i_i_65 = fmul float %p_r_M_imag_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 420 'fmul' 'tmp_i_i_65' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 421 [2/2] (23.7ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_65" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 421 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 422 [1/2] (12.3ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 422 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 423 [2/2] (23.6ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 423 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 424 [1/2] (12.3ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 424 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 425 [1/2] (12.3ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 425 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 426 [2/2] (23.6ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 426 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 427 [1/2] (12.3ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 427 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 428 [1/2] (12.3ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 428 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 429 [2/2] (22.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 429 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 430 [1/2] (12.3ns)   --->   "%tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 430 'fmul' 'tmp_5_i_i2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 431 [1/2] (12.3ns)   --->   "%tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 431 'fmul' 'tmp_6_i_i2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 432 [2/2] (22.5ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 432 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 22.5>
ST_31 : Operation 433 [1/2] (22.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_65" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 433 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 434 [1/2] (22.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 434 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 435 [1/2] (22.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 435 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 436 [1/2] (22.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 436 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 437 [1/2] (22.5ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 437 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 35.3>
ST_32 : Operation 438 [5/5] (35.3ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 438 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 439 [5/5] (35.3ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 439 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 440 [5/5] (35.3ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 440 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 441 [5/5] (35.3ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 441 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 35.3>
ST_33 : Operation 442 [4/5] (35.3ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 442 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 443 [4/5] (35.3ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 443 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 444 [4/5] (35.3ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 444 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 445 [4/5] (35.3ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 445 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 35.3>
ST_34 : Operation 446 [3/5] (35.3ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 446 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 447 [3/5] (35.3ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 447 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 448 [3/5] (35.3ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 448 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 449 [3/5] (35.3ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 449 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 35.3>
ST_35 : Operation 450 [2/5] (35.3ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 450 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [2/5] (35.3ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 451 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 452 [2/5] (35.3ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 452 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 453 [2/5] (35.3ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 453 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 30> <Delay = 39.8>
ST_36 : Operation 454 [1/5] (35.3ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 454 'fdiv' 'c_tmp_M_real_1' <Predicate = (!select_ln486_1 & !and_ln284_2)> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 455 [1/5] (35.3ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 455 'fdiv' 'c_tmp_M_imag' <Predicate = (!select_ln486_1 & !and_ln284_2)> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 456 [1/5] (35.3ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 456 'fdiv' 's_tmp_M_real_1' <Predicate = (!select_ln486_1 & !and_ln284_2)> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 457 [1/5] (35.3ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 457 'fdiv' 'complex_M_imag_writ' <Predicate = (!select_ln486_1 & !and_ln284_2)> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 458 [1/1] (1.76ns)   --->   "br label %11"   --->   Operation 458 'br' <Predicate = (!select_ln486_1 & !and_ln284_2)> <Delay = 1.76>
ST_36 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_M_real_1 = phi float [ %c_tmp_M_real, %6 ], [ %c_tmp_M_real_1, %._crit_edge.i.i ]"   --->   Operation 459 'phi' 'tmp_M_real_1' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_M_imag_3 = phi float [ 0.000000e+00, %6 ], [ %c_tmp_M_imag, %._crit_edge.i.i ]"   --->   Operation 460 'phi' 'tmp_M_imag_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_M_real_2 = phi float [ 0.000000e+00, %6 ], [ %s_tmp_M_real_1, %._crit_edge.i.i ]"   --->   Operation 461 'phi' 'tmp_M_real_2' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%s_tmp_M_imag = phi float [ 0.000000e+00, %6 ], [ %complex_M_imag_writ, %._crit_edge.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 462 'phi' 's_tmp_M_imag' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln155_3 = bitcast float %tmp_M_imag_3 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:291->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 463 'bitcast' 'bitcast_ln155_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 464 [1/1] (0.99ns)   --->   "%xor_ln155_1 = xor i32 %bitcast_ln155_3, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:291->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 464 'xor' 'xor_ln155_1' <Predicate = (!select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_M_imag_4 = bitcast i32 %xor_ln155_1 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:291->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 465 'bitcast' 'tmp_M_imag_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%bitcast_ln155_5 = bitcast float %s_tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:293->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 466 'bitcast' 'bitcast_ln155_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 467 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155_2 = xor i32 %bitcast_ln155_5, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:293->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 467 'xor' 'xor_ln155_2' <Predicate = (!select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_M_imag_6 = bitcast i32 %xor_ln155_2 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:293->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 468 'bitcast' 'tmp_M_imag_6' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 469 [1/1] (0.00ns)   --->   "%bitcast_ln444 = bitcast float %tmp_M_real_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 469 'bitcast' 'bitcast_ln444' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 470 [1/1] (0.99ns)   --->   "%xor_ln444 = xor i32 %bitcast_ln444, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 470 'xor' 'xor_ln444' <Predicate = (!select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln444_1 = bitcast i32 %xor_ln444 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 471 'bitcast' 'bitcast_ln444_1' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 472 [1/1] (1.76ns)   --->   "br label %"qrf_givens<float>.exit.i274"" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:299->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 472 'br' <Predicate = (!select_ln486_1)> <Delay = 1.76>
ST_36 : Operation 473 [1/5] (35.3ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 473 'fdiv' 's_tmp_M_real' <Predicate = (select_ln486_1 & !and_ln306)> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 474 [1/5] (35.3ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 474 'fdiv' 'complex_M_imag_writ_1' <Predicate = (select_ln486_1 & !and_ln306)> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 475 [1/1] (1.76ns)   --->   "br label %12"   --->   Operation 475 'br' <Predicate = (select_ln486_1 & !and_ln306)> <Delay = 1.76>
ST_36 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_M_real = phi float [ %s_tmp_M_real, %._crit_edge4.i.i ], [ 1.000000e+00, %"qrf_magnitude<float>.exit.i.i" ]"   --->   Operation 476 'phi' 'tmp_M_real' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%s_tmp_M_imag_2 = phi float [ %complex_M_imag_writ_1, %._crit_edge4.i.i ], [ 0.000000e+00, %"qrf_magnitude<float>.exit.i.i" ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 477 'phi' 's_tmp_M_imag_2' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%bitcast_ln155 = bitcast float %s_tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:313->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 478 'bitcast' 'bitcast_ln155' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 479 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:313->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 479 'xor' 'xor_ln155' <Predicate = (select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_M_imag_2 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:313->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 480 'bitcast' 'tmp_M_imag_2' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 481 [1/1] (1.76ns)   --->   "br label %"qrf_givens<float>.exit.i274""   --->   Operation 481 'br' <Predicate = (select_ln486_1)> <Delay = 1.76>
ST_36 : Operation 482 [1/1] (0.00ns)   --->   "%p_f_assign = phi float [ %mag_M_real, %12 ], [ %sqrt_mag_a_mag_b, %11 ]"   --->   Operation 482 'phi' 'p_f_assign' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 483 [1/1] (0.00ns)   --->   "%p_r_M_imag_5 = phi float [ %tmp_M_imag_2, %12 ], [ %tmp_M_imag_3, %11 ]"   --->   Operation 483 'phi' 'p_r_M_imag_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 484 [1/1] (0.00ns)   --->   "%p_r_M_real_6 = phi float [ %tmp_M_real, %12 ], [ %tmp_M_real_1, %11 ]"   --->   Operation 484 'phi' 'p_r_M_real_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 485 [1/1] (0.00ns)   --->   "%p_r_M_imag_3 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_imag_6, %11 ]"   --->   Operation 485 'phi' 'p_r_M_imag_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 486 [1/1] (0.00ns)   --->   "%p_r_M_real_5 = phi float [ 0.000000e+00, %12 ], [ %bitcast_ln444_1, %11 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 486 'phi' 'p_r_M_real_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 487 [1/1] (0.00ns)   --->   "%p_r_M_real_3 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_real_2, %11 ]"   --->   Operation 487 'phi' 'p_r_M_real_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 488 [1/1] (0.00ns)   --->   "%p_r_M_imag_2 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_imag_4, %11 ]"   --->   Operation 488 'phi' 'p_r_M_imag_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 489 [1/1] (0.00ns)   --->   "%p_r_M_real_2 = phi float [ 1.000000e+00, %12 ], [ %tmp_M_real_1, %11 ]"   --->   Operation 489 'phi' 'p_r_M_real_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %select_ln486_1, label %10, label %5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:505->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 491 [1/1] (2.32ns)   --->   "store float %p_f_assign, float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 491 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 492 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 492 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 493 [1/1] (0.00ns)   --->   "br label %4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 493 'br' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 494 [1/1] (2.32ns)   --->   "store float %p_f_assign, float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 494 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 495 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 495 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 496 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 496 'br' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_36 : Operation 497 [1/1] (1.76ns)   --->   "br label %3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 497 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 8> <Delay = 35.3>
ST_37 : Operation 498 [5/5] (35.3ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 498 'fdiv' 'x1_2' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 499 [5/5] (35.3ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 499 'fdiv' 'x3' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 35.3>
ST_38 : Operation 500 [4/5] (35.3ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 500 'fdiv' 'x1_2' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 501 [4/5] (35.3ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 501 'fdiv' 'x3' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 35.3>
ST_39 : Operation 502 [3/5] (35.3ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 502 'fdiv' 'x1_2' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 503 [3/5] (35.3ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 503 'fdiv' 'x3' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 35.3>
ST_40 : Operation 504 [2/5] (35.3ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 504 'fdiv' 'x1_2' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 505 [2/5] (35.3ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 505 'fdiv' 'x3' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 12> <Delay = 35.3>
ST_41 : Operation 506 [1/5] (35.3ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 506 'fdiv' 'x1_2' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 507 [1/5] (35.3ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 507 'fdiv' 'x3' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 13> <Delay = 13.5>
ST_42 : Operation 508 [2/2] (13.5ns)   --->   "%x1_sqd_2 = fmul float %x1_2, %x1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 508 'fmul' 'x1_sqd_2' <Predicate = true> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 509 [2/2] (13.4ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 509 'fmul' 'x3_sqd' <Predicate = true> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 14> <Delay = 36.1>
ST_43 : Operation 510 [1/2] (12.3ns)   --->   "%x1_sqd_2 = fmul float %x1_2, %x1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 510 'fmul' 'x1_sqd_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 511 [1/2] (12.3ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 511 'fmul' 'x3_sqd' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 512 [2/2] (23.7ns)   --->   "%s2 = fadd float %x1_sqd_2, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 512 'fadd' 's2' <Predicate = true> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 513 [2/2] (23.6ns)   --->   "%s1 = fadd float %x1_sqd_2, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 513 'fadd' 's1' <Predicate = true> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 15> <Delay = 22.5>
ST_44 : Operation 514 [1/2] (22.5ns)   --->   "%s2 = fadd float %x1_sqd_2, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 514 'fadd' 's2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 515 [1/2] (22.5ns)   --->   "%s1 = fadd float %x1_sqd_2, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 515 'fadd' 's1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 16> <Delay = 23.7>
ST_45 : Operation 516 [2/2] (23.7ns)   --->   "%s3_1 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 516 'fadd' 's3_1' <Predicate = true> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 17> <Delay = 22.5>
ST_46 : Operation 517 [1/2] (22.5ns)   --->   "%s3_1 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 517 'fadd' 's3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 18> <Delay = 29.4>
ST_47 : Operation 518 [5/5] (29.4ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 518 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 19> <Delay = 29.4>
ST_48 : Operation 519 [4/5] (29.4ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 519 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 20> <Delay = 29.4>
ST_49 : Operation 520 [3/5] (29.4ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 520 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 21> <Delay = 29.4>
ST_50 : Operation 521 [2/5] (29.4ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 521 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 22> <Delay = 42.9>
ST_51 : Operation 522 [1/5] (29.4ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 522 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 29.4> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 4> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 523 [2/2] (13.5ns)   --->   "%tmp_29 = fmul float %largest_1, %tmp_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 523 'fmul' 'tmp_29' <Predicate = true> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 23> <Delay = 27.7>
ST_52 : Operation 524 [1/2] (12.3ns)   --->   "%tmp_29 = fmul float %largest_1, %tmp_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 524 'fmul' 'tmp_29' <Predicate = (!and_ln201)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 525 [1/1] (1.76ns)   --->   "br label %"qrf_magnitude<float>.exit.i.i"" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 525 'br' <Predicate = (!and_ln201)> <Delay = 1.76>
ST_52 : Operation 526 [1/1] (0.00ns)   --->   "%mag_M_real = phi float [ %tmp_29, %9 ], [ 0.000000e+00, %._crit_edge.i.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 526 'phi' 'mag_M_real' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 527 [1/1] (6.78ns)   --->   "%tmp_31 = fcmp oeq float %largest_10, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 527 'fcmp' 'tmp_31' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%and_ln306_1 = and i1 %or_ln189, %tmp_31" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 528 'and' 'and_ln306_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 529 [1/1] (6.78ns)   --->   "%tmp_32 = fcmp oeq float %d3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 529 'fcmp' 'tmp_32' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%and_ln306_2 = and i1 %or_ln189_1, %tmp_32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 530 'and' 'and_ln306_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 531 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306 = and i1 %and_ln306_1, %and_ln306_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 531 'and' 'and_ln306' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 532 [1/1] (1.76ns)   --->   "br i1 %and_ln306, label %12, label %._crit_edge4.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 532 'br' <Predicate = true> <Delay = 1.76>
ST_52 : Operation 533 [2/2] (13.5ns)   --->   "%tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 533 'fmul' 'tmp_i_i8' <Predicate = (!and_ln306)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 534 [2/2] (13.4ns)   --->   "%tmp_i_i1_66 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 534 'fmul' 'tmp_i_i1_66' <Predicate = (!and_ln306)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 535 [2/2] (13.4ns)   --->   "%tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 535 'fmul' 'tmp_3_i_i1' <Predicate = (!and_ln306)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 536 [2/2] (13.4ns)   --->   "%tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 536 'fmul' 'tmp_5_i_i1' <Predicate = (!and_ln306)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 537 [2/2] (12.3ns)   --->   "%tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 537 'fmul' 'tmp_6_i_i1' <Predicate = (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 24> <Delay = 36.1>
ST_53 : Operation 538 [1/2] (12.3ns)   --->   "%tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 538 'fmul' 'tmp_i_i8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 539 [1/2] (12.3ns)   --->   "%tmp_i_i1_66 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 539 'fmul' 'tmp_i_i1_66' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 540 [2/2] (23.7ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_66" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 540 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 541 [1/2] (12.3ns)   --->   "%tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 541 'fmul' 'tmp_3_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 542 [2/2] (23.6ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 542 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 543 [1/2] (12.3ns)   --->   "%tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 543 'fmul' 'tmp_5_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 544 [1/2] (12.3ns)   --->   "%tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 544 'fmul' 'tmp_6_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 545 [2/2] (23.6ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 545 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 25> <Delay = 22.5>
ST_54 : Operation 546 [1/2] (22.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_66" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 546 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 547 [1/2] (22.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 547 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 548 [1/2] (22.5ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 548 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 26> <Delay = 35.3>
ST_55 : Operation 549 [5/5] (35.3ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 549 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 550 [5/5] (35.3ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 550 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 27> <Delay = 35.3>
ST_56 : Operation 551 [4/5] (35.3ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 551 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 552 [4/5] (35.3ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 552 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 28> <Delay = 35.3>
ST_57 : Operation 553 [3/5] (35.3ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 553 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 554 [3/5] (35.3ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 554 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 29> <Delay = 35.3>
ST_58 : Operation 555 [2/5] (35.3ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 555 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 556 [2/5] (35.3ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 556 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 35.3> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 4> <II = 1> <Delay = 35.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 31> <Delay = 4.05>
ST_59 : Operation 557 [1/1] (0.00ns)   --->   "%k_0_i = phi i3 [ 0, %4 ], [ %k, %._crit_edge5.i ]"   --->   Operation 557 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 558 [1/1] (1.13ns)   --->   "%icmp_ln511 = icmp eq i3 %k_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 558 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 559 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 560 [1/1] (1.65ns)   --->   "%k = add i3 %k_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 560 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 561 [1/1] (0.00ns)   --->   "br i1 %icmp_ln511, label %.preheader2.preheader.i, label %qrf_r_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str28) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 562 'specloopname' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_59 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 563 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_59 : Operation 564 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 564 'specpipeline' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_59 : Operation 565 [1/1] (1.13ns)   --->   "%icmp_ln513 = icmp ult i3 %k_0_i, %select_ln486_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 565 'icmp' 'icmp_ln513' <Predicate = (!icmp_ln511)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 566 [1/1] (0.00ns)   --->   "br i1 %icmp_ln513, label %._crit_edge5.i, label %qrf_r_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 566 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_59 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %k_0_i to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 567 'zext' 'zext_ln114' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_59 : Operation 568 [1/1] (1.73ns)   --->   "%add_ln114 = add i5 %zext_ln503, %zext_ln114" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 568 'add' 'add_ln114' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i5 %add_ln114 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 569 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_59 : Operation 570 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_4 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln114_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 570 'getelementptr' 'Ri_M_real_addr_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_59 : Operation 571 [1/1] (1.73ns)   --->   "%add_ln114_2 = add i5 %zext_ln503_2, %zext_ln114" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 571 'add' 'add_ln114_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i5 %add_ln114_2 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 572 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_59 : Operation 573 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_5 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln114_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 573 'getelementptr' 'Ri_M_real_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_59 : Operation 574 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_4 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln114_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 574 'getelementptr' 'Ri_M_imag_addr_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_59 : Operation 575 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_5 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln114_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 575 'getelementptr' 'Ri_M_imag_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_59 : Operation 576 [2/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 576 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 577 [2/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 577 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 578 [2/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_5, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 578 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 579 [2/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 579 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 580 [1/1] (0.00ns)   --->   "br label %3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 580 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>

State 60 <SV = 32> <Delay = 15.8>
ST_60 : Operation 581 [1/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 581 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_60 : Operation 582 [1/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 582 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_60 : Operation 583 [1/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_5, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 583 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_60 : Operation 584 [1/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 584 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_60 : Operation 585 [2/2] (13.5ns)   --->   "%tmp_i_i2_67 = fmul float %p_r_M_real_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 585 'fmul' 'tmp_i_i2_67' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 586 [2/2] (13.4ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 586 'fmul' 'tmp_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 587 [2/2] (13.4ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 587 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 588 [2/2] (13.4ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 588 'fmul' 'tmp_2_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 33> <Delay = 36.1>
ST_61 : Operation 589 [1/2] (12.3ns)   --->   "%tmp_i_i2_67 = fmul float %p_r_M_real_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 589 'fmul' 'tmp_i_i2_67' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 590 [1/2] (12.3ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 590 'fmul' 'tmp_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 591 [2/2] (23.7ns)   --->   "%p_r_M_real_4 = fsub float %tmp_i_i2_67, %tmp_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 591 'fsub' 'p_r_M_real_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 592 [1/2] (12.3ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 592 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 593 [1/2] (12.3ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 593 'fmul' 'tmp_2_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 594 [2/2] (23.6ns)   --->   "%p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 594 'fadd' 'p_r_M_imag_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 595 [2/2] (13.5ns)   --->   "%tmp_i_i3_68 = fmul float %p_r_M_real_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 595 'fmul' 'tmp_i_i3_68' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 596 [2/2] (13.4ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 596 'fmul' 'tmp_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 597 [2/2] (13.4ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 597 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 598 [2/2] (13.4ns)   --->   "%tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 598 'fmul' 'tmp_2_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 34> <Delay = 36.1>
ST_62 : Operation 599 [1/2] (22.5ns)   --->   "%p_r_M_real_4 = fsub float %tmp_i_i2_67, %tmp_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 599 'fsub' 'p_r_M_real_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 600 [1/2] (22.5ns)   --->   "%p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 600 'fadd' 'p_r_M_imag_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 601 [1/2] (12.3ns)   --->   "%tmp_i_i3_68 = fmul float %p_r_M_real_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 601 'fmul' 'tmp_i_i3_68' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 602 [1/2] (12.3ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 602 'fmul' 'tmp_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 603 [2/2] (23.7ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i3_68, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 603 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 604 [1/2] (12.3ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 604 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 605 [1/2] (12.3ns)   --->   "%tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 605 'fmul' 'tmp_2_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 606 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 606 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 607 [2/2] (13.5ns)   --->   "%tmp_i_i4_69 = fmul float %p_r_M_real_5, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 607 'fmul' 'tmp_i_i4_69' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 608 [2/2] (13.4ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 608 'fmul' 'tmp_i_i5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 609 [2/2] (13.4ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 609 'fmul' 'tmp_1_i_i2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 610 [2/2] (13.4ns)   --->   "%tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 610 'fmul' 'tmp_2_i_i5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 35> <Delay = 36.1>
ST_63 : Operation 611 [1/2] (22.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i3_68, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 611 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 612 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 612 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 613 [1/2] (12.3ns)   --->   "%tmp_i_i4_69 = fmul float %p_r_M_real_5, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 613 'fmul' 'tmp_i_i4_69' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 614 [1/2] (12.3ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 614 'fmul' 'tmp_i_i5' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 615 [2/2] (23.7ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i4_69, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 615 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln513)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 616 [1/2] (12.3ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 616 'fmul' 'tmp_1_i_i2' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 617 [1/2] (12.3ns)   --->   "%tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 617 'fmul' 'tmp_2_i_i5' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 618 [2/2] (23.6ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 618 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 619 [2/2] (13.5ns)   --->   "%tmp_i_i5_70 = fmul float %p_r_M_real_6, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 619 'fmul' 'tmp_i_i5_70' <Predicate = (!icmp_ln513)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 620 [2/2] (13.4ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 620 'fmul' 'tmp_i_i6' <Predicate = (!icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 621 [2/2] (13.4ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 621 'fmul' 'tmp_1_i_i3' <Predicate = (!icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 622 [2/2] (13.4ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 622 'fmul' 'tmp_2_i_i6' <Predicate = (!icmp_ln513)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 36> <Delay = 36.0>
ST_64 : Operation 623 [2/2] (23.7ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 623 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 624 [1/2] (22.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i4_69, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 624 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 625 [1/2] (22.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 625 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 626 [1/2] (12.3ns)   --->   "%tmp_i_i5_70 = fmul float %p_r_M_real_6, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 626 'fmul' 'tmp_i_i5_70' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 627 [1/2] (12.3ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 627 'fmul' 'tmp_i_i6' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 628 [2/2] (23.6ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i5_70, %tmp_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 628 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 629 [1/2] (12.3ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 629 'fmul' 'tmp_1_i_i3' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 630 [1/2] (12.3ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 630 'fmul' 'tmp_2_i_i6' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 631 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 631 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 37> <Delay = 24.9>
ST_65 : Operation 632 [1/2] (22.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 632 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 633 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 633 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 634 [1/2] (22.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i5_70, %tmp_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 634 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 635 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 635 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 636 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_1, float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 636 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 66 <SV = 38> <Delay = 24.9>
ST_66 : Operation 637 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 637 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 638 [2/2] (23.6ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 638 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 639 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_3, float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 639 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 67 <SV = 39> <Delay = 23.6>
ST_67 : Operation 640 [1/2] (22.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 640 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 641 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 641 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln513)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 40> <Delay = 24.9>
ST_68 : Operation 642 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 642 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln513)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 643 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_3, float* %Ri_M_real_addr_5, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 643 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_68 : Operation 644 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_5, float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 644 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_68 : Operation 645 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_37)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 645 'specregionend' 'empty_71' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_68 : Operation 646 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 646 'br' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 69 <SV = 32> <Delay = 4.11>
ST_69 : Operation 647 [1/1] (1.56ns)   --->   "%add_ln521 = add i3 %zext_ln498, %zext_ln486" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 647 'add' 'add_ln521' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i3 %add_ln521 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 648 'zext' 'zext_ln521' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 649 [1/1] (2.55ns)   --->   "%add_ln521_1 = add i32 %zext_ln521, %xor_ln486" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 649 'add' 'add_ln521_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 650 [1/1] (1.76ns)   --->   "br label %.preheader2.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 650 'br' <Predicate = true> <Delay = 1.76>

State 70 <SV = 33> <Delay = 4.05>
ST_70 : Operation 651 [1/1] (0.00ns)   --->   "%k13_0_i = phi i3 [ 0, %.preheader2.preheader.i ], [ %k_1, %._crit_edge6.i ]"   --->   Operation 651 'phi' 'k13_0_i' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 652 [1/1] (1.13ns)   --->   "%icmp_ln519 = icmp eq i3 %k13_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 652 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 653 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 653 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 654 [1/1] (1.65ns)   --->   "%k_1 = add i3 %k13_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 654 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 655 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %qrf_row_loop_end, label %qrf_q_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 655 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i3 %k13_0_i to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 656 'zext' 'zext_ln519' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_70 : Operation 657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str29) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 657 'specloopname' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_70 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 658 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_70 : Operation 659 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:520->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 659 'specpipeline' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_70 : Operation 660 [1/1] (2.47ns)   --->   "%icmp_ln521 = icmp slt i32 %zext_ln519, %add_ln521_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 660 'icmp' 'icmp_ln521' <Predicate = (!icmp_ln519)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 661 [1/1] (0.00ns)   --->   "br i1 %icmp_ln521, label %._crit_edge6.i, label %qrf_q_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 661 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_70 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i3 %k13_0_i to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 662 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_70 : Operation 663 [1/1] (1.73ns)   --->   "%add_ln114_3 = add i5 %zext_ln503, %zext_ln114_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 663 'add' 'add_ln114_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i5 %add_ln114_3 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 664 'zext' 'zext_ln114_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_70 : Operation 665 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_3 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln114_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 665 'getelementptr' 'Qi_M_real_addr_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_70 : Operation 666 [1/1] (1.73ns)   --->   "%add_ln114_4 = add i5 %zext_ln503_2, %zext_ln114_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 666 'add' 'add_ln114_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i5 %add_ln114_4 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 667 'zext' 'zext_ln114_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_70 : Operation 668 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_4 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln114_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 668 'getelementptr' 'Qi_M_real_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_70 : Operation 669 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_3 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln114_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 669 'getelementptr' 'Qi_M_imag_addr_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_70 : Operation 670 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_4 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln114_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 670 'getelementptr' 'Qi_M_imag_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_70 : Operation 671 [2/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 671 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 672 [2/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 672 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 673 [2/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 673 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 674 [2/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 674 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 675 [1/1] (0.00ns)   --->   "br label %.preheader2.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 675 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>

State 71 <SV = 34> <Delay = 15.8>
ST_71 : Operation 676 [1/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 676 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 677 [1/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 677 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 678 [1/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 678 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 679 [1/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 679 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 680 [2/2] (13.5ns)   --->   "%tmp_i_i6_72 = fmul float %p_r_M_real_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 680 'fmul' 'tmp_i_i6_72' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 681 [2/2] (13.4ns)   --->   "%tmp_i_i7_73 = fmul float %p_r_M_imag_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 681 'fmul' 'tmp_i_i7_73' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 682 [2/2] (13.4ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 682 'fmul' 'tmp_1_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 683 [2/2] (13.4ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 683 'fmul' 'tmp_2_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 36.1>
ST_72 : Operation 684 [1/2] (12.3ns)   --->   "%tmp_i_i6_72 = fmul float %p_r_M_real_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 684 'fmul' 'tmp_i_i6_72' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 685 [1/2] (12.3ns)   --->   "%tmp_i_i7_73 = fmul float %p_r_M_imag_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 685 'fmul' 'tmp_i_i7_73' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 686 [2/2] (23.7ns)   --->   "%p_r_M_real_8 = fsub float %tmp_i_i6_72, %tmp_i_i7_73" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 686 'fsub' 'p_r_M_real_8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 687 [1/2] (12.3ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 687 'fmul' 'tmp_1_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 688 [1/2] (12.3ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 688 'fmul' 'tmp_2_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 689 [2/2] (23.6ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 689 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 690 [2/2] (13.5ns)   --->   "%tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 690 'fmul' 'tmp_i_i10' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 691 [2/2] (13.4ns)   --->   "%tmp_i_i8_74 = fmul float %p_r_M_imag_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 691 'fmul' 'tmp_i_i8_74' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 692 [2/2] (13.4ns)   --->   "%tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 692 'fmul' 'tmp_1_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 693 [2/2] (13.4ns)   --->   "%tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 693 'fmul' 'tmp_2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 36> <Delay = 36.1>
ST_73 : Operation 694 [1/2] (22.5ns)   --->   "%p_r_M_real_8 = fsub float %tmp_i_i6_72, %tmp_i_i7_73" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 694 'fsub' 'p_r_M_real_8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 695 [1/2] (22.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 695 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 696 [1/2] (12.3ns)   --->   "%tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 696 'fmul' 'tmp_i_i10' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 697 [1/2] (12.3ns)   --->   "%tmp_i_i8_74 = fmul float %p_r_M_imag_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 697 'fmul' 'tmp_i_i8_74' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 698 [2/2] (23.7ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_74" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 698 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 699 [1/2] (12.3ns)   --->   "%tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 699 'fmul' 'tmp_1_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 700 [1/2] (12.3ns)   --->   "%tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 700 'fmul' 'tmp_2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 701 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 701 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 702 [2/2] (13.5ns)   --->   "%tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 702 'fmul' 'tmp_i_i11' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 703 [2/2] (13.4ns)   --->   "%tmp_i_i9_75 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 703 'fmul' 'tmp_i_i9_75' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 704 [2/2] (13.4ns)   --->   "%tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 704 'fmul' 'tmp_1_i_i6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 705 [2/2] (13.4ns)   --->   "%tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 705 'fmul' 'tmp_2_i_i9' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 37> <Delay = 36.1>
ST_74 : Operation 706 [1/2] (22.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_74" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 706 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 707 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 707 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 708 [1/2] (12.3ns)   --->   "%tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 708 'fmul' 'tmp_i_i11' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 709 [1/2] (12.3ns)   --->   "%tmp_i_i9_75 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 709 'fmul' 'tmp_i_i9_75' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 710 [2/2] (23.7ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_75" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 710 'fsub' 'p_r_M_real_9' <Predicate = (!icmp_ln521)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 711 [1/2] (12.3ns)   --->   "%tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 711 'fmul' 'tmp_1_i_i6' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 712 [1/2] (12.3ns)   --->   "%tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 712 'fmul' 'tmp_2_i_i9' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 713 [2/2] (23.6ns)   --->   "%p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 713 'fadd' 'p_r_M_imag_8' <Predicate = (!icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 714 [2/2] (13.5ns)   --->   "%tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 714 'fmul' 'tmp_i_i12' <Predicate = (!icmp_ln521)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 715 [2/2] (13.4ns)   --->   "%tmp_i_i10_76 = fmul float %p_r_M_imag_5, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 715 'fmul' 'tmp_i_i10_76' <Predicate = (!icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 716 [2/2] (13.4ns)   --->   "%tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 716 'fmul' 'tmp_1_i_i7' <Predicate = (!icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 717 [2/2] (13.4ns)   --->   "%tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 717 'fmul' 'tmp_2_i_i10' <Predicate = (!icmp_ln521)> <Delay = 13.4> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 36.0>
ST_75 : Operation 718 [2/2] (23.7ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 718 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 719 [1/2] (22.5ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_75" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 719 'fsub' 'p_r_M_real_9' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 720 [1/2] (22.5ns)   --->   "%p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 720 'fadd' 'p_r_M_imag_8' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 721 [1/2] (12.3ns)   --->   "%tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 721 'fmul' 'tmp_i_i12' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 722 [1/2] (12.3ns)   --->   "%tmp_i_i10_76 = fmul float %p_r_M_imag_5, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 722 'fmul' 'tmp_i_i10_76' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 723 [2/2] (23.6ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_76" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 723 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 724 [1/2] (12.3ns)   --->   "%tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 724 'fmul' 'tmp_1_i_i7' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 725 [1/2] (12.3ns)   --->   "%tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 725 'fmul' 'tmp_2_i_i10' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 726 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 726 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 24.9>
ST_76 : Operation 727 [1/2] (22.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 727 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 728 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 728 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 729 [1/2] (22.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_76" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 729 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 730 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 730 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 731 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_5, float* %Qi_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 731 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 77 <SV = 40> <Delay = 24.9>
ST_77 : Operation 732 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 732 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 733 [2/2] (23.6ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 733 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 734 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_7, float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 734 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 78 <SV = 41> <Delay = 23.6>
ST_78 : Operation 735 [1/2] (22.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 735 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 736 [2/2] (23.6ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 736 'fadd' 'complex_M_imag_writ_9' <Predicate = (!icmp_ln521)> <Delay = 23.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 42> <Delay = 24.9>
ST_79 : Operation 737 [1/2] (22.5ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 737 'fadd' 'complex_M_imag_writ_9' <Predicate = (!icmp_ln521)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 738 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_7, float* %Qi_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 738 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 739 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_9, float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 739 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 740 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_38)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 740 'specregionend' 'empty_77' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_79 : Operation 741 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 741 'br' <Predicate = (!icmp_ln521)> <Delay = 0.00>

State 80 <SV = 34> <Delay = 1.56>
ST_80 : Operation 742 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_6)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 742 'specregionend' 'empty_64' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_80 : Operation 743 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 743 'br' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_80 : Operation 744 [1/1] (1.56ns)   --->   "%i = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 744 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 745 [1/1] (0.00ns)   --->   "br label %.preheader3.i.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 745 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Qi_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Qi_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Ri_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Ri_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ A_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                (br               ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln459             (phi              ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln459             (add              ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln459_1           (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln459_1           (add              ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln459            (icmp             ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln459_1          (icmp             ) [ 001100000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 011100000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln460             (phi              ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln460             (add              ) [ 000111000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln460_1           (phi              ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_1         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln460_1           (add              ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln460            (icmp             ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln460_1          (icmp             ) [ 000011000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 000111000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 000011111111000000000000000000000000000000000000000000000000000000000000000000000]
r_0_i                 (phi              ) [ 000000110000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln471            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                     (add              ) [ 000001111111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln471    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 000000011111000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_1         (zext             ) [ 000000011110000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1067            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_2         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_1      (getelementptr    ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr_1      (getelementptr    ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln490              (br               ) [ 000000111111111111111111111111111111111111111111111111111111111111111111111111111]
c_0_i                 (phi              ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln472            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_2                   (add              ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln472    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln473    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln474            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln474              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_3         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1067_1          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_4         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_2      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr_2      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln476              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_63              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
c12_0_i               (phi              ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln480            (icmp             ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c                     (add              ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln482            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln482             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln482_1          (zext             ) [ 000000000110000000000000000000000000000000000000000000000000000000000000000000000]
A_M_real_addr         (getelementptr    ) [ 000000000110000000000000000000000000000000000000000000000000000000000000000000000]
A_M_imag_addr         (getelementptr    ) [ 000000000110000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln480    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln481    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_real_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_imag_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 000000111111000000000000000000000000000000000000000000000000000000000000000000000]
empty                 (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 000001111111000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten        (phi              ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000]
j_0_i                 (phi              ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000]
i_0_i                 (phi              ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln490            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln499            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln486            (icmp             ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
add_ln486             (add              ) [ 000000100000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln486              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln498            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486          (select           ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111]
add_ln513_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln490_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_1        (select           ) [ 000000000000011111111111111111111111111111111111111111111110000000000000000000000]
zext_ln499_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln486            (zext             ) [ 000000000000011111111111111111111111111111111111111111111111111111111100000000000]
sub_ln499             (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln499_1           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_2        (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_3        (select           ) [ 000000100000111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln513            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_4        (select           ) [ 000000000000011111111111111111111111111111111111111111111111111111111000000000000]
zext_ln486_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln486             (xor              ) [ 000000000000011111111111111111111111111111111111111111111111111111111100000000000]
zext_ln498            (zext             ) [ 000000000000011111111111111111111111111111111111111111111111111111111100000000000]
specloopname_ln498    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                 (specregionbegin  ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln499            (icmp             ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln499              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln503             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503            (zext             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111110]
add_ln503_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_2      (getelementptr    ) [ 000000000000011111111111111111111111111111111111111111111110000000000000000000000]
Ri_M_imag_addr_2      (getelementptr    ) [ 000000000000011111111111111111111111111111111111111111111110000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503_2          (zext             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111110]
add_ln503_2           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503_3          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_3      (getelementptr    ) [ 000000000000011111111111111111111111111111111111111111111110000000000000000000000]
Ri_M_imag_addr_3      (getelementptr    ) [ 000000000000011111111111111111111111111111111111111111111110000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_1          (load             ) [ 000000000000001111111111111111100000000000000000000000000000000000000000000000000]
p_r_M_imag_1          (load             ) [ 000000000000001111111111111111100000000000000000000000000000000000000000000000000]
p_r_M_real            (load             ) [ 000000000000001111111111111111100000011111111111111111000000000000000000000000000]
p_r_M_imag            (load             ) [ 000000000000001111111111111111100000011111111111111111000000000000000000000000000]
br_ln279              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_39             (bitcast          ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
trunc_ln368_2         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_2         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_26           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d1_4                  (bitcast          ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
p_Val2_36             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_3         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_3         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_27           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d2_5                  (bitcast          ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
p_Val2_37             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_4         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_4         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_28           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_9             (bitcast          ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
p_Val2_38             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_5         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_5         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_29           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3_7                  (bitcast          ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
tmp_13                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179              (or               ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
icmp_ln179_2          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_3          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179_1            (or               ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
and_ln179             (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_2           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_4          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_5          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179_2            (or               ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
and_ln179_3           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_4           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_6          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_7          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179_3            (or               ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
and_ln179_5           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_6           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_7           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_1           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184             (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_1           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_2           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_3           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_4           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_4           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_5           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_6           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_7           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_8           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_2           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3_4                  (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_6             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d1                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln179             (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_5           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_6           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_7           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d1_3                  (select           ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000]
d2                    (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d2_4                  (select           ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000]
d3_5                  (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3_6                  (select           ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000]
largest_7             (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_8             (select           ) [ 000000000000001111111111111111000000000000000000000000000000000000000000000000000]
bitcast_ln201_1       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln201_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201_2          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201_3          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln201_1            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln201_1           (and              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln201              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
p_Val2_s              (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_30           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_10            (bitcast          ) [ 000000000000000000000000000000000000011111111111111110000000000000000000000000000]
p_Val2_34             (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_1         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_31           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3                    (bitcast          ) [ 000000000000000000000000000000000000011111111111111110000000000000000000000000000]
tmp_1                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln189              (or               ) [ 000000000000000000000000000000000000011111111111111110000000000000000000000000000]
tmp_2                 (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189_2          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189_3          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln189_1            (or               ) [ 000000000000000000000000000000000000011111111111111110000000000000000000000000000]
and_ln189_1           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_3           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189             (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_1             (select           ) [ 000000000000000000000000000000000000011111111111111110000000000000000000000000000]
d3_1                  (select           ) [ 000000000000000000000000000000000000011111000000000000000000000000000000000000000]
bitcast_ln201         (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln201           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201_1          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln201              (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln201             (and              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln201              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
x1                    (fdiv             ) [ 000000000000000000011000000000000000000000000000000000000000000000000000000000000]
x2_1                  (fdiv             ) [ 000000000000000000011000000000000000000000000000000000000000000000000000000000000]
x3_1                  (fdiv             ) [ 000000000000000000011000000000000000000000000000000000000000000000000000000000000]
x1_sqd                (fmul             ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000]
x2_sqd_1              (fmul             ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000]
x3_sqd_1              (fmul             ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000]
s2_1                  (fadd             ) [ 000000000000000000000011000000000000000000000000000000000000000000000000000000000]
s1_1                  (fadd             ) [ 000000000000000000000011000000000000000000000000000000000000000000000000000000000]
s3                    (fadd             ) [ 000000000000000000000000111110000000000000000000000000000000000000000000000000000]
tmp_i_i               (fsqrt            ) [ 000000000000110000000000000001111111111111111111111111111111111111111111111111111]
tmp_30                (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln215              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sqrt_mag_a_mag_b      (phi              ) [ 000000000000001111111111111111111111111111111111111111111110000000000000000000000]
tmp_33                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284             (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_1           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_3           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_4           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_5           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_6           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_2           (and              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln284              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s            (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_25           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_tmp_M_real          (bitcast          ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln287              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
tmp_i_i9              (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_i_i_65            (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_3_i_i             (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_5_i_i             (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_6_i_i             (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_i_i1              (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_i_i2              (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_5_i_i2            (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_6_i_i2            (fmul             ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_2_i_i             (fadd             ) [ 000000000000111111111111111111001111111111111111111111111111111111111111111111111]
tmp_4_i_i             (fadd             ) [ 000000000000111111111111111111001111111111111111111111111111111111111111111111111]
tmp_7_i_i             (fsub             ) [ 000000000000111111111111111111001111111111111111111111111111111111111111111111111]
tmp_2_i_i2            (fadd             ) [ 000000000000111111111111111111001111111111111111111111111111111111111111111111111]
tmp_7_i_i2            (fsub             ) [ 000000000000111111111111111111001111111111111111111111111111111111111111111111111]
c_tmp_M_real_1        (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_tmp_M_imag          (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_tmp_M_real_1        (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ   (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_1          (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000]
tmp_M_imag_3          (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000]
tmp_M_real_2          (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000]
s_tmp_M_imag          (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000]
bitcast_ln155_3       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155_1           (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_4          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln155_5       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155_2           (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_6          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln444         (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln444             (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln444_1       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln299              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_tmp_M_real          (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_1 (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real            (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000]
s_tmp_M_imag_2        (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000]
bitcast_ln155         (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155             (xor              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_2          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_f_assign            (phi              ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000]
p_r_M_imag_5          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111110]
p_r_M_real_6          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111110]
p_r_M_imag_3          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111110]
p_r_M_real_5          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111110]
p_r_M_real_3          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111110]
p_r_M_imag_2          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111110]
p_r_M_real_2          (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111111110]
br_ln505              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln507              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln511              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
x1_2                  (fdiv             ) [ 000000000000000000000000000000000000000000110000000000000000000000000000000000000]
x3                    (fdiv             ) [ 000000000000000000000000000000000000000000110000000000000000000000000000000000000]
x1_sqd_2              (fmul             ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000]
x3_sqd                (fmul             ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000]
s2                    (fadd             ) [ 000000000000000000000000000000000000000000000110000000000000000000000000000000000]
s1                    (fadd             ) [ 000000000000000000000000000000000000000000000110000000000000000000000000000000000]
s3_1                  (fadd             ) [ 000000000000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_i_i7              (fsqrt            ) [ 000000000000111111111111111111111111100000000000000011111111111111111111111111111]
tmp_29                (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln215              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mag_M_real            (phi              ) [ 000000000000001111111111111111111111111111111111111111111110000000000000000000000]
tmp_31                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306_1           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32                (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306_2           (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306             (and              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln306              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
tmp_i_i8              (fmul             ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_i_i1_66           (fmul             ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_3_i_i1            (fmul             ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_5_i_i1            (fmul             ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_6_i_i1            (fmul             ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_2_i_i1            (fadd             ) [ 000000000000111111111111111111111111111111111111111110011111111111111111111111111]
tmp_4_i_i1            (fadd             ) [ 000000000000111111111111111111111111111111111111111110011111111111111111111111111]
tmp_7_i_i1            (fsub             ) [ 000000000000111111111111111111111111111111111111111110011111111111111111111111111]
k_0_i                 (phi              ) [ 000000000000000000000000000000000000000000000000000000000001111111111000000000000]
icmp_ln511            (icmp             ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln511              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln511    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000001111111111000000000000]
specpipeline_ln512    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln513            (icmp             ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln513              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_1          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_4      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001111111000000000000000]
add_ln114_2           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_2          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_5      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001111111111000000000000]
Ri_M_imag_addr_4      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001111111100000000000000]
Ri_M_imag_addr_5      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001111111111000000000000]
br_ln511              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
p_t_real              (load             ) [ 000000000000000000000000000000000000000000000000000000000001011100000000000000000]
p_t_imag              (load             ) [ 000000000000000000000000000000000000000000000000000000000001011100000000000000000]
p_t_real_1            (load             ) [ 000000000000000000000000000000000000000000000000000000000001111110000000000000000]
p_t_imag_1            (load             ) [ 000000000000000000000000000000000000000000000000000000000001111110000000000000000]
tmp_i_i2_67           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp_i_i3              (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp_1_i_i             (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp_2_i_i3            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000]
p_r_M_real_4          (fsub             ) [ 000000000000000000000000000000000000000000000000000000000001110111000000000000000]
p_r_M_imag_4          (fadd             ) [ 000000000000000000000000000000000000000000000000000000000001111111100000000000000]
tmp_i_i3_68           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000001000100000000000000000]
tmp_i_i4              (fmul             ) [ 000000000000000000000000000000000000000000000000000000000001000100000000000000000]
tmp_1_i_i1            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000001000100000000000000000]
tmp_2_i_i4            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000001000100000000000000000]
complex_M_real_writ   (fsub             ) [ 000000000000000000000000000000000000000000000000000000000000110011000000000000000]
complex_M_imag_writ_2 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000111011100000000000000]
tmp_i_i4_69           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000100010000000000000000]
tmp_i_i5              (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000100010000000000000000]
tmp_1_i_i2            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000100010000000000000000]
tmp_2_i_i5            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000100010000000000000000]
p_r_M_real_7          (fsub             ) [ 000000000000000000000000000000000000000000000000000000000001011001110000000000000]
p_r_M_imag_6          (fadd             ) [ 000000000000000000000000000000000000000000000000000000000001111001111000000000000]
tmp_i_i5_70           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000010001000000000000000]
tmp_i_i6              (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000010001000000000000000]
tmp_1_i_i3            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000010001000000000000000]
tmp_2_i_i6            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000010001000000000000000]
complex_M_real_writ_1 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_2 (fsub             ) [ 000000000000000000000000000000000000000000000000000000000001001000110000000000000]
complex_M_imag_writ_4 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000001101000111000000000000]
store_ln116           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_3 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln116           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_3 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000100000001000000000000]
complex_M_imag_writ_5 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_71              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln518              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln521             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln521            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln521_1           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111110]
br_ln519              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
k13_0_i               (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111110]
icmp_ln519            (icmp             ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                   (add              ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln519              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln519            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln519    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111110]
specpipeline_ln520    (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln521            (icmp             ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln521              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_3          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114_3           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_4          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_3      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111110000]
add_ln114_4           (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_5          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_4      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111110]
Qi_M_imag_addr_3      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111000]
Qi_M_imag_addr_4      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111110]
br_ln519              (br               ) [ 000000000000111111111111111111111111111111111111111111111111111111111111111111111]
p_t_real_2            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010111000000]
p_t_imag_2            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010111000000]
p_t_real_3            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111100000]
p_t_imag_3            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111100000]
tmp_i_i6_72           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_i_i7_73           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_1_i_i4            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000]
tmp_2_i_i7            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000]
p_r_M_real_8          (fsub             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011101110000]
p_r_M_imag_7          (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111000]
tmp_i_i10             (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010001000000]
tmp_i_i8_74           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010001000000]
tmp_1_i_i5            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010001000000]
tmp_2_i_i8            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010001000000]
complex_M_real_writ_4 (fsub             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001100110000]
complex_M_imag_writ_6 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001110111000]
tmp_i_i11             (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000100000]
tmp_i_i9_75           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000100000]
tmp_1_i_i6            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000100000]
tmp_2_i_i9            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000100000]
p_r_M_real_9          (fsub             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010110011100]
p_r_M_imag_8          (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011110011110]
tmp_i_i12             (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100010000]
tmp_i_i10_76          (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100010000]
tmp_1_i_i7            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100010000]
tmp_2_i_i10           (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100010000]
complex_M_real_writ_5 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_6 (fsub             ) [ 000000000000000000000000000000000000000000000000000000000000000000000010010001100]
complex_M_imag_writ_8 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011010001110]
store_ln116           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_7 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln116           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_7 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000010]
complex_M_imag_writ_9 (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_77              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln526              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln528              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 000000100000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln498              (br               ) [ 000000100000111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Qi_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Qi_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Qi_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Qi_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ri_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ri_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Ri_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ri_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_col_loop_qrf_row"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="Qi_M_real_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="Qi_M_imag_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="342" dir="0" index="4" bw="4" slack="0"/>
<pin id="343" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
<pin id="345" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_real_2/70 p_t_real_3/70 store_ln116/76 store_ln117/79 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="347" dir="0" index="4" bw="4" slack="0"/>
<pin id="348" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="350" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_imag_2/70 p_t_imag_3/70 store_ln116/77 store_ln117/79 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Ri_M_real_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="Ri_M_imag_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="269" dir="0" index="4" bw="4" slack="0"/>
<pin id="270" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
<pin id="272" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln460/5 store_ln482/10 p_r_M_real_1/12 p_r_M_real/12 store_ln506/36 store_ln508/36 p_t_real/59 p_t_real_1/59 store_ln116/65 store_ln117/68 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="274" dir="0" index="4" bw="4" slack="0"/>
<pin id="275" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
<pin id="277" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln460/5 store_ln482/10 p_r_M_imag_1/12 p_r_M_imag/12 store_ln506/36 store_ln508/36 p_t_imag/59 p_t_imag_1/59 store_ln116/66 store_ln117/68 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Qi_M_real_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_1/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="Qi_M_imag_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_1/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Qi_M_real_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_2/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="Qi_M_imag_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_2/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="A_M_real_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_addr/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="A_M_imag_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_addr/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_real_load/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_imag_load/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="Ri_M_real_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="1"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_1/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Ri_M_imag_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="1"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_1/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="Ri_M_real_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_2/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Ri_M_imag_addr_2_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_2/12 "/>
</bind>
</comp>

<comp id="255" class="1004" name="Ri_M_real_addr_3_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_3/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="Ri_M_imag_addr_3_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_3/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Ri_M_real_addr_4_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_4/59 "/>
</bind>
</comp>

<comp id="287" class="1004" name="Ri_M_real_addr_5_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_5/59 "/>
</bind>
</comp>

<comp id="294" class="1004" name="Ri_M_imag_addr_4_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_4/59 "/>
</bind>
</comp>

<comp id="301" class="1004" name="Ri_M_imag_addr_5_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_5/59 "/>
</bind>
</comp>

<comp id="312" class="1004" name="Qi_M_real_addr_3_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_3/70 "/>
</bind>
</comp>

<comp id="319" class="1004" name="Qi_M_real_addr_4_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_4/70 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Qi_M_imag_addr_3_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_3/70 "/>
</bind>
</comp>

<comp id="333" class="1004" name="Qi_M_imag_addr_4_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_4/70 "/>
</bind>
</comp>

<comp id="352" class="1005" name="phi_ln459_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="1"/>
<pin id="354" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="phi_ln459_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="2" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="phi_ln459_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="1"/>
<pin id="366" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459_1 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="phi_ln459_1_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="2" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459_1/3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="phi_ln460_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="phi_ln460_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460/4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="phi_ln460_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460_1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="phi_ln460_1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="2" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460_1/5 "/>
</bind>
</comp>

<comp id="398" class="1005" name="r_0_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="1"/>
<pin id="400" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="r_0_i_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/6 "/>
</bind>
</comp>

<comp id="410" class="1005" name="c_0_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="1"/>
<pin id="412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="c_0_i_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i/7 "/>
</bind>
</comp>

<comp id="421" class="1005" name="c12_0_i_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="1"/>
<pin id="423" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c12_0_i (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="c12_0_i_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c12_0_i/9 "/>
</bind>
</comp>

<comp id="432" class="1005" name="indvar_flatten_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="indvar_flatten_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="1" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/12 "/>
</bind>
</comp>

<comp id="443" class="1005" name="j_0_i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="j_0_i_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/12 "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_0_i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="1"/>
<pin id="456" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_0_i_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/12 "/>
</bind>
</comp>

<comp id="465" class="1005" name="sqrt_mag_a_mag_b_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sqrt_mag_a_mag_b (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="sqrt_mag_a_mag_b_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="32" slack="16"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sqrt_mag_a_mag_b/29 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_M_real_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="479" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_M_real_1 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_M_real_1_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="7"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_1/36 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_M_imag_3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="7"/>
<pin id="488" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_M_imag_3 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_M_imag_3_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="7"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_imag_3/36 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_M_real_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="7"/>
<pin id="499" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_M_real_2 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_M_real_2_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="7"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_2/36 "/>
</bind>
</comp>

<comp id="508" class="1005" name="s_tmp_M_imag_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="7"/>
<pin id="510" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="s_tmp_M_imag (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="s_tmp_M_imag_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="7"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="32" slack="0"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_tmp_M_imag/36 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_M_real_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="7"/>
<pin id="521" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_M_real (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_M_real_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="32" slack="7"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real/36 "/>
</bind>
</comp>

<comp id="530" class="1005" name="s_tmp_M_imag_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="7"/>
<pin id="532" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="s_tmp_M_imag_2 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="s_tmp_M_imag_2_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="32" slack="7"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_tmp_M_imag_2/36 "/>
</bind>
</comp>

<comp id="541" class="1005" name="p_f_assign_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="543" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_f_assign (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_f_assign_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="7"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="32" slack="7"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_f_assign/36 "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_r_M_imag_5_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="5"/>
<pin id="554" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_r_M_imag_5 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_r_M_imag_5_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_imag_5/36 "/>
</bind>
</comp>

<comp id="563" class="1005" name="p_r_M_real_6_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="5"/>
<pin id="565" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_r_M_real_6 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_r_M_real_6_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_6/36 "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_r_M_imag_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="3"/>
<pin id="577" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_r_M_imag_3_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_imag_3/36 "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_r_M_real_5_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="4"/>
<pin id="588" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_real_5 (phireg) "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_r_M_real_5_phi_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_5/36 "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_r_M_real_3_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="3"/>
<pin id="599" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_r_M_real_3_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_3/36 "/>
</bind>
</comp>

<comp id="609" class="1005" name="p_r_M_imag_2_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="2"/>
<pin id="611" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_r_M_imag_2_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_imag_2/36 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_r_M_real_2_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="2"/>
<pin id="622" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 (phireg) "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_r_M_real_2_phi_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="32" slack="0"/>
<pin id="627" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="628" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_2/36 "/>
</bind>
</comp>

<comp id="632" class="1005" name="mag_M_real_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mag_M_real (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="mag_M_real_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="32" slack="16"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mag_M_real/52 "/>
</bind>
</comp>

<comp id="645" class="1005" name="k_0_i_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="649" class="1004" name="k_0_i_phi_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="3" slack="0"/>
<pin id="653" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/59 "/>
</bind>
</comp>

<comp id="656" class="1005" name="k13_0_i_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="1"/>
<pin id="658" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k13_0_i (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="k13_0_i_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k13_0_i/70 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="s2_1/20 s3/22 tmp_2_i_i/30 s2/43 s3_1/45 tmp_2_i_i1/53 p_r_M_real_4/61 complex_M_real_writ/62 p_r_M_real_7/63 complex_M_real_writ_1/64 p_r_M_real_8/72 complex_M_real_writ_4/73 p_r_M_real_9/74 complex_M_real_writ_5/75 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="s1_1/20 tmp_4_i_i/30 s1/43 tmp_4_i_i1/53 p_r_M_imag_4/61 complex_M_imag_writ_2/62 p_r_M_imag_6/63 complex_M_real_writ_2/64 p_r_M_imag_7/72 complex_M_imag_writ_6/73 p_r_M_imag_8/74 complex_M_real_writ_6/75 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_7_i_i/30 tmp_7_i_i1/53 complex_M_imag_writ_4/64 complex_M_imag_writ_3/65 complex_M_real_writ_3/66 complex_M_imag_writ_5/67 complex_M_imag_writ_8/75 complex_M_imag_writ_7/76 complex_M_real_writ_7/77 complex_M_imag_writ_9/78 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2_i_i2/30 "/>
</bind>
</comp>

<comp id="685" class="1004" name="grp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_7_i_i2/30 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x1_sqd/19 tmp_30/28 tmp_i_i9/29 x1_sqd_2/42 tmp_29/51 tmp_i_i8/52 tmp_i_i2_67/60 tmp_i_i3_68/61 tmp_i_i4_69/62 tmp_i_i5_70/63 tmp_i_i6_72/71 tmp_i_i10/72 tmp_i_i11/73 tmp_i_i12/74 "/>
</bind>
</comp>

<comp id="699" class="1004" name="grp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x2_sqd_1/19 tmp_i_i_65/29 x3_sqd/42 tmp_i_i1_66/52 tmp_i_i3/60 tmp_i_i4/61 tmp_i_i5/62 tmp_i_i6/63 tmp_i_i7_73/71 tmp_i_i8_74/72 tmp_i_i9_75/73 tmp_i_i10_76/74 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x3_sqd_1/19 tmp_3_i_i/29 tmp_3_i_i1/52 tmp_1_i_i/60 tmp_1_i_i1/61 tmp_1_i_i2/62 tmp_1_i_i3/63 tmp_1_i_i4/71 tmp_1_i_i5/72 tmp_1_i_i6/73 tmp_1_i_i7/74 "/>
</bind>
</comp>

<comp id="717" class="1004" name="grp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="2"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i/29 tmp_5_i_i1/52 tmp_2_i_i3/60 tmp_2_i_i4/61 tmp_2_i_i5/62 tmp_2_i_i6/63 tmp_2_i_i7/71 tmp_2_i_i8/72 tmp_2_i_i9/73 tmp_2_i_i10/74 "/>
</bind>
</comp>

<comp id="723" class="1004" name="grp_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="16"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i/29 tmp_6_i_i1/52 "/>
</bind>
</comp>

<comp id="729" class="1004" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="16"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1/29 "/>
</bind>
</comp>

<comp id="735" class="1004" name="grp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="16"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i2/29 "/>
</bind>
</comp>

<comp id="741" class="1004" name="grp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="16"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i2/29 "/>
</bind>
</comp>

<comp id="747" class="1004" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="16"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i2/29 "/>
</bind>
</comp>

<comp id="784" class="1004" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="1"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x1/14 c_tmp_M_real_1/32 x1_2/37 s_tmp_M_real/55 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="0" index="1" bw="32" slack="1"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x2_1/14 c_tmp_M_imag/32 x3/37 complex_M_imag_writ_1/55 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="0" index="1" bw="32" slack="1"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x3_1/14 s_tmp_M_real_1/32 "/>
</bind>
</comp>

<comp id="799" class="1004" name="grp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="0" index="1" bw="32" slack="1"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="complex_M_imag_writ/32 "/>
</bind>
</comp>

<comp id="807" class="1004" name="grp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/13 tmp_2/13 tmp_33/29 tmp_31/52 "/>
</bind>
</comp>

<comp id="811" class="1004" name="grp_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_17/13 tmp_10/13 tmp_34/29 tmp_32/52 "/>
</bind>
</comp>

<comp id="815" class="1004" name="grp_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/13 tmp_12/13 tmp_35/29 "/>
</bind>
</comp>

<comp id="819" class="1004" name="grp_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_20/13 tmp_36/29 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_21_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_22_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_23_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_24_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_25_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_27_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="1"/>
<pin id="855" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp_i_i/24 tmp_i_i7/47 "/>
</bind>
</comp>

<comp id="858" class="1004" name="grp_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503/12 i/80 "/>
</bind>
</comp>

<comp id="863" class="1005" name="reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 p_t_real "/>
</bind>
</comp>

<comp id="871" class="1005" name="reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 p_t_imag "/>
</bind>
</comp>

<comp id="879" class="1005" name="reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real p_t_real_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag p_t_imag_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="1"/>
<pin id="901" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1 x1_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2_1 x3 "/>
</bind>
</comp>

<comp id="911" class="1005" name="reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1_sqd tmp_i_i9 x1_sqd_2 tmp_i_i8 tmp_i_i2_67 tmp_i_i3_68 tmp_i_i4_69 tmp_i_i5_70 tmp_i_i6_72 tmp_i_i10 tmp_i_i11 tmp_i_i12 "/>
</bind>
</comp>

<comp id="917" class="1005" name="reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2_sqd_1 tmp_i_i_65 x3_sqd tmp_i_i1_66 tmp_i_i3 tmp_i_i4 tmp_i_i5 tmp_i_i6 tmp_i_i7_73 tmp_i_i8_74 tmp_i_i9_75 tmp_i_i10_76 "/>
</bind>
</comp>

<comp id="924" class="1005" name="reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x3_sqd_1 tmp_3_i_i tmp_3_i_i1 tmp_1_i_i tmp_1_i_i1 tmp_1_i_i2 tmp_1_i_i3 tmp_1_i_i4 tmp_1_i_i5 tmp_1_i_i6 tmp_1_i_i7 "/>
</bind>
</comp>

<comp id="931" class="1005" name="reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2_1 s3 s2 s3_1 p_r_M_real_4 p_r_M_real_8 "/>
</bind>
</comp>

<comp id="938" class="1005" name="reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s1_1 s1 p_r_M_imag_4 p_r_M_imag_7 "/>
</bind>
</comp>

<comp id="944" class="1005" name="reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i tmp_5_i_i1 tmp_2_i_i3 tmp_2_i_i4 tmp_2_i_i5 tmp_2_i_i6 tmp_2_i_i7 tmp_2_i_i8 tmp_2_i_i9 tmp_2_i_i10 "/>
</bind>
</comp>

<comp id="951" class="1005" name="reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i tmp_6_i_i1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ complex_M_real_writ_4 "/>
</bind>
</comp>

<comp id="961" class="1005" name="reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="2"/>
<pin id="963" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_2 complex_M_imag_writ_6 "/>
</bind>
</comp>

<comp id="966" class="1005" name="reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="2"/>
<pin id="968" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_7 p_r_M_real_9 "/>
</bind>
</comp>

<comp id="971" class="1005" name="reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="3"/>
<pin id="973" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag_6 p_r_M_imag_8 "/>
</bind>
</comp>

<comp id="976" class="1005" name="reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_2 complex_M_real_writ_6 "/>
</bind>
</comp>

<comp id="981" class="1005" name="reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="2"/>
<pin id="983" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_4 complex_M_imag_writ_8 "/>
</bind>
</comp>

<comp id="986" class="1005" name="reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_3 complex_M_real_writ_7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln459_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459/2 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_3_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="0"/>
<pin id="1000" dir="0" index="1" bw="2" slack="1"/>
<pin id="1001" dir="0" index="2" bw="2" slack="0"/>
<pin id="1002" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln1027_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="4" slack="0"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="add_ln459_1_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="2" slack="0"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459_1/3 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="icmp_ln459_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459/3 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="icmp_ln459_1_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="1"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_1/3 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln460_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460/4 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_9_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="0"/>
<pin id="1038" dir="0" index="1" bw="2" slack="1"/>
<pin id="1039" dir="0" index="2" bw="2" slack="0"/>
<pin id="1040" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln1027_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/5 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln460_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="2" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460_1/5 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="icmp_ln460_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="2" slack="0"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/5 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="icmp_ln460_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="2" slack="1"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460_1/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="icmp_ln471_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="3" slack="0"/>
<pin id="1070" dir="0" index="1" bw="3" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln471/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="r_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="zext_ln1067_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="0"/>
<pin id="1082" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_5_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="5" slack="0"/>
<pin id="1086" dir="0" index="1" bw="3" slack="0"/>
<pin id="1087" dir="0" index="2" bw="1" slack="0"/>
<pin id="1088" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln1067_1_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="5" slack="0"/>
<pin id="1094" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_1/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln1067_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="0"/>
<pin id="1098" dir="0" index="1" bw="5" slack="0"/>
<pin id="1099" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln1067_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="6" slack="0"/>
<pin id="1104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_2/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="icmp_ln472_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="0"/>
<pin id="1110" dir="0" index="1" bw="3" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln472/7 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="c_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="3" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/7 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln474_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="3" slack="1"/>
<pin id="1122" dir="0" index="1" bw="3" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln474/7 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln1067_3_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="3" slack="0"/>
<pin id="1128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_3/7 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln1067_1_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="5" slack="1"/>
<pin id="1132" dir="0" index="1" bw="3" slack="0"/>
<pin id="1133" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067_1/7 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="zext_ln1067_4_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="6" slack="0"/>
<pin id="1137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_4/7 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="icmp_ln480_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="3" slack="0"/>
<pin id="1143" dir="0" index="1" bw="3" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/9 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="c_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="3" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/9 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="zext_ln482_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="3" slack="0"/>
<pin id="1155" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482/9 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="add_ln482_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="5" slack="3"/>
<pin id="1159" dir="0" index="1" bw="3" slack="0"/>
<pin id="1160" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln482/9 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln482_1_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="0"/>
<pin id="1164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482_1/9 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="icmp_ln490_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="3" slack="0"/>
<pin id="1170" dir="0" index="1" bw="3" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490/12 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln499_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="icmp_ln486_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="0"/>
<pin id="1180" dir="0" index="1" bw="3" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln486/12 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="add_ln486_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="4" slack="0"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="icmp_ln498_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="2" slack="0"/>
<pin id="1192" dir="0" index="1" bw="1" slack="0"/>
<pin id="1193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/12 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="select_ln486_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="0" index="2" bw="2" slack="0"/>
<pin id="1200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486/12 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln513_1_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="3" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_1/12 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="icmp_ln490_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="3" slack="0"/>
<pin id="1213" dir="0" index="1" bw="3" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490_1/12 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="select_ln486_1_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="0" index="2" bw="1" slack="0"/>
<pin id="1221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_1/12 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="zext_ln499_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499_1/12 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="zext_ln486_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/12 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="sub_ln499_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="3" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln499/12 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="sub_ln499_1_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="3" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln499_1/12 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="select_ln486_2_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="3" slack="0"/>
<pin id="1248" dir="0" index="2" bw="3" slack="0"/>
<pin id="1249" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_2/12 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="select_ln486_3_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="3" slack="0"/>
<pin id="1256" dir="0" index="2" bw="3" slack="0"/>
<pin id="1257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_3/12 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="zext_ln513_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="3" slack="0"/>
<pin id="1263" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/12 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln513_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="3" slack="0"/>
<pin id="1267" dir="0" index="1" bw="3" slack="0"/>
<pin id="1268" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/12 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="select_ln486_4_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="3" slack="0"/>
<pin id="1274" dir="0" index="2" bw="3" slack="0"/>
<pin id="1275" dir="1" index="3" bw="3" slack="25"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_4/12 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="zext_ln486_1_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="3" slack="0"/>
<pin id="1281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/12 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="xor_ln486_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="3" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486/12 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="zext_ln498_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="2" slack="0"/>
<pin id="1291" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/12 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="icmp_ln499_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="2" slack="0"/>
<pin id="1295" dir="0" index="1" bw="3" slack="0"/>
<pin id="1296" dir="1" index="2" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln499/12 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="tmp_7_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="4" slack="0"/>
<pin id="1301" dir="0" index="1" bw="2" slack="0"/>
<pin id="1302" dir="0" index="2" bw="1" slack="0"/>
<pin id="1303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="zext_ln503_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="4" slack="0"/>
<pin id="1309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503/12 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="add_ln503_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="3" slack="0"/>
<pin id="1313" dir="0" index="1" bw="4" slack="0"/>
<pin id="1314" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_1/12 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="zext_ln503_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="5" slack="0"/>
<pin id="1319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_1/12 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="tmp_8_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="4" slack="0"/>
<pin id="1325" dir="0" index="1" bw="2" slack="0"/>
<pin id="1326" dir="0" index="2" bw="1" slack="0"/>
<pin id="1327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="zext_ln503_2_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="4" slack="0"/>
<pin id="1333" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_2/12 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="add_ln503_2_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="3" slack="0"/>
<pin id="1337" dir="0" index="1" bw="4" slack="0"/>
<pin id="1338" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_2/12 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="zext_ln503_3_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="5" slack="0"/>
<pin id="1343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_3/12 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="p_Val2_39_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="0"/>
<pin id="1349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_39/13 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="trunc_ln368_2_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="0"/>
<pin id="1353" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_2/13 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="trunc_ln189_2_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="0"/>
<pin id="1357" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_2/13 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="p_Result_26_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="0" index="1" bw="1" slack="0"/>
<pin id="1362" dir="0" index="2" bw="31" slack="0"/>
<pin id="1363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/13 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="d1_4_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="0"/>
<pin id="1369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_4/13 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="p_Val2_36_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="0"/>
<pin id="1378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_36/13 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="trunc_ln368_3_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="0"/>
<pin id="1382" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_3/13 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="trunc_ln189_3_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="0"/>
<pin id="1386" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_3/13 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="p_Result_27_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="0"/>
<pin id="1390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1391" dir="0" index="2" bw="31" slack="0"/>
<pin id="1392" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/13 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="d2_5_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="0"/>
<pin id="1398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d2_5/13 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="p_Val2_37_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="0"/>
<pin id="1407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_37/13 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="trunc_ln368_4_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="0"/>
<pin id="1411" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_4/13 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="trunc_ln189_4_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="32" slack="0"/>
<pin id="1415" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_4/13 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="p_Result_28_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="0"/>
<pin id="1419" dir="0" index="1" bw="1" slack="0"/>
<pin id="1420" dir="0" index="2" bw="31" slack="0"/>
<pin id="1421" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28/13 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="largest_9_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="0"/>
<pin id="1427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="largest_9/13 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="p_Val2_38_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="0"/>
<pin id="1436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_38/13 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="trunc_ln368_5_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="32" slack="0"/>
<pin id="1440" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_5/13 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="trunc_ln189_5_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="0"/>
<pin id="1444" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_5/13 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="p_Result_29_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="0"/>
<pin id="1448" dir="0" index="1" bw="1" slack="0"/>
<pin id="1449" dir="0" index="2" bw="31" slack="0"/>
<pin id="1450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_29/13 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="d3_7_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d3_7/13 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="tmp_13_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="8" slack="0"/>
<pin id="1463" dir="0" index="1" bw="32" slack="0"/>
<pin id="1464" dir="0" index="2" bw="6" slack="0"/>
<pin id="1465" dir="0" index="3" bw="6" slack="0"/>
<pin id="1466" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="tmp_14_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="8" slack="0"/>
<pin id="1473" dir="0" index="1" bw="32" slack="0"/>
<pin id="1474" dir="0" index="2" bw="6" slack="0"/>
<pin id="1475" dir="0" index="3" bw="6" slack="0"/>
<pin id="1476" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="icmp_ln179_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="8" slack="0"/>
<pin id="1483" dir="0" index="1" bw="1" slack="0"/>
<pin id="1484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/13 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="icmp_ln179_1_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="23" slack="0"/>
<pin id="1489" dir="0" index="1" bw="1" slack="0"/>
<pin id="1490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_1/13 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="or_ln179_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="0"/>
<pin id="1495" dir="0" index="1" bw="1" slack="0"/>
<pin id="1496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/13 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="icmp_ln179_2_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="8" slack="0"/>
<pin id="1501" dir="0" index="1" bw="1" slack="0"/>
<pin id="1502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_2/13 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="icmp_ln179_3_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="23" slack="0"/>
<pin id="1507" dir="0" index="1" bw="1" slack="0"/>
<pin id="1508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_3/13 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="or_ln179_1_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="0"/>
<pin id="1513" dir="0" index="1" bw="1" slack="0"/>
<pin id="1514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_1/13 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="and_ln179_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="0"/>
<pin id="1519" dir="0" index="1" bw="1" slack="0"/>
<pin id="1520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/13 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="and_ln179_2_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="0"/>
<pin id="1525" dir="0" index="1" bw="1" slack="0"/>
<pin id="1526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_2/13 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="tmp_16_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="8" slack="0"/>
<pin id="1531" dir="0" index="1" bw="32" slack="0"/>
<pin id="1532" dir="0" index="2" bw="6" slack="0"/>
<pin id="1533" dir="0" index="3" bw="6" slack="0"/>
<pin id="1534" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="icmp_ln179_4_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="8" slack="0"/>
<pin id="1541" dir="0" index="1" bw="1" slack="0"/>
<pin id="1542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_4/13 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="icmp_ln179_5_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="23" slack="0"/>
<pin id="1547" dir="0" index="1" bw="1" slack="0"/>
<pin id="1548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_5/13 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="or_ln179_2_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="0"/>
<pin id="1553" dir="0" index="1" bw="1" slack="0"/>
<pin id="1554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_2/13 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="and_ln179_3_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="0"/>
<pin id="1559" dir="0" index="1" bw="1" slack="0"/>
<pin id="1560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_3/13 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="and_ln179_4_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="0"/>
<pin id="1565" dir="0" index="1" bw="1" slack="0"/>
<pin id="1566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_4/13 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="tmp_18_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="8" slack="0"/>
<pin id="1571" dir="0" index="1" bw="32" slack="0"/>
<pin id="1572" dir="0" index="2" bw="6" slack="0"/>
<pin id="1573" dir="0" index="3" bw="6" slack="0"/>
<pin id="1574" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="icmp_ln179_6_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="8" slack="0"/>
<pin id="1581" dir="0" index="1" bw="1" slack="0"/>
<pin id="1582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_6/13 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="icmp_ln179_7_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="23" slack="0"/>
<pin id="1587" dir="0" index="1" bw="1" slack="0"/>
<pin id="1588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_7/13 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="or_ln179_3_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="0"/>
<pin id="1593" dir="0" index="1" bw="1" slack="0"/>
<pin id="1594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_3/13 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="and_ln179_5_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="1" slack="0"/>
<pin id="1600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_5/13 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="and_ln179_6_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="0"/>
<pin id="1605" dir="0" index="1" bw="1" slack="0"/>
<pin id="1606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_6/13 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="and_ln179_7_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="0"/>
<pin id="1611" dir="0" index="1" bw="1" slack="0"/>
<pin id="1612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_7/13 "/>
</bind>
</comp>

<comp id="1615" class="1004" name="and_ln179_1_fu_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="1" slack="0"/>
<pin id="1617" dir="0" index="1" bw="1" slack="0"/>
<pin id="1618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_1/13 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="and_ln184_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="0"/>
<pin id="1623" dir="0" index="1" bw="1" slack="0"/>
<pin id="1624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184/13 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="and_ln184_1_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="0"/>
<pin id="1629" dir="0" index="1" bw="1" slack="0"/>
<pin id="1630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_1/13 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="and_ln184_2_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1635" dir="0" index="1" bw="1" slack="0"/>
<pin id="1636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_2/13 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="and_ln184_3_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="1" slack="0"/>
<pin id="1641" dir="0" index="1" bw="1" slack="0"/>
<pin id="1642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_3/13 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="and_ln184_4_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="0"/>
<pin id="1647" dir="0" index="1" bw="1" slack="0"/>
<pin id="1648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_4/13 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="and_ln189_4_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="0"/>
<pin id="1653" dir="0" index="1" bw="1" slack="0"/>
<pin id="1654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_4/13 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="and_ln189_5_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="0"/>
<pin id="1659" dir="0" index="1" bw="1" slack="0"/>
<pin id="1660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_5/13 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="and_ln189_6_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="1" slack="0"/>
<pin id="1665" dir="0" index="1" bw="1" slack="0"/>
<pin id="1666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_6/13 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="and_ln189_7_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="1" slack="0"/>
<pin id="1671" dir="0" index="1" bw="1" slack="0"/>
<pin id="1672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_7/13 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="and_ln189_8_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="0"/>
<pin id="1677" dir="0" index="1" bw="1" slack="0"/>
<pin id="1678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_8/13 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="and_ln189_2_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="0"/>
<pin id="1683" dir="0" index="1" bw="1" slack="0"/>
<pin id="1684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_2/13 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="d3_4_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1689" dir="0" index="1" bw="32" slack="0"/>
<pin id="1690" dir="0" index="2" bw="32" slack="0"/>
<pin id="1691" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_4/13 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="largest_6_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="0"/>
<pin id="1697" dir="0" index="1" bw="32" slack="0"/>
<pin id="1698" dir="0" index="2" bw="32" slack="0"/>
<pin id="1699" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_6/13 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="d1_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="0"/>
<pin id="1705" dir="0" index="1" bw="32" slack="0"/>
<pin id="1706" dir="0" index="2" bw="32" slack="0"/>
<pin id="1707" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1/13 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="xor_ln179_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="1" slack="0"/>
<pin id="1713" dir="0" index="1" bw="1" slack="0"/>
<pin id="1714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/13 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="and_ln184_5_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="0"/>
<pin id="1719" dir="0" index="1" bw="1" slack="0"/>
<pin id="1720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_5/13 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="and_ln184_6_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="0"/>
<pin id="1725" dir="0" index="1" bw="1" slack="0"/>
<pin id="1726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_6/13 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="and_ln184_7_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="1" slack="0"/>
<pin id="1731" dir="0" index="1" bw="1" slack="0"/>
<pin id="1732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_7/13 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="d1_3_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="1" slack="0"/>
<pin id="1737" dir="0" index="1" bw="32" slack="0"/>
<pin id="1738" dir="0" index="2" bw="32" slack="0"/>
<pin id="1739" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1_3/13 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="d2_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="1" slack="0"/>
<pin id="1745" dir="0" index="1" bw="32" slack="0"/>
<pin id="1746" dir="0" index="2" bw="32" slack="0"/>
<pin id="1747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d2/13 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="d2_4_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="0"/>
<pin id="1753" dir="0" index="1" bw="32" slack="0"/>
<pin id="1754" dir="0" index="2" bw="32" slack="0"/>
<pin id="1755" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d2_4/13 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="d3_5_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="1" slack="0"/>
<pin id="1761" dir="0" index="1" bw="32" slack="0"/>
<pin id="1762" dir="0" index="2" bw="32" slack="0"/>
<pin id="1763" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_5/13 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="d3_6_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="0"/>
<pin id="1769" dir="0" index="1" bw="32" slack="0"/>
<pin id="1770" dir="0" index="2" bw="32" slack="0"/>
<pin id="1771" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_6/13 "/>
</bind>
</comp>

<comp id="1775" class="1004" name="largest_7_fu_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="1" slack="0"/>
<pin id="1777" dir="0" index="1" bw="32" slack="0"/>
<pin id="1778" dir="0" index="2" bw="32" slack="0"/>
<pin id="1779" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_7/13 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="largest_8_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="1" slack="0"/>
<pin id="1785" dir="0" index="1" bw="32" slack="0"/>
<pin id="1786" dir="0" index="2" bw="32" slack="0"/>
<pin id="1787" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_8/13 "/>
</bind>
</comp>

<comp id="1792" class="1004" name="bitcast_ln201_1_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="32" slack="0"/>
<pin id="1794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln201_1/13 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="tmp_26_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="8" slack="0"/>
<pin id="1798" dir="0" index="1" bw="32" slack="0"/>
<pin id="1799" dir="0" index="2" bw="6" slack="0"/>
<pin id="1800" dir="0" index="3" bw="6" slack="0"/>
<pin id="1801" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/13 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="trunc_ln201_1_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="32" slack="0"/>
<pin id="1808" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201_1/13 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="icmp_ln201_2_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="8" slack="0"/>
<pin id="1812" dir="0" index="1" bw="1" slack="0"/>
<pin id="1813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_2/13 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="icmp_ln201_3_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="23" slack="0"/>
<pin id="1818" dir="0" index="1" bw="1" slack="0"/>
<pin id="1819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_3/13 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="or_ln201_1_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="0"/>
<pin id="1824" dir="0" index="1" bw="1" slack="0"/>
<pin id="1825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201_1/13 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="and_ln201_1_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="0"/>
<pin id="1830" dir="0" index="1" bw="1" slack="0"/>
<pin id="1831" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201_1/13 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="p_Val2_s_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="32" slack="0"/>
<pin id="1836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="trunc_ln368_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="32" slack="0"/>
<pin id="1840" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/13 "/>
</bind>
</comp>

<comp id="1842" class="1004" name="trunc_ln189_fu_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="32" slack="0"/>
<pin id="1844" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/13 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="p_Result_30_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="32" slack="0"/>
<pin id="1848" dir="0" index="1" bw="1" slack="0"/>
<pin id="1849" dir="0" index="2" bw="31" slack="0"/>
<pin id="1850" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/13 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="largest_10_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="32" slack="0"/>
<pin id="1856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="largest_10/13 "/>
</bind>
</comp>

<comp id="1860" class="1004" name="p_Val2_34_fu_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="32" slack="0"/>
<pin id="1862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_34/13 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="trunc_ln368_1_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="32" slack="0"/>
<pin id="1866" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/13 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="trunc_ln189_1_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="0"/>
<pin id="1870" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_1/13 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="p_Result_31_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="0"/>
<pin id="1874" dir="0" index="1" bw="1" slack="0"/>
<pin id="1875" dir="0" index="2" bw="31" slack="0"/>
<pin id="1876" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/13 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="d3_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="0"/>
<pin id="1882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d3/13 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="tmp_1_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="8" slack="0"/>
<pin id="1887" dir="0" index="1" bw="32" slack="0"/>
<pin id="1888" dir="0" index="2" bw="6" slack="0"/>
<pin id="1889" dir="0" index="3" bw="6" slack="0"/>
<pin id="1890" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="icmp_ln189_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="8" slack="0"/>
<pin id="1897" dir="0" index="1" bw="1" slack="0"/>
<pin id="1898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/13 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="icmp_ln189_1_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="23" slack="0"/>
<pin id="1903" dir="0" index="1" bw="1" slack="0"/>
<pin id="1904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_1/13 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="or_ln189_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="1" slack="0"/>
<pin id="1909" dir="0" index="1" bw="1" slack="0"/>
<pin id="1910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln189/13 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="tmp_4_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="8" slack="0"/>
<pin id="1915" dir="0" index="1" bw="32" slack="0"/>
<pin id="1916" dir="0" index="2" bw="6" slack="0"/>
<pin id="1917" dir="0" index="3" bw="6" slack="0"/>
<pin id="1918" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="icmp_ln189_2_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="8" slack="0"/>
<pin id="1925" dir="0" index="1" bw="1" slack="0"/>
<pin id="1926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_2/13 "/>
</bind>
</comp>

<comp id="1929" class="1004" name="icmp_ln189_3_fu_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="23" slack="0"/>
<pin id="1931" dir="0" index="1" bw="1" slack="0"/>
<pin id="1932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_3/13 "/>
</bind>
</comp>

<comp id="1935" class="1004" name="or_ln189_1_fu_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="1" slack="0"/>
<pin id="1937" dir="0" index="1" bw="1" slack="0"/>
<pin id="1938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln189_1/13 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="and_ln189_1_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="1" slack="0"/>
<pin id="1943" dir="0" index="1" bw="1" slack="0"/>
<pin id="1944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_1/13 "/>
</bind>
</comp>

<comp id="1947" class="1004" name="and_ln189_3_fu_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="1" slack="0"/>
<pin id="1949" dir="0" index="1" bw="1" slack="0"/>
<pin id="1950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_3/13 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="and_ln189_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="1" slack="0"/>
<pin id="1955" dir="0" index="1" bw="1" slack="0"/>
<pin id="1956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189/13 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="largest_1_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="1" slack="0"/>
<pin id="1961" dir="0" index="1" bw="32" slack="0"/>
<pin id="1962" dir="0" index="2" bw="32" slack="0"/>
<pin id="1963" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_1/13 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="d3_1_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="1" slack="0"/>
<pin id="1970" dir="0" index="1" bw="32" slack="0"/>
<pin id="1971" dir="0" index="2" bw="32" slack="0"/>
<pin id="1972" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_1/13 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="bitcast_ln201_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="32" slack="0"/>
<pin id="1978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln201/13 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="tmp_11_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="8" slack="0"/>
<pin id="1982" dir="0" index="1" bw="32" slack="0"/>
<pin id="1983" dir="0" index="2" bw="6" slack="0"/>
<pin id="1984" dir="0" index="3" bw="6" slack="0"/>
<pin id="1985" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="1990" class="1004" name="trunc_ln201_fu_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="32" slack="0"/>
<pin id="1992" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201/13 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="icmp_ln201_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="8" slack="0"/>
<pin id="1996" dir="0" index="1" bw="1" slack="0"/>
<pin id="1997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/13 "/>
</bind>
</comp>

<comp id="2000" class="1004" name="icmp_ln201_1_fu_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="23" slack="0"/>
<pin id="2002" dir="0" index="1" bw="1" slack="0"/>
<pin id="2003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_1/13 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="or_ln201_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="1" slack="0"/>
<pin id="2008" dir="0" index="1" bw="1" slack="0"/>
<pin id="2009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201/13 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="and_ln201_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="1" slack="0"/>
<pin id="2014" dir="0" index="1" bw="1" slack="0"/>
<pin id="2015" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201/13 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="and_ln284_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="1" slack="16"/>
<pin id="2020" dir="0" index="1" bw="1" slack="0"/>
<pin id="2021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/29 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="and_ln284_1_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="1" slack="16"/>
<pin id="2025" dir="0" index="1" bw="1" slack="0"/>
<pin id="2026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/29 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="and_ln284_3_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="1" slack="16"/>
<pin id="2030" dir="0" index="1" bw="1" slack="0"/>
<pin id="2031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_3/29 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="and_ln284_4_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="1" slack="16"/>
<pin id="2035" dir="0" index="1" bw="1" slack="0"/>
<pin id="2036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_4/29 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="and_ln284_5_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="1" slack="0"/>
<pin id="2040" dir="0" index="1" bw="1" slack="0"/>
<pin id="2041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_5/29 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="and_ln284_6_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="1" slack="0"/>
<pin id="2046" dir="0" index="1" bw="1" slack="0"/>
<pin id="2047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_6/29 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="and_ln284_2_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="0"/>
<pin id="2052" dir="0" index="1" bw="1" slack="0"/>
<pin id="2053" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_2/29 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="p_Result_s_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="1" slack="0"/>
<pin id="2058" dir="0" index="1" bw="32" slack="16"/>
<pin id="2059" dir="0" index="2" bw="6" slack="0"/>
<pin id="2060" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/29 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="p_Result_25_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="32" slack="0"/>
<pin id="2065" dir="0" index="1" bw="1" slack="0"/>
<pin id="2066" dir="0" index="2" bw="31" slack="0"/>
<pin id="2067" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/29 "/>
</bind>
</comp>

<comp id="2071" class="1004" name="c_tmp_M_real_fu_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="32" slack="0"/>
<pin id="2073" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_tmp_M_real/29 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="bitcast_ln155_3_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="32" slack="0"/>
<pin id="2077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155_3/36 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="xor_ln155_1_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="32" slack="0"/>
<pin id="2081" dir="0" index="1" bw="32" slack="0"/>
<pin id="2082" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_1/36 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="tmp_M_imag_4_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="32" slack="0"/>
<pin id="2087" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_4/36 "/>
</bind>
</comp>

<comp id="2090" class="1004" name="bitcast_ln155_5_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="32" slack="0"/>
<pin id="2092" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155_5/36 "/>
</bind>
</comp>

<comp id="2094" class="1004" name="xor_ln155_2_fu_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="32" slack="0"/>
<pin id="2096" dir="0" index="1" bw="32" slack="0"/>
<pin id="2097" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_2/36 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="tmp_M_imag_6_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="32" slack="0"/>
<pin id="2102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_6/36 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="bitcast_ln444_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="32" slack="0"/>
<pin id="2107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444/36 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="xor_ln444_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="32" slack="0"/>
<pin id="2111" dir="0" index="1" bw="32" slack="0"/>
<pin id="2112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln444/36 "/>
</bind>
</comp>

<comp id="2115" class="1004" name="bitcast_ln444_1_fu_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="32" slack="0"/>
<pin id="2117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444_1/36 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="bitcast_ln155_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="32" slack="0"/>
<pin id="2122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155/36 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="xor_ln155_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="32" slack="0"/>
<pin id="2126" dir="0" index="1" bw="32" slack="0"/>
<pin id="2127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/36 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="tmp_M_imag_2_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="32" slack="0"/>
<pin id="2132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_2/36 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="and_ln306_1_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="1" slack="16"/>
<pin id="2137" dir="0" index="1" bw="1" slack="0"/>
<pin id="2138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306_1/52 "/>
</bind>
</comp>

<comp id="2140" class="1004" name="and_ln306_2_fu_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="1" slack="16"/>
<pin id="2142" dir="0" index="1" bw="1" slack="0"/>
<pin id="2143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306_2/52 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="and_ln306_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="1" slack="0"/>
<pin id="2147" dir="0" index="1" bw="1" slack="0"/>
<pin id="2148" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306/52 "/>
</bind>
</comp>

<comp id="2151" class="1004" name="icmp_ln511_fu_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="3" slack="0"/>
<pin id="2153" dir="0" index="1" bw="3" slack="0"/>
<pin id="2154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/59 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="k_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="3" slack="0"/>
<pin id="2159" dir="0" index="1" bw="1" slack="0"/>
<pin id="2160" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/59 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="icmp_ln513_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="3" slack="0"/>
<pin id="2165" dir="0" index="1" bw="3" slack="25"/>
<pin id="2166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln513/59 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="zext_ln114_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="3" slack="0"/>
<pin id="2170" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/59 "/>
</bind>
</comp>

<comp id="2172" class="1004" name="add_ln114_fu_2172">
<pin_list>
<pin id="2173" dir="0" index="0" bw="4" slack="25"/>
<pin id="2174" dir="0" index="1" bw="3" slack="0"/>
<pin id="2175" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/59 "/>
</bind>
</comp>

<comp id="2177" class="1004" name="zext_ln114_1_fu_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="5" slack="0"/>
<pin id="2179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/59 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="add_ln114_2_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="4" slack="25"/>
<pin id="2185" dir="0" index="1" bw="3" slack="0"/>
<pin id="2186" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/59 "/>
</bind>
</comp>

<comp id="2188" class="1004" name="zext_ln114_2_fu_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="5" slack="0"/>
<pin id="2190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/59 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="add_ln521_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="2" slack="26"/>
<pin id="2196" dir="0" index="1" bw="1" slack="26"/>
<pin id="2197" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/69 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="zext_ln521_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="3" slack="0"/>
<pin id="2200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln521/69 "/>
</bind>
</comp>

<comp id="2202" class="1004" name="add_ln521_1_fu_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="3" slack="0"/>
<pin id="2204" dir="0" index="1" bw="32" slack="26"/>
<pin id="2205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_1/69 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="icmp_ln519_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="3" slack="0"/>
<pin id="2209" dir="0" index="1" bw="3" slack="0"/>
<pin id="2210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519/70 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="k_1_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="3" slack="0"/>
<pin id="2215" dir="0" index="1" bw="1" slack="0"/>
<pin id="2216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/70 "/>
</bind>
</comp>

<comp id="2219" class="1004" name="zext_ln519_fu_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="3" slack="0"/>
<pin id="2221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/70 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="icmp_ln521_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="3" slack="0"/>
<pin id="2225" dir="0" index="1" bw="32" slack="1"/>
<pin id="2226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521/70 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="zext_ln114_3_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="3" slack="0"/>
<pin id="2230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/70 "/>
</bind>
</comp>

<comp id="2232" class="1004" name="add_ln114_3_fu_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="4" slack="27"/>
<pin id="2234" dir="0" index="1" bw="3" slack="0"/>
<pin id="2235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/70 "/>
</bind>
</comp>

<comp id="2237" class="1004" name="zext_ln114_4_fu_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="5" slack="0"/>
<pin id="2239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/70 "/>
</bind>
</comp>

<comp id="2243" class="1004" name="add_ln114_4_fu_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="4" slack="27"/>
<pin id="2245" dir="0" index="1" bw="3" slack="0"/>
<pin id="2246" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_4/70 "/>
</bind>
</comp>

<comp id="2248" class="1004" name="zext_ln114_5_fu_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="5" slack="0"/>
<pin id="2250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/70 "/>
</bind>
</comp>

<comp id="2254" class="1005" name="add_ln459_reg_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="2" slack="0"/>
<pin id="2256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459 "/>
</bind>
</comp>

<comp id="2259" class="1005" name="add_ln459_1_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="2" slack="0"/>
<pin id="2261" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459_1 "/>
</bind>
</comp>

<comp id="2270" class="1005" name="add_ln460_reg_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="2" slack="0"/>
<pin id="2272" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460 "/>
</bind>
</comp>

<comp id="2275" class="1005" name="add_ln460_1_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="2" slack="0"/>
<pin id="2277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460_1 "/>
</bind>
</comp>

<comp id="2286" class="1005" name="icmp_ln471_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="1" slack="1"/>
<pin id="2288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln471 "/>
</bind>
</comp>

<comp id="2290" class="1005" name="r_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="3" slack="0"/>
<pin id="2292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="2295" class="1005" name="zext_ln1067_1_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="6" slack="1"/>
<pin id="2297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067_1 "/>
</bind>
</comp>

<comp id="2301" class="1005" name="Qi_M_real_addr_1_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="4" slack="1"/>
<pin id="2303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_1 "/>
</bind>
</comp>

<comp id="2306" class="1005" name="Qi_M_imag_addr_1_reg_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="4" slack="1"/>
<pin id="2308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="2314" class="1005" name="c_2_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="3" slack="0"/>
<pin id="2316" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="2322" class="1005" name="icmp_ln480_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="1" slack="1"/>
<pin id="2324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln480 "/>
</bind>
</comp>

<comp id="2326" class="1005" name="c_reg_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="3" slack="0"/>
<pin id="2328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="2331" class="1005" name="zext_ln482_1_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="64" slack="1"/>
<pin id="2333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln482_1 "/>
</bind>
</comp>

<comp id="2337" class="1005" name="A_M_real_addr_reg_2337">
<pin_list>
<pin id="2338" dir="0" index="0" bw="4" slack="1"/>
<pin id="2339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_real_addr "/>
</bind>
</comp>

<comp id="2342" class="1005" name="A_M_imag_addr_reg_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="4" slack="1"/>
<pin id="2344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_imag_addr "/>
</bind>
</comp>

<comp id="2350" class="1005" name="add_ln486_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="4" slack="0"/>
<pin id="2352" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln486 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="select_ln486_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="2" slack="28"/>
<pin id="2357" dir="1" index="1" bw="2" slack="28"/>
</pin_list>
<bind>
<opset="select_ln486 "/>
</bind>
</comp>

<comp id="2360" class="1005" name="select_ln486_1_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="1" slack="1"/>
<pin id="2362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln486_1 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="zext_ln486_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="3" slack="26"/>
<pin id="2366" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="zext_ln486 "/>
</bind>
</comp>

<comp id="2369" class="1005" name="select_ln486_3_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="3" slack="0"/>
<pin id="2371" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln486_3 "/>
</bind>
</comp>

<comp id="2374" class="1005" name="select_ln486_4_reg_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="3" slack="25"/>
<pin id="2376" dir="1" index="1" bw="3" slack="25"/>
</pin_list>
<bind>
<opset="select_ln486_4 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="xor_ln486_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="32" slack="26"/>
<pin id="2381" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="xor_ln486 "/>
</bind>
</comp>

<comp id="2384" class="1005" name="zext_ln498_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="3" slack="26"/>
<pin id="2386" dir="1" index="1" bw="3" slack="26"/>
</pin_list>
<bind>
<opset="zext_ln498 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="icmp_ln499_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="1" slack="28"/>
<pin id="2391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln499 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="zext_ln503_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="5" slack="25"/>
<pin id="2395" dir="1" index="1" bw="5" slack="25"/>
</pin_list>
<bind>
<opset="zext_ln503 "/>
</bind>
</comp>

<comp id="2399" class="1005" name="Ri_M_real_addr_2_reg_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="4" slack="1"/>
<pin id="2401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_2 "/>
</bind>
</comp>

<comp id="2405" class="1005" name="Ri_M_imag_addr_2_reg_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="4" slack="1"/>
<pin id="2407" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="2411" class="1005" name="zext_ln503_2_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="5" slack="25"/>
<pin id="2413" dir="1" index="1" bw="5" slack="25"/>
</pin_list>
<bind>
<opset="zext_ln503_2 "/>
</bind>
</comp>

<comp id="2417" class="1005" name="Ri_M_real_addr_3_reg_2417">
<pin_list>
<pin id="2418" dir="0" index="0" bw="4" slack="1"/>
<pin id="2419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2422" class="1005" name="Ri_M_imag_addr_3_reg_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="4" slack="1"/>
<pin id="2424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="2427" class="1005" name="p_Val2_39_reg_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="32" slack="16"/>
<pin id="2429" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="p_Val2_39 "/>
</bind>
</comp>

<comp id="2432" class="1005" name="d1_4_reg_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="32" slack="16"/>
<pin id="2434" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="d1_4 "/>
</bind>
</comp>

<comp id="2437" class="1005" name="d2_5_reg_2437">
<pin_list>
<pin id="2438" dir="0" index="0" bw="32" slack="16"/>
<pin id="2439" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="d2_5 "/>
</bind>
</comp>

<comp id="2442" class="1005" name="largest_9_reg_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="32" slack="16"/>
<pin id="2444" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="largest_9 "/>
</bind>
</comp>

<comp id="2447" class="1005" name="d3_7_reg_2447">
<pin_list>
<pin id="2448" dir="0" index="0" bw="32" slack="16"/>
<pin id="2449" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="d3_7 "/>
</bind>
</comp>

<comp id="2452" class="1005" name="or_ln179_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="1" slack="16"/>
<pin id="2454" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln179 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="or_ln179_1_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="1" slack="16"/>
<pin id="2459" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln179_1 "/>
</bind>
</comp>

<comp id="2462" class="1005" name="or_ln179_2_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="1" slack="16"/>
<pin id="2464" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln179_2 "/>
</bind>
</comp>

<comp id="2467" class="1005" name="or_ln179_3_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="1" slack="16"/>
<pin id="2469" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln179_3 "/>
</bind>
</comp>

<comp id="2472" class="1005" name="d1_3_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="32" slack="1"/>
<pin id="2474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_3 "/>
</bind>
</comp>

<comp id="2477" class="1005" name="d2_4_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="32" slack="1"/>
<pin id="2479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_4 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="d3_6_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="32" slack="1"/>
<pin id="2484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_6 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="largest_8_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="32" slack="1"/>
<pin id="2489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_8 "/>
</bind>
</comp>

<comp id="2495" class="1005" name="and_ln201_1_reg_2495">
<pin_list>
<pin id="2496" dir="0" index="0" bw="1" slack="16"/>
<pin id="2497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln201_1 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="largest_10_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="32" slack="16"/>
<pin id="2501" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="largest_10 "/>
</bind>
</comp>

<comp id="2504" class="1005" name="d3_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="32" slack="16"/>
<pin id="2506" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="d3 "/>
</bind>
</comp>

<comp id="2509" class="1005" name="or_ln189_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="1" slack="16"/>
<pin id="2511" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln189 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="or_ln189_1_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="1" slack="16"/>
<pin id="2516" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="or_ln189_1 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="largest_1_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="32" slack="1"/>
<pin id="2521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_1 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="d3_1_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="32" slack="1"/>
<pin id="2528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_1 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="and_ln201_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="1" slack="16"/>
<pin id="2533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln201 "/>
</bind>
</comp>

<comp id="2535" class="1005" name="x3_1_reg_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="32" slack="1"/>
<pin id="2537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x3_1 "/>
</bind>
</comp>

<comp id="2541" class="1005" name="tmp_i_i_reg_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="32" slack="1"/>
<pin id="2543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="2546" class="1005" name="and_ln284_2_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="1" slack="7"/>
<pin id="2548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_2 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="c_tmp_M_real_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="32" slack="7"/>
<pin id="2552" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="c_tmp_M_real "/>
</bind>
</comp>

<comp id="2555" class="1005" name="tmp_i_i1_reg_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="32" slack="1"/>
<pin id="2557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="tmp_i_i2_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="32" slack="1"/>
<pin id="2562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="tmp_5_i_i2_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="32" slack="1"/>
<pin id="2567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i2 "/>
</bind>
</comp>

<comp id="2570" class="1005" name="tmp_6_i_i2_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="32" slack="1"/>
<pin id="2572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i2 "/>
</bind>
</comp>

<comp id="2575" class="1005" name="tmp_2_i_i_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="32" slack="1"/>
<pin id="2577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i "/>
</bind>
</comp>

<comp id="2580" class="1005" name="tmp_4_i_i_reg_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="32" slack="1"/>
<pin id="2582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_i "/>
</bind>
</comp>

<comp id="2588" class="1005" name="tmp_7_i_i_reg_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="32" slack="1"/>
<pin id="2590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i "/>
</bind>
</comp>

<comp id="2593" class="1005" name="tmp_2_i_i2_reg_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="32" slack="1"/>
<pin id="2595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i2 "/>
</bind>
</comp>

<comp id="2598" class="1005" name="tmp_7_i_i2_reg_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="32" slack="1"/>
<pin id="2600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i2 "/>
</bind>
</comp>

<comp id="2603" class="1005" name="tmp_i_i7_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="32" slack="1"/>
<pin id="2605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i7 "/>
</bind>
</comp>

<comp id="2608" class="1005" name="and_ln306_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="1" slack="7"/>
<pin id="2610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln306 "/>
</bind>
</comp>

<comp id="2612" class="1005" name="tmp_2_i_i1_reg_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="32" slack="1"/>
<pin id="2614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i1 "/>
</bind>
</comp>

<comp id="2617" class="1005" name="tmp_4_i_i1_reg_2617">
<pin_list>
<pin id="2618" dir="0" index="0" bw="32" slack="1"/>
<pin id="2619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_i1 "/>
</bind>
</comp>

<comp id="2623" class="1005" name="tmp_7_i_i1_reg_2623">
<pin_list>
<pin id="2624" dir="0" index="0" bw="32" slack="1"/>
<pin id="2625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i1 "/>
</bind>
</comp>

<comp id="2628" class="1005" name="icmp_ln511_reg_2628">
<pin_list>
<pin id="2629" dir="0" index="0" bw="1" slack="1"/>
<pin id="2630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln511 "/>
</bind>
</comp>

<comp id="2632" class="1005" name="k_reg_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="3" slack="0"/>
<pin id="2634" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2637" class="1005" name="icmp_ln513_reg_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="1" slack="1"/>
<pin id="2639" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln513 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="Ri_M_real_addr_4_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="4" slack="1"/>
<pin id="2643" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2647" class="1005" name="Ri_M_real_addr_5_reg_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="4" slack="1"/>
<pin id="2649" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_5 "/>
</bind>
</comp>

<comp id="2653" class="1005" name="Ri_M_imag_addr_4_reg_2653">
<pin_list>
<pin id="2654" dir="0" index="0" bw="4" slack="1"/>
<pin id="2655" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="2659" class="1005" name="Ri_M_imag_addr_5_reg_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="4" slack="1"/>
<pin id="2661" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="2665" class="1005" name="add_ln521_1_reg_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="32" slack="1"/>
<pin id="2667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_1 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="icmp_ln519_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="1" slack="1"/>
<pin id="2672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln519 "/>
</bind>
</comp>

<comp id="2674" class="1005" name="k_1_reg_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="3" slack="0"/>
<pin id="2676" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="2679" class="1005" name="icmp_ln521_reg_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="1" slack="1"/>
<pin id="2681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln521 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="Qi_M_real_addr_3_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="4" slack="1"/>
<pin id="2685" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="Qi_M_real_addr_4_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="4" slack="1"/>
<pin id="2691" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="Qi_M_imag_addr_3_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="4" slack="1"/>
<pin id="2696" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="2700" class="1005" name="Qi_M_imag_addr_4_reg_2700">
<pin_list>
<pin id="2701" dir="0" index="0" bw="4" slack="1"/>
<pin id="2702" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="2705" class="1005" name="p_t_real_2_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="32" slack="1"/>
<pin id="2707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_2 "/>
</bind>
</comp>

<comp id="2711" class="1005" name="p_t_imag_2_reg_2711">
<pin_list>
<pin id="2712" dir="0" index="0" bw="32" slack="1"/>
<pin id="2713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_2 "/>
</bind>
</comp>

<comp id="2717" class="1005" name="p_t_real_3_reg_2717">
<pin_list>
<pin id="2718" dir="0" index="0" bw="32" slack="1"/>
<pin id="2719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_3 "/>
</bind>
</comp>

<comp id="2723" class="1005" name="p_t_imag_3_reg_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="32" slack="1"/>
<pin id="2725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_3 "/>
</bind>
</comp>

<comp id="2729" class="1005" name="i_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="2" slack="1"/>
<pin id="2731" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="115" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="136" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="143" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="195" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="202" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="209" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="236"><net_src comp="221" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="237"><net_src comp="215" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="238"><net_src comp="228" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="239" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="255" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="278"><net_src comp="262" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="280" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="309"><net_src comp="294" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="310"><net_src comp="287" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="311"><net_src comp="301" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="0" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="2" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="312" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="341"><net_src comp="326" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="346"><net_src comp="319" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="351"><net_src comp="333" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="12" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="12" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="28" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="26" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="24" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="54" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="24" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="550"><net_src comp="465" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="551"><net_src comp="544" pin="4"/><net_sink comp="150" pin=4"/></net>

<net id="561"><net_src comp="490" pin="4"/><net_sink comp="555" pin=2"/></net>

<net id="562"><net_src comp="555" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="572"><net_src comp="523" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="480" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="584"><net_src comp="24" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="578" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="595"><net_src comp="24" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="589" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="606"><net_src comp="24" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="501" pin="4"/><net_sink comp="600" pin=2"/></net>

<net id="608"><net_src comp="600" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="618"><net_src comp="24" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="612" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="480" pin="4"/><net_sink comp="623" pin=2"/></net>

<net id="631"><net_src comp="623" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="635"><net_src comp="24" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="643"><net_src comp="632" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="644"><net_src comp="637" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="648"><net_src comp="28" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="28" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="676"><net_src comp="24" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="689"><net_src comp="667" pin="2"/><net_sink comp="150" pin=4"/></net>

<net id="690"><net_src comp="677" pin="2"/><net_sink comp="157" pin=4"/></net>

<net id="691"><net_src comp="677" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="692"><net_src comp="667" pin="2"/><net_sink comp="122" pin=4"/></net>

<net id="693"><net_src comp="677" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="698"><net_src comp="694" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="703"><net_src comp="699" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="708"><net_src comp="704" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="709"><net_src comp="694" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="710"><net_src comp="694" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="711"><net_src comp="469" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="712"><net_src comp="699" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="713"><net_src comp="24" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="715"><net_src comp="469" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="716"><net_src comp="469" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="721"><net_src comp="717" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="722"><net_src comp="469" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="723" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="728"><net_src comp="24" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="729" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="734"><net_src comp="469" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="735" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="740"><net_src comp="24" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="741" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="746"><net_src comp="469" pin="4"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="747" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="752"><net_src comp="24" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="753"><net_src comp="694" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="754"><net_src comp="637" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="755"><net_src comp="637" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="756"><net_src comp="637" pin="4"/><net_sink comp="704" pin=1"/></net>

<net id="757"><net_src comp="637" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="758"><net_src comp="620" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="759"><net_src comp="150" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="760"><net_src comp="609" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="761"><net_src comp="157" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="762"><net_src comp="609" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="763"><net_src comp="150" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="764"><net_src comp="717" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="765"><net_src comp="620" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="766"><net_src comp="157" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="767"><net_src comp="597" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="768"><net_src comp="575" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="769"><net_src comp="575" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="770"><net_src comp="597" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="771"><net_src comp="586" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="772"><net_src comp="586" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="773"><net_src comp="563" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="774"><net_src comp="699" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="775"><net_src comp="552" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="776"><net_src comp="704" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="777"><net_src comp="552" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="778"><net_src comp="717" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="779"><net_src comp="563" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="780"><net_src comp="122" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="781"><net_src comp="129" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="782"><net_src comp="122" pin="3"/><net_sink comp="704" pin=1"/></net>

<net id="783"><net_src comp="129" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="796"><net_src comp="784" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="798"><net_src comp="792" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="803"><net_src comp="799" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="804"><net_src comp="24" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="805"><net_src comp="784" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="806"><net_src comp="788" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="847"><net_src comp="24" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="848"><net_src comp="24" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="849"><net_src comp="24" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="850"><net_src comp="24" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="851"><net_src comp="24" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="856"><net_src comp="852" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="857"><net_src comp="92" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="862"><net_src comp="26" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="150" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="870"><net_src comp="863" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="874"><net_src comp="157" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="882"><net_src comp="150" pin="7"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="892"><net_src comp="157" pin="7"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="898"><net_src comp="889" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="902"><net_src comp="784" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="908"><net_src comp="788" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="914"><net_src comp="694" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="920"><net_src comp="699" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="927"><net_src comp="704" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="930"><net_src comp="924" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="934"><net_src comp="667" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="941"><net_src comp="671" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="947"><net_src comp="717" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="954"><net_src comp="723" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="959"><net_src comp="667" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="964"><net_src comp="671" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="969"><net_src comp="667" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="974"><net_src comp="671" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="979"><net_src comp="671" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="984"><net_src comp="677" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="989"><net_src comp="677" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="996"><net_src comp="356" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="14" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="20" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="352" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="368" pin="4"/><net_sink comp="998" pin=2"/></net>

<net id="1009"><net_src comp="998" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="1016"><net_src comp="368" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="14" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="368" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="26" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="352" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="26" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="379" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="14" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1041"><net_src comp="20" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="375" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="391" pin="4"/><net_sink comp="1036" pin=2"/></net>

<net id="1047"><net_src comp="1036" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="1054"><net_src comp="391" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="14" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="391" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="26" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="375" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="26" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="402" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="30" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="402" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="32" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="402" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="40" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="402" pin="4"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="12" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1095"><net_src comp="1084" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1080" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1112"><net_src comp="414" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="30" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="414" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="32" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="398" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="414" pin="4"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="414" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1145"><net_src comp="425" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="30" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="425" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="32" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1156"><net_src comp="425" pin="4"/><net_sink comp="1153" pin=0"/></net>

<net id="1161"><net_src comp="1153" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1165"><net_src comp="1157" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1172"><net_src comp="447" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="62" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1177"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1182"><net_src comp="436" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="64" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="436" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="66" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="458" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="12" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1201"><net_src comp="1190" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="26" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="458" pin="4"/><net_sink comp="1196" pin=2"/></net>

<net id="1204"><net_src comp="1196" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="1209"><net_src comp="447" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="32" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="62" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1222"><net_src comp="1190" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="1168" pin="2"/><net_sink comp="1217" pin=2"/></net>

<net id="1228"><net_src comp="1211" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="1217" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1237"><net_src comp="1205" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1225" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="447" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1174" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="1190" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="1233" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=2"/></net>

<net id="1258"><net_src comp="1190" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="1205" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="447" pin="4"/><net_sink comp="1253" pin=2"/></net>

<net id="1264"><net_src comp="1253" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1269"><net_src comp="447" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="72" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1190" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="1205" pin="2"/><net_sink comp="1271" pin=2"/></net>

<net id="1282"><net_src comp="1253" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1287"><net_src comp="1279" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="46" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1292"><net_src comp="1196" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1297"><net_src comp="1289" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="1245" pin="3"/><net_sink comp="1293" pin=1"/></net>

<net id="1304"><net_src comp="20" pin="0"/><net_sink comp="1299" pin=0"/></net>

<net id="1305"><net_src comp="858" pin="2"/><net_sink comp="1299" pin=1"/></net>

<net id="1306"><net_src comp="12" pin="0"/><net_sink comp="1299" pin=2"/></net>

<net id="1310"><net_src comp="1299" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1315"><net_src comp="1261" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="1307" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1320"><net_src comp="1311" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1328"><net_src comp="20" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1329"><net_src comp="1196" pin="3"/><net_sink comp="1323" pin=1"/></net>

<net id="1330"><net_src comp="12" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1334"><net_src comp="1323" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1339"><net_src comp="1261" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1331" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="1335" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1350"><net_src comp="150" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="1347" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1358"><net_src comp="1347" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1364"><net_src comp="76" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="78" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1366"><net_src comp="1351" pin="1"/><net_sink comp="1359" pin=2"/></net>

<net id="1370"><net_src comp="1359" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1374"><net_src comp="1367" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1375"><net_src comp="1367" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1379"><net_src comp="157" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="1376" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="1376" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1393"><net_src comp="76" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="78" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1395"><net_src comp="1380" pin="1"/><net_sink comp="1388" pin=2"/></net>

<net id="1399"><net_src comp="1388" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1402"><net_src comp="1396" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1403"><net_src comp="1396" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1404"><net_src comp="1396" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1408"><net_src comp="150" pin="7"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="1405" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1416"><net_src comp="1405" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1422"><net_src comp="76" pin="0"/><net_sink comp="1417" pin=0"/></net>

<net id="1423"><net_src comp="78" pin="0"/><net_sink comp="1417" pin=1"/></net>

<net id="1424"><net_src comp="1409" pin="1"/><net_sink comp="1417" pin=2"/></net>

<net id="1428"><net_src comp="1417" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1431"><net_src comp="1425" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1432"><net_src comp="1425" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1433"><net_src comp="1425" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1437"><net_src comp="157" pin="7"/><net_sink comp="1434" pin=0"/></net>

<net id="1441"><net_src comp="1434" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1445"><net_src comp="1434" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1451"><net_src comp="76" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1452"><net_src comp="78" pin="0"/><net_sink comp="1446" pin=1"/></net>

<net id="1453"><net_src comp="1438" pin="1"/><net_sink comp="1446" pin=2"/></net>

<net id="1457"><net_src comp="1446" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1460"><net_src comp="1454" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1467"><net_src comp="80" pin="0"/><net_sink comp="1461" pin=0"/></net>

<net id="1468"><net_src comp="1347" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="1469"><net_src comp="82" pin="0"/><net_sink comp="1461" pin=2"/></net>

<net id="1470"><net_src comp="84" pin="0"/><net_sink comp="1461" pin=3"/></net>

<net id="1477"><net_src comp="80" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1478"><net_src comp="1376" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="1479"><net_src comp="82" pin="0"/><net_sink comp="1471" pin=2"/></net>

<net id="1480"><net_src comp="84" pin="0"/><net_sink comp="1471" pin=3"/></net>

<net id="1485"><net_src comp="1461" pin="4"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="86" pin="0"/><net_sink comp="1481" pin=1"/></net>

<net id="1491"><net_src comp="1355" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="88" pin="0"/><net_sink comp="1487" pin=1"/></net>

<net id="1497"><net_src comp="1487" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="1481" pin="2"/><net_sink comp="1493" pin=1"/></net>

<net id="1503"><net_src comp="1471" pin="4"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="86" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1509"><net_src comp="1384" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1510"><net_src comp="88" pin="0"/><net_sink comp="1505" pin=1"/></net>

<net id="1515"><net_src comp="1505" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1516"><net_src comp="1499" pin="2"/><net_sink comp="1511" pin=1"/></net>

<net id="1521"><net_src comp="1493" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1522"><net_src comp="1511" pin="2"/><net_sink comp="1517" pin=1"/></net>

<net id="1527"><net_src comp="1517" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="807" pin="2"/><net_sink comp="1523" pin=1"/></net>

<net id="1535"><net_src comp="80" pin="0"/><net_sink comp="1529" pin=0"/></net>

<net id="1536"><net_src comp="1405" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="1537"><net_src comp="82" pin="0"/><net_sink comp="1529" pin=2"/></net>

<net id="1538"><net_src comp="84" pin="0"/><net_sink comp="1529" pin=3"/></net>

<net id="1543"><net_src comp="1529" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1544"><net_src comp="86" pin="0"/><net_sink comp="1539" pin=1"/></net>

<net id="1549"><net_src comp="1413" pin="1"/><net_sink comp="1545" pin=0"/></net>

<net id="1550"><net_src comp="88" pin="0"/><net_sink comp="1545" pin=1"/></net>

<net id="1555"><net_src comp="1545" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1556"><net_src comp="1539" pin="2"/><net_sink comp="1551" pin=1"/></net>

<net id="1561"><net_src comp="1493" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1562"><net_src comp="1551" pin="2"/><net_sink comp="1557" pin=1"/></net>

<net id="1567"><net_src comp="1557" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1568"><net_src comp="811" pin="2"/><net_sink comp="1563" pin=1"/></net>

<net id="1575"><net_src comp="80" pin="0"/><net_sink comp="1569" pin=0"/></net>

<net id="1576"><net_src comp="1434" pin="1"/><net_sink comp="1569" pin=1"/></net>

<net id="1577"><net_src comp="82" pin="0"/><net_sink comp="1569" pin=2"/></net>

<net id="1578"><net_src comp="84" pin="0"/><net_sink comp="1569" pin=3"/></net>

<net id="1583"><net_src comp="1569" pin="4"/><net_sink comp="1579" pin=0"/></net>

<net id="1584"><net_src comp="86" pin="0"/><net_sink comp="1579" pin=1"/></net>

<net id="1589"><net_src comp="1442" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1590"><net_src comp="88" pin="0"/><net_sink comp="1585" pin=1"/></net>

<net id="1595"><net_src comp="1585" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="1579" pin="2"/><net_sink comp="1591" pin=1"/></net>

<net id="1601"><net_src comp="1493" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1602"><net_src comp="1591" pin="2"/><net_sink comp="1597" pin=1"/></net>

<net id="1607"><net_src comp="1597" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1608"><net_src comp="815" pin="2"/><net_sink comp="1603" pin=1"/></net>

<net id="1613"><net_src comp="1563" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1614"><net_src comp="1603" pin="2"/><net_sink comp="1609" pin=1"/></net>

<net id="1619"><net_src comp="1609" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1620"><net_src comp="1523" pin="2"/><net_sink comp="1615" pin=1"/></net>

<net id="1625"><net_src comp="1517" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1626"><net_src comp="819" pin="2"/><net_sink comp="1621" pin=1"/></net>

<net id="1631"><net_src comp="1511" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1632"><net_src comp="1551" pin="2"/><net_sink comp="1627" pin=1"/></net>

<net id="1637"><net_src comp="1627" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1638"><net_src comp="823" pin="2"/><net_sink comp="1633" pin=1"/></net>

<net id="1643"><net_src comp="1511" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1644"><net_src comp="1591" pin="2"/><net_sink comp="1639" pin=1"/></net>

<net id="1649"><net_src comp="1639" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1650"><net_src comp="827" pin="2"/><net_sink comp="1645" pin=1"/></net>

<net id="1655"><net_src comp="1557" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="831" pin="2"/><net_sink comp="1651" pin=1"/></net>

<net id="1661"><net_src comp="1627" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1662"><net_src comp="835" pin="2"/><net_sink comp="1657" pin=1"/></net>

<net id="1667"><net_src comp="1551" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1668"><net_src comp="1591" pin="2"/><net_sink comp="1663" pin=1"/></net>

<net id="1673"><net_src comp="1663" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1674"><net_src comp="839" pin="2"/><net_sink comp="1669" pin=1"/></net>

<net id="1679"><net_src comp="1657" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1680"><net_src comp="1669" pin="2"/><net_sink comp="1675" pin=1"/></net>

<net id="1685"><net_src comp="1675" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1686"><net_src comp="1651" pin="2"/><net_sink comp="1681" pin=1"/></net>

<net id="1692"><net_src comp="1681" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1693"><net_src comp="1454" pin="1"/><net_sink comp="1687" pin=1"/></net>

<net id="1694"><net_src comp="1425" pin="1"/><net_sink comp="1687" pin=2"/></net>

<net id="1700"><net_src comp="1681" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1701"><net_src comp="1425" pin="1"/><net_sink comp="1695" pin=1"/></net>

<net id="1702"><net_src comp="1454" pin="1"/><net_sink comp="1695" pin=2"/></net>

<net id="1708"><net_src comp="1615" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1709"><net_src comp="1396" pin="1"/><net_sink comp="1703" pin=1"/></net>

<net id="1710"><net_src comp="1367" pin="1"/><net_sink comp="1703" pin=2"/></net>

<net id="1715"><net_src comp="1615" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1716"><net_src comp="90" pin="0"/><net_sink comp="1711" pin=1"/></net>

<net id="1721"><net_src comp="1633" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1722"><net_src comp="1645" pin="2"/><net_sink comp="1717" pin=1"/></net>

<net id="1727"><net_src comp="1621" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1728"><net_src comp="1711" pin="2"/><net_sink comp="1723" pin=1"/></net>

<net id="1733"><net_src comp="1723" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1734"><net_src comp="1717" pin="2"/><net_sink comp="1729" pin=1"/></net>

<net id="1740"><net_src comp="1729" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1741"><net_src comp="1367" pin="1"/><net_sink comp="1735" pin=1"/></net>

<net id="1742"><net_src comp="1703" pin="3"/><net_sink comp="1735" pin=2"/></net>

<net id="1748"><net_src comp="1615" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1749"><net_src comp="1425" pin="1"/><net_sink comp="1743" pin=1"/></net>

<net id="1750"><net_src comp="1396" pin="1"/><net_sink comp="1743" pin=2"/></net>

<net id="1756"><net_src comp="1729" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1757"><net_src comp="1425" pin="1"/><net_sink comp="1751" pin=1"/></net>

<net id="1758"><net_src comp="1743" pin="3"/><net_sink comp="1751" pin=2"/></net>

<net id="1764"><net_src comp="1615" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1765"><net_src comp="1454" pin="1"/><net_sink comp="1759" pin=1"/></net>

<net id="1766"><net_src comp="1687" pin="3"/><net_sink comp="1759" pin=2"/></net>

<net id="1772"><net_src comp="1729" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1773"><net_src comp="1454" pin="1"/><net_sink comp="1767" pin=1"/></net>

<net id="1774"><net_src comp="1759" pin="3"/><net_sink comp="1767" pin=2"/></net>

<net id="1780"><net_src comp="1615" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1781"><net_src comp="1367" pin="1"/><net_sink comp="1775" pin=1"/></net>

<net id="1782"><net_src comp="1695" pin="3"/><net_sink comp="1775" pin=2"/></net>

<net id="1788"><net_src comp="1729" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1789"><net_src comp="1396" pin="1"/><net_sink comp="1783" pin=1"/></net>

<net id="1790"><net_src comp="1775" pin="3"/><net_sink comp="1783" pin=2"/></net>

<net id="1791"><net_src comp="1783" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="1795"><net_src comp="1783" pin="3"/><net_sink comp="1792" pin=0"/></net>

<net id="1802"><net_src comp="80" pin="0"/><net_sink comp="1796" pin=0"/></net>

<net id="1803"><net_src comp="1792" pin="1"/><net_sink comp="1796" pin=1"/></net>

<net id="1804"><net_src comp="82" pin="0"/><net_sink comp="1796" pin=2"/></net>

<net id="1805"><net_src comp="84" pin="0"/><net_sink comp="1796" pin=3"/></net>

<net id="1809"><net_src comp="1792" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1814"><net_src comp="1796" pin="4"/><net_sink comp="1810" pin=0"/></net>

<net id="1815"><net_src comp="86" pin="0"/><net_sink comp="1810" pin=1"/></net>

<net id="1820"><net_src comp="1806" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="88" pin="0"/><net_sink comp="1816" pin=1"/></net>

<net id="1826"><net_src comp="1816" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="1810" pin="2"/><net_sink comp="1822" pin=1"/></net>

<net id="1832"><net_src comp="1822" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1833"><net_src comp="843" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1837"><net_src comp="150" pin="7"/><net_sink comp="1834" pin=0"/></net>

<net id="1841"><net_src comp="1834" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="1845"><net_src comp="1834" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1851"><net_src comp="76" pin="0"/><net_sink comp="1846" pin=0"/></net>

<net id="1852"><net_src comp="78" pin="0"/><net_sink comp="1846" pin=1"/></net>

<net id="1853"><net_src comp="1838" pin="1"/><net_sink comp="1846" pin=2"/></net>

<net id="1857"><net_src comp="1846" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1859"><net_src comp="1854" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1863"><net_src comp="157" pin="7"/><net_sink comp="1860" pin=0"/></net>

<net id="1867"><net_src comp="1860" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1871"><net_src comp="1860" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="1877"><net_src comp="76" pin="0"/><net_sink comp="1872" pin=0"/></net>

<net id="1878"><net_src comp="78" pin="0"/><net_sink comp="1872" pin=1"/></net>

<net id="1879"><net_src comp="1864" pin="1"/><net_sink comp="1872" pin=2"/></net>

<net id="1883"><net_src comp="1872" pin="3"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1891"><net_src comp="80" pin="0"/><net_sink comp="1885" pin=0"/></net>

<net id="1892"><net_src comp="1834" pin="1"/><net_sink comp="1885" pin=1"/></net>

<net id="1893"><net_src comp="82" pin="0"/><net_sink comp="1885" pin=2"/></net>

<net id="1894"><net_src comp="84" pin="0"/><net_sink comp="1885" pin=3"/></net>

<net id="1899"><net_src comp="1885" pin="4"/><net_sink comp="1895" pin=0"/></net>

<net id="1900"><net_src comp="86" pin="0"/><net_sink comp="1895" pin=1"/></net>

<net id="1905"><net_src comp="1842" pin="1"/><net_sink comp="1901" pin=0"/></net>

<net id="1906"><net_src comp="88" pin="0"/><net_sink comp="1901" pin=1"/></net>

<net id="1911"><net_src comp="1901" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1912"><net_src comp="1895" pin="2"/><net_sink comp="1907" pin=1"/></net>

<net id="1919"><net_src comp="80" pin="0"/><net_sink comp="1913" pin=0"/></net>

<net id="1920"><net_src comp="1860" pin="1"/><net_sink comp="1913" pin=1"/></net>

<net id="1921"><net_src comp="82" pin="0"/><net_sink comp="1913" pin=2"/></net>

<net id="1922"><net_src comp="84" pin="0"/><net_sink comp="1913" pin=3"/></net>

<net id="1927"><net_src comp="1913" pin="4"/><net_sink comp="1923" pin=0"/></net>

<net id="1928"><net_src comp="86" pin="0"/><net_sink comp="1923" pin=1"/></net>

<net id="1933"><net_src comp="1868" pin="1"/><net_sink comp="1929" pin=0"/></net>

<net id="1934"><net_src comp="88" pin="0"/><net_sink comp="1929" pin=1"/></net>

<net id="1939"><net_src comp="1929" pin="2"/><net_sink comp="1935" pin=0"/></net>

<net id="1940"><net_src comp="1923" pin="2"/><net_sink comp="1935" pin=1"/></net>

<net id="1945"><net_src comp="1907" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1946"><net_src comp="1935" pin="2"/><net_sink comp="1941" pin=1"/></net>

<net id="1951"><net_src comp="1941" pin="2"/><net_sink comp="1947" pin=0"/></net>

<net id="1952"><net_src comp="811" pin="2"/><net_sink comp="1947" pin=1"/></net>

<net id="1957"><net_src comp="1947" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1958"><net_src comp="807" pin="2"/><net_sink comp="1953" pin=1"/></net>

<net id="1964"><net_src comp="1953" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1965"><net_src comp="1854" pin="1"/><net_sink comp="1959" pin=1"/></net>

<net id="1966"><net_src comp="1880" pin="1"/><net_sink comp="1959" pin=2"/></net>

<net id="1967"><net_src comp="1959" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="1973"><net_src comp="1953" pin="2"/><net_sink comp="1968" pin=0"/></net>

<net id="1974"><net_src comp="1880" pin="1"/><net_sink comp="1968" pin=1"/></net>

<net id="1975"><net_src comp="1854" pin="1"/><net_sink comp="1968" pin=2"/></net>

<net id="1979"><net_src comp="1959" pin="3"/><net_sink comp="1976" pin=0"/></net>

<net id="1986"><net_src comp="80" pin="0"/><net_sink comp="1980" pin=0"/></net>

<net id="1987"><net_src comp="1976" pin="1"/><net_sink comp="1980" pin=1"/></net>

<net id="1988"><net_src comp="82" pin="0"/><net_sink comp="1980" pin=2"/></net>

<net id="1989"><net_src comp="84" pin="0"/><net_sink comp="1980" pin=3"/></net>

<net id="1993"><net_src comp="1976" pin="1"/><net_sink comp="1990" pin=0"/></net>

<net id="1998"><net_src comp="1980" pin="4"/><net_sink comp="1994" pin=0"/></net>

<net id="1999"><net_src comp="86" pin="0"/><net_sink comp="1994" pin=1"/></net>

<net id="2004"><net_src comp="1990" pin="1"/><net_sink comp="2000" pin=0"/></net>

<net id="2005"><net_src comp="88" pin="0"/><net_sink comp="2000" pin=1"/></net>

<net id="2010"><net_src comp="2000" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2011"><net_src comp="1994" pin="2"/><net_sink comp="2006" pin=1"/></net>

<net id="2016"><net_src comp="2006" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2017"><net_src comp="815" pin="2"/><net_sink comp="2012" pin=1"/></net>

<net id="2022"><net_src comp="807" pin="2"/><net_sink comp="2018" pin=1"/></net>

<net id="2027"><net_src comp="811" pin="2"/><net_sink comp="2023" pin=1"/></net>

<net id="2032"><net_src comp="815" pin="2"/><net_sink comp="2028" pin=1"/></net>

<net id="2037"><net_src comp="819" pin="2"/><net_sink comp="2033" pin=1"/></net>

<net id="2042"><net_src comp="2018" pin="2"/><net_sink comp="2038" pin=0"/></net>

<net id="2043"><net_src comp="2023" pin="2"/><net_sink comp="2038" pin=1"/></net>

<net id="2048"><net_src comp="2028" pin="2"/><net_sink comp="2044" pin=0"/></net>

<net id="2049"><net_src comp="2033" pin="2"/><net_sink comp="2044" pin=1"/></net>

<net id="2054"><net_src comp="2044" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2055"><net_src comp="2038" pin="2"/><net_sink comp="2050" pin=1"/></net>

<net id="2061"><net_src comp="94" pin="0"/><net_sink comp="2056" pin=0"/></net>

<net id="2062"><net_src comp="96" pin="0"/><net_sink comp="2056" pin=2"/></net>

<net id="2068"><net_src comp="76" pin="0"/><net_sink comp="2063" pin=0"/></net>

<net id="2069"><net_src comp="2056" pin="3"/><net_sink comp="2063" pin=1"/></net>

<net id="2070"><net_src comp="98" pin="0"/><net_sink comp="2063" pin=2"/></net>

<net id="2074"><net_src comp="2063" pin="3"/><net_sink comp="2071" pin=0"/></net>

<net id="2078"><net_src comp="490" pin="4"/><net_sink comp="2075" pin=0"/></net>

<net id="2083"><net_src comp="2075" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="2084"><net_src comp="100" pin="0"/><net_sink comp="2079" pin=1"/></net>

<net id="2088"><net_src comp="2079" pin="2"/><net_sink comp="2085" pin=0"/></net>

<net id="2089"><net_src comp="2085" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="2093"><net_src comp="512" pin="4"/><net_sink comp="2090" pin=0"/></net>

<net id="2098"><net_src comp="2090" pin="1"/><net_sink comp="2094" pin=0"/></net>

<net id="2099"><net_src comp="100" pin="0"/><net_sink comp="2094" pin=1"/></net>

<net id="2103"><net_src comp="2094" pin="2"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2108"><net_src comp="501" pin="4"/><net_sink comp="2105" pin=0"/></net>

<net id="2113"><net_src comp="2105" pin="1"/><net_sink comp="2109" pin=0"/></net>

<net id="2114"><net_src comp="100" pin="0"/><net_sink comp="2109" pin=1"/></net>

<net id="2118"><net_src comp="2109" pin="2"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="2123"><net_src comp="534" pin="4"/><net_sink comp="2120" pin=0"/></net>

<net id="2128"><net_src comp="2120" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2129"><net_src comp="100" pin="0"/><net_sink comp="2124" pin=1"/></net>

<net id="2133"><net_src comp="2124" pin="2"/><net_sink comp="2130" pin=0"/></net>

<net id="2134"><net_src comp="2130" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="2139"><net_src comp="807" pin="2"/><net_sink comp="2135" pin=1"/></net>

<net id="2144"><net_src comp="811" pin="2"/><net_sink comp="2140" pin=1"/></net>

<net id="2149"><net_src comp="2135" pin="2"/><net_sink comp="2145" pin=0"/></net>

<net id="2150"><net_src comp="2140" pin="2"/><net_sink comp="2145" pin=1"/></net>

<net id="2155"><net_src comp="649" pin="4"/><net_sink comp="2151" pin=0"/></net>

<net id="2156"><net_src comp="30" pin="0"/><net_sink comp="2151" pin=1"/></net>

<net id="2161"><net_src comp="649" pin="4"/><net_sink comp="2157" pin=0"/></net>

<net id="2162"><net_src comp="32" pin="0"/><net_sink comp="2157" pin=1"/></net>

<net id="2167"><net_src comp="649" pin="4"/><net_sink comp="2163" pin=0"/></net>

<net id="2171"><net_src comp="649" pin="4"/><net_sink comp="2168" pin=0"/></net>

<net id="2176"><net_src comp="2168" pin="1"/><net_sink comp="2172" pin=1"/></net>

<net id="2180"><net_src comp="2172" pin="2"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="2182"><net_src comp="2177" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="2187"><net_src comp="2168" pin="1"/><net_sink comp="2183" pin=1"/></net>

<net id="2191"><net_src comp="2183" pin="2"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="2193"><net_src comp="2188" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="2201"><net_src comp="2194" pin="2"/><net_sink comp="2198" pin=0"/></net>

<net id="2206"><net_src comp="2198" pin="1"/><net_sink comp="2202" pin=0"/></net>

<net id="2211"><net_src comp="660" pin="4"/><net_sink comp="2207" pin=0"/></net>

<net id="2212"><net_src comp="30" pin="0"/><net_sink comp="2207" pin=1"/></net>

<net id="2217"><net_src comp="660" pin="4"/><net_sink comp="2213" pin=0"/></net>

<net id="2218"><net_src comp="32" pin="0"/><net_sink comp="2213" pin=1"/></net>

<net id="2222"><net_src comp="660" pin="4"/><net_sink comp="2219" pin=0"/></net>

<net id="2227"><net_src comp="2219" pin="1"/><net_sink comp="2223" pin=0"/></net>

<net id="2231"><net_src comp="660" pin="4"/><net_sink comp="2228" pin=0"/></net>

<net id="2236"><net_src comp="2228" pin="1"/><net_sink comp="2232" pin=1"/></net>

<net id="2240"><net_src comp="2232" pin="2"/><net_sink comp="2237" pin=0"/></net>

<net id="2241"><net_src comp="2237" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="2242"><net_src comp="2237" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="2247"><net_src comp="2228" pin="1"/><net_sink comp="2243" pin=1"/></net>

<net id="2251"><net_src comp="2243" pin="2"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="2253"><net_src comp="2248" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="2257"><net_src comp="992" pin="2"/><net_sink comp="2254" pin=0"/></net>

<net id="2258"><net_src comp="2254" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="2262"><net_src comp="1012" pin="2"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="2273"><net_src comp="1030" pin="2"/><net_sink comp="2270" pin=0"/></net>

<net id="2274"><net_src comp="2270" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="2278"><net_src comp="1050" pin="2"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="2289"><net_src comp="1068" pin="2"/><net_sink comp="2286" pin=0"/></net>

<net id="2293"><net_src comp="1074" pin="2"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="2298"><net_src comp="1092" pin="1"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="2300"><net_src comp="2295" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="2304"><net_src comp="164" pin="3"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="2309"><net_src comp="171" pin="3"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="2317"><net_src comp="1114" pin="2"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="2325"><net_src comp="1141" pin="2"/><net_sink comp="2322" pin=0"/></net>

<net id="2329"><net_src comp="1147" pin="2"/><net_sink comp="2326" pin=0"/></net>

<net id="2330"><net_src comp="2326" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2334"><net_src comp="1162" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="2336"><net_src comp="2331" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="2340"><net_src comp="195" pin="3"/><net_sink comp="2337" pin=0"/></net>

<net id="2341"><net_src comp="2337" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="2345"><net_src comp="202" pin="3"/><net_sink comp="2342" pin=0"/></net>

<net id="2346"><net_src comp="2342" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="2353"><net_src comp="1184" pin="2"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="2358"><net_src comp="1196" pin="3"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="2363"><net_src comp="1217" pin="3"/><net_sink comp="2360" pin=0"/></net>

<net id="2367"><net_src comp="1229" pin="1"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="2194" pin=1"/></net>

<net id="2372"><net_src comp="1253" pin="3"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="2377"><net_src comp="1271" pin="3"/><net_sink comp="2374" pin=0"/></net>

<net id="2378"><net_src comp="2374" pin="1"/><net_sink comp="2163" pin=1"/></net>

<net id="2382"><net_src comp="1283" pin="2"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="2202" pin=1"/></net>

<net id="2387"><net_src comp="1289" pin="1"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="2194" pin=0"/></net>

<net id="2392"><net_src comp="1293" pin="2"/><net_sink comp="2389" pin=0"/></net>

<net id="2396"><net_src comp="1307" pin="1"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="2172" pin=0"/></net>

<net id="2398"><net_src comp="2393" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2402"><net_src comp="239" pin="3"/><net_sink comp="2399" pin=0"/></net>

<net id="2403"><net_src comp="2399" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="2404"><net_src comp="2399" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2408"><net_src comp="246" pin="3"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="2410"><net_src comp="2405" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2414"><net_src comp="1331" pin="1"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2416"><net_src comp="2411" pin="1"/><net_sink comp="2243" pin=0"/></net>

<net id="2420"><net_src comp="255" pin="3"/><net_sink comp="2417" pin=0"/></net>

<net id="2421"><net_src comp="2417" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2425"><net_src comp="262" pin="3"/><net_sink comp="2422" pin=0"/></net>

<net id="2426"><net_src comp="2422" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2430"><net_src comp="1347" pin="1"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="2056" pin=1"/></net>

<net id="2435"><net_src comp="1367" pin="1"/><net_sink comp="2432" pin=0"/></net>

<net id="2436"><net_src comp="2432" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="2440"><net_src comp="1396" pin="1"/><net_sink comp="2437" pin=0"/></net>

<net id="2441"><net_src comp="2437" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="2445"><net_src comp="1425" pin="1"/><net_sink comp="2442" pin=0"/></net>

<net id="2446"><net_src comp="2442" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="2450"><net_src comp="1454" pin="1"/><net_sink comp="2447" pin=0"/></net>

<net id="2451"><net_src comp="2447" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="2455"><net_src comp="1493" pin="2"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2460"><net_src comp="1511" pin="2"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2465"><net_src comp="1551" pin="2"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="2028" pin=0"/></net>

<net id="2470"><net_src comp="1591" pin="2"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2475"><net_src comp="1735" pin="3"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2480"><net_src comp="1751" pin="3"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="2485"><net_src comp="1767" pin="3"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="2490"><net_src comp="1783" pin="3"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="2492"><net_src comp="2487" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="2493"><net_src comp="2487" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="2494"><net_src comp="2487" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="2498"><net_src comp="1828" pin="2"/><net_sink comp="2495" pin=0"/></net>

<net id="2502"><net_src comp="1854" pin="1"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="2507"><net_src comp="1880" pin="1"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="2512"><net_src comp="1907" pin="2"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="2517"><net_src comp="1935" pin="2"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="2140" pin=0"/></net>

<net id="2522"><net_src comp="1959" pin="3"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="2524"><net_src comp="2519" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="2525"><net_src comp="2519" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="2529"><net_src comp="1968" pin="3"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="2534"><net_src comp="2012" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2538"><net_src comp="792" pin="2"/><net_sink comp="2535" pin=0"/></net>

<net id="2539"><net_src comp="2535" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="2540"><net_src comp="2535" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="2544"><net_src comp="852" pin="2"/><net_sink comp="2541" pin=0"/></net>

<net id="2545"><net_src comp="2541" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="2549"><net_src comp="2050" pin="2"/><net_sink comp="2546" pin=0"/></net>

<net id="2553"><net_src comp="2071" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="2558"><net_src comp="729" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2559"><net_src comp="2555" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="2563"><net_src comp="735" pin="2"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="2568"><net_src comp="741" pin="2"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="2573"><net_src comp="747" pin="2"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="2578"><net_src comp="667" pin="2"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2583"><net_src comp="671" pin="2"/><net_sink comp="2580" pin=0"/></net>

<net id="2584"><net_src comp="2580" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="2585"><net_src comp="2580" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="2586"><net_src comp="2580" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="2587"><net_src comp="2580" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="2591"><net_src comp="677" pin="2"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="2596"><net_src comp="681" pin="2"/><net_sink comp="2593" pin=0"/></net>

<net id="2597"><net_src comp="2593" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="2601"><net_src comp="685" pin="2"/><net_sink comp="2598" pin=0"/></net>

<net id="2602"><net_src comp="2598" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="2606"><net_src comp="852" pin="2"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="2611"><net_src comp="2145" pin="2"/><net_sink comp="2608" pin=0"/></net>

<net id="2615"><net_src comp="667" pin="2"/><net_sink comp="2612" pin=0"/></net>

<net id="2616"><net_src comp="2612" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2620"><net_src comp="671" pin="2"/><net_sink comp="2617" pin=0"/></net>

<net id="2621"><net_src comp="2617" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="2622"><net_src comp="2617" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="2626"><net_src comp="677" pin="2"/><net_sink comp="2623" pin=0"/></net>

<net id="2627"><net_src comp="2623" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="2631"><net_src comp="2151" pin="2"/><net_sink comp="2628" pin=0"/></net>

<net id="2635"><net_src comp="2157" pin="2"/><net_sink comp="2632" pin=0"/></net>

<net id="2636"><net_src comp="2632" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="2640"><net_src comp="2163" pin="2"/><net_sink comp="2637" pin=0"/></net>

<net id="2644"><net_src comp="280" pin="3"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="2646"><net_src comp="2641" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2650"><net_src comp="287" pin="3"/><net_sink comp="2647" pin=0"/></net>

<net id="2651"><net_src comp="2647" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2652"><net_src comp="2647" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="2656"><net_src comp="294" pin="3"/><net_sink comp="2653" pin=0"/></net>

<net id="2657"><net_src comp="2653" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="2658"><net_src comp="2653" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2662"><net_src comp="301" pin="3"/><net_sink comp="2659" pin=0"/></net>

<net id="2663"><net_src comp="2659" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2664"><net_src comp="2659" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="2668"><net_src comp="2202" pin="2"/><net_sink comp="2665" pin=0"/></net>

<net id="2669"><net_src comp="2665" pin="1"/><net_sink comp="2223" pin=1"/></net>

<net id="2673"><net_src comp="2207" pin="2"/><net_sink comp="2670" pin=0"/></net>

<net id="2677"><net_src comp="2213" pin="2"/><net_sink comp="2674" pin=0"/></net>

<net id="2678"><net_src comp="2674" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="2682"><net_src comp="2223" pin="2"/><net_sink comp="2679" pin=0"/></net>

<net id="2686"><net_src comp="312" pin="3"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="2688"><net_src comp="2683" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="2692"><net_src comp="319" pin="3"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="2697"><net_src comp="326" pin="3"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="2699"><net_src comp="2694" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="2703"><net_src comp="333" pin="3"/><net_sink comp="2700" pin=0"/></net>

<net id="2704"><net_src comp="2700" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="2708"><net_src comp="122" pin="3"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="2710"><net_src comp="2705" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="2714"><net_src comp="129" pin="3"/><net_sink comp="2711" pin=0"/></net>

<net id="2715"><net_src comp="2711" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="2716"><net_src comp="2711" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="2720"><net_src comp="122" pin="7"/><net_sink comp="2717" pin=0"/></net>

<net id="2721"><net_src comp="2717" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="2722"><net_src comp="2717" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="2726"><net_src comp="129" pin="7"/><net_sink comp="2723" pin=0"/></net>

<net id="2727"><net_src comp="2723" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="2728"><net_src comp="2723" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="2732"><net_src comp="858" pin="2"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="458" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Qi_M_real | {3 7 76 79 }
	Port: Qi_M_imag | {3 7 77 79 }
	Port: Ri_M_real | {5 10 36 65 68 }
	Port: Ri_M_imag | {5 10 36 66 68 }
 - Input state : 
	Port: qrf_top_Loop_1_proc3 : Qi_M_real | {70 71 }
	Port: qrf_top_Loop_1_proc3 : Qi_M_imag | {70 71 }
	Port: qrf_top_Loop_1_proc3 : Ri_M_real | {12 13 59 60 }
	Port: qrf_top_Loop_1_proc3 : Ri_M_imag | {12 13 59 60 }
	Port: qrf_top_Loop_1_proc3 : A_M_real | {9 10 }
	Port: qrf_top_Loop_1_proc3 : A_M_imag | {9 10 }
  - Chain level:
	State 1
	State 2
		add_ln459 : 1
	State 3
		tmp_3 : 1
		zext_ln1027 : 2
		Qi_M_real_addr : 3
		Qi_M_imag_addr : 3
		add_ln459_1 : 1
		store_ln459 : 4
		store_ln459 : 4
		icmp_ln459 : 1
		br_ln459 : 2
		br_ln459 : 1
	State 4
		add_ln460 : 1
	State 5
		tmp_9 : 1
		zext_ln1027_1 : 2
		Ri_M_real_addr : 3
		Ri_M_imag_addr : 3
		add_ln460_1 : 1
		store_ln460 : 4
		store_ln460 : 4
		icmp_ln460 : 1
		br_ln460 : 2
		br_ln460 : 1
	State 6
		icmp_ln471 : 1
		r : 1
		br_ln471 : 2
		zext_ln1067 : 1
		tmp_5 : 1
		zext_ln1067_1 : 2
		add_ln1067 : 3
		zext_ln1067_2 : 4
		Qi_M_real_addr_1 : 5
		Qi_M_imag_addr_1 : 5
	State 7
		icmp_ln472 : 1
		c_2 : 1
		br_ln472 : 2
		icmp_ln474 : 1
		br_ln474 : 2
		zext_ln1067_3 : 1
		add_ln1067_1 : 2
		zext_ln1067_4 : 3
		Qi_M_real_addr_2 : 4
		Qi_M_imag_addr_2 : 4
		store_ln477 : 5
		store_ln477 : 5
		empty_63 : 1
	State 8
	State 9
		icmp_ln480 : 1
		c : 1
		br_ln480 : 2
		zext_ln482 : 1
		add_ln482 : 2
		zext_ln482_1 : 3
		A_M_real_addr : 4
		A_M_imag_addr : 4
		A_M_real_load : 5
		A_M_imag_load : 5
	State 10
		store_ln482 : 1
		store_ln482 : 1
		empty_62 : 1
	State 11
	State 12
		icmp_ln490 : 1
		zext_ln499 : 2
		icmp_ln486 : 1
		add_ln486 : 1
		br_ln486 : 2
		icmp_ln498 : 1
		select_ln486 : 2
		add_ln513_1 : 1
		icmp_ln490_1 : 2
		select_ln486_1 : 3
		zext_ln499_1 : 3
		zext_ln486 : 4
		sub_ln499 : 4
		sub_ln499_1 : 3
		select_ln486_2 : 5
		select_ln486_3 : 2
		zext_ln513 : 3
		add_ln513 : 1
		select_ln486_4 : 2
		zext_ln486_1 : 3
		xor_ln486 : 4
		zext_ln498 : 3
		icmp_ln499 : 6
		br_ln499 : 7
		add_ln503 : 3
		tmp_7 : 4
		zext_ln503 : 5
		add_ln503_1 : 6
		zext_ln503_1 : 7
		Ri_M_real_addr_2 : 8
		Ri_M_imag_addr_2 : 8
		p_r_M_real_1 : 9
		p_r_M_imag_1 : 9
		tmp_8 : 3
		zext_ln503_2 : 4
		add_ln503_2 : 5
		zext_ln503_3 : 6
		Ri_M_real_addr_3 : 7
		Ri_M_imag_addr_3 : 7
		p_r_M_real : 8
		p_r_M_imag : 8
	State 13
		p_Val2_39 : 1
		trunc_ln368_2 : 2
		trunc_ln189_2 : 2
		p_Result_26 : 3
		d1_4 : 4
		p_Val2_36 : 1
		trunc_ln368_3 : 2
		trunc_ln189_3 : 2
		p_Result_27 : 3
		d2_5 : 4
		p_Val2_37 : 1
		trunc_ln368_4 : 2
		trunc_ln189_4 : 2
		p_Result_28 : 3
		largest_9 : 4
		p_Val2_38 : 1
		trunc_ln368_5 : 2
		trunc_ln189_5 : 2
		p_Result_29 : 3
		d3_7 : 4
		tmp_13 : 2
		tmp_14 : 2
		icmp_ln179 : 3
		icmp_ln179_1 : 3
		or_ln179 : 4
		icmp_ln179_2 : 3
		icmp_ln179_3 : 3
		or_ln179_1 : 4
		and_ln179 : 4
		tmp_15 : 5
		and_ln179_2 : 4
		tmp_16 : 2
		icmp_ln179_4 : 3
		icmp_ln179_5 : 3
		or_ln179_2 : 4
		and_ln179_3 : 4
		tmp_17 : 5
		and_ln179_4 : 4
		tmp_18 : 2
		icmp_ln179_6 : 3
		icmp_ln179_7 : 3
		or_ln179_3 : 4
		and_ln179_5 : 4
		tmp_19 : 5
		and_ln179_6 : 4
		and_ln179_7 : 4
		and_ln179_1 : 4
		tmp_20 : 5
		and_ln184 : 4
		and_ln184_1 : 4
		tmp_21 : 5
		and_ln184_2 : 4
		and_ln184_3 : 4
		tmp_22 : 5
		and_ln184_4 : 4
		tmp_23 : 5
		and_ln189_4 : 4
		tmp_24 : 5
		and_ln189_5 : 4
		and_ln189_6 : 4
		tmp_25 : 5
		and_ln189_7 : 4
		and_ln189_8 : 4
		and_ln189_2 : 4
		d3_4 : 4
		largest_6 : 4
		d1 : 4
		xor_ln179 : 4
		and_ln184_5 : 4
		and_ln184_6 : 4
		and_ln184_7 : 4
		d1_3 : 4
		d2 : 4
		d2_4 : 4
		d3_5 : 5
		d3_6 : 4
		largest_7 : 5
		largest_8 : 4
		bitcast_ln201_1 : 5
		tmp_26 : 6
		trunc_ln201_1 : 6
		icmp_ln201_2 : 7
		icmp_ln201_3 : 7
		or_ln201_1 : 8
		tmp_27 : 5
		and_ln201_1 : 8
		br_ln201 : 8
		p_Val2_s : 1
		trunc_ln368 : 2
		trunc_ln189 : 2
		p_Result_30 : 3
		largest_10 : 4
		p_Val2_34 : 1
		trunc_ln368_1 : 2
		trunc_ln189_1 : 2
		p_Result_31 : 3
		d3 : 4
		tmp_1 : 2
		icmp_ln189 : 3
		icmp_ln189_1 : 3
		or_ln189 : 4
		tmp_2 : 5
		tmp_4 : 2
		icmp_ln189_2 : 3
		icmp_ln189_3 : 3
		or_ln189_1 : 4
		and_ln189_1 : 4
		tmp_10 : 5
		and_ln189_3 : 4
		and_ln189 : 4
		largest_1 : 4
		d3_1 : 4
		bitcast_ln201 : 5
		tmp_11 : 6
		trunc_ln201 : 6
		icmp_ln201 : 7
		icmp_ln201_1 : 7
		or_ln201 : 8
		tmp_12 : 5
		and_ln201 : 8
		br_ln201 : 8
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		s2_1 : 1
		s1_1 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		tmp_30 : 1
	State 29
		sqrt_mag_a_mag_b : 1
		and_ln284 : 1
		and_ln284_1 : 1
		and_ln284_3 : 1
		and_ln284_4 : 1
		and_ln284_5 : 1
		and_ln284_6 : 1
		and_ln284_2 : 1
		br_ln284 : 1
		tmp_i_i9 : 2
		tmp_3_i_i : 2
		tmp_5_i_i : 2
		tmp_i_i1 : 2
		tmp_5_i_i2 : 2
		p_Result_25 : 1
		c_tmp_M_real : 2
	State 30
		tmp_2_i_i : 1
		tmp_4_i_i : 1
		tmp_7_i_i : 1
		tmp_2_i_i2 : 1
		tmp_7_i_i2 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		tmp_M_real_1 : 1
		tmp_M_imag_3 : 1
		tmp_M_real_2 : 1
		s_tmp_M_imag : 1
		bitcast_ln155_3 : 2
		xor_ln155_1 : 3
		tmp_M_imag_4 : 3
		bitcast_ln155_5 : 2
		xor_ln155_2 : 3
		tmp_M_imag_6 : 3
		bitcast_ln444 : 2
		xor_ln444 : 3
		bitcast_ln444_1 : 3
		tmp_M_real : 1
		s_tmp_M_imag_2 : 1
		bitcast_ln155 : 2
		xor_ln155 : 3
		tmp_M_imag_2 : 3
		p_f_assign : 1
		p_r_M_imag_5 : 4
		p_r_M_real_6 : 2
		p_r_M_imag_3 : 4
		p_r_M_real_5 : 4
		p_r_M_real_3 : 2
		p_r_M_imag_2 : 4
		p_r_M_real_2 : 2
		store_ln506 : 2
		store_ln508 : 2
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		s2 : 1
		s1 : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		tmp_29 : 1
	State 52
		mag_M_real : 1
		and_ln306_1 : 1
		and_ln306_2 : 1
		and_ln306 : 1
		br_ln306 : 1
		tmp_i_i8 : 2
		tmp_3_i_i1 : 2
		tmp_5_i_i1 : 2
	State 53
		tmp_2_i_i1 : 1
		tmp_4_i_i1 : 1
		tmp_7_i_i1 : 1
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
		icmp_ln511 : 1
		k : 1
		br_ln511 : 2
		icmp_ln513 : 1
		br_ln513 : 2
		zext_ln114 : 1
		add_ln114 : 2
		zext_ln114_1 : 3
		Ri_M_real_addr_4 : 4
		add_ln114_2 : 2
		zext_ln114_2 : 3
		Ri_M_real_addr_5 : 4
		Ri_M_imag_addr_4 : 4
		Ri_M_imag_addr_5 : 4
		p_t_real : 5
		p_t_imag : 5
		p_t_real_1 : 5
		p_t_imag_1 : 5
	State 60
		tmp_i_i2_67 : 1
		tmp_i_i3 : 1
		tmp_1_i_i : 1
		tmp_2_i_i3 : 1
	State 61
		p_r_M_real_4 : 1
		p_r_M_imag_4 : 1
	State 62
		complex_M_real_writ : 1
		complex_M_imag_writ_2 : 1
	State 63
		p_r_M_real_7 : 1
		p_r_M_imag_6 : 1
	State 64
		complex_M_real_writ_2 : 1
		complex_M_imag_writ_4 : 1
	State 65
		store_ln116 : 1
	State 66
		store_ln116 : 1
	State 67
	State 68
		store_ln117 : 1
	State 69
		zext_ln521 : 1
		add_ln521_1 : 2
	State 70
		icmp_ln519 : 1
		k_1 : 1
		br_ln519 : 2
		zext_ln519 : 1
		icmp_ln521 : 2
		br_ln521 : 3
		zext_ln114_3 : 1
		add_ln114_3 : 2
		zext_ln114_4 : 3
		Qi_M_real_addr_3 : 4
		add_ln114_4 : 2
		zext_ln114_5 : 3
		Qi_M_real_addr_4 : 4
		Qi_M_imag_addr_3 : 4
		Qi_M_imag_addr_4 : 4
		p_t_real_2 : 5
		p_t_imag_2 : 5
		p_t_real_3 : 5
		p_t_imag_3 : 5
	State 71
		tmp_i_i6_72 : 1
		tmp_i_i7_73 : 1
		tmp_1_i_i4 : 1
		tmp_2_i_i7 : 1
	State 72
		p_r_M_real_8 : 1
		p_r_M_imag_7 : 1
	State 73
		complex_M_real_writ_4 : 1
		complex_M_imag_writ_6 : 1
	State 74
		p_r_M_real_9 : 1
		p_r_M_imag_8 : 1
	State 75
		complex_M_real_writ_6 : 1
		complex_M_imag_writ_8 : 1
	State 76
		store_ln116 : 1
	State 77
		store_ln116 : 1
	State 78
	State 79
		store_ln117 : 1
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_784       |    0    |   218   |   970   |
|   fdiv   |       grp_fu_788       |    0    |   218   |   970   |
|          |       grp_fu_792       |    0    |   218   |   970   |
|          |       grp_fu_799       |    0    |   218   |   970   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_694       |    3    |   128   |   320   |
|          |       grp_fu_699       |    3    |   128   |   320   |
|          |       grp_fu_704       |    3    |   128   |   320   |
|          |       grp_fu_717       |    3    |   128   |   320   |
|   fmul   |       grp_fu_723       |    3    |   128   |   320   |
|          |       grp_fu_729       |    3    |   128   |   320   |
|          |       grp_fu_735       |    3    |   128   |   320   |
|          |       grp_fu_741       |    3    |   128   |   320   |
|          |       grp_fu_747       |    3    |   128   |   320   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_807       |    0    |    66   |   239   |
|          |       grp_fu_811       |    0    |    66   |   239   |
|          |       grp_fu_815       |    0    |    66   |   239   |
|          |       grp_fu_819       |    0    |    66   |   239   |
|   fcmp   |      tmp_21_fu_823     |    0    |    66   |   239   |
|          |      tmp_22_fu_827     |    0    |    66   |   239   |
|          |      tmp_23_fu_831     |    0    |    66   |   239   |
|          |      tmp_24_fu_835     |    0    |    66   |   239   |
|          |      tmp_25_fu_839     |    0    |    66   |   239   |
|          |      tmp_27_fu_843     |    0    |    66   |   239   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_667       |    2    |   177   |   385   |
|          |       grp_fu_671       |    2    |   177   |   385   |
|   fadd   |       grp_fu_677       |    2    |   177   |   385   |
|          |       grp_fu_681       |    2    |   177   |   385   |
|          |       grp_fu_685       |    2    |   177   |   385   |
|----------|------------------------|---------|---------|---------|
|   fsqrt  |       grp_fu_852       |    0    |   168   |   588   |
|----------|------------------------|---------|---------|---------|
|          |  select_ln486_fu_1196  |    0    |    0    |    2    |
|          | select_ln486_1_fu_1217 |    0    |    0    |    2    |
|          | select_ln486_2_fu_1245 |    0    |    0    |    3    |
|          | select_ln486_3_fu_1253 |    0    |    0    |    3    |
|          | select_ln486_4_fu_1271 |    0    |    0    |    3    |
|          |      d3_4_fu_1687      |    0    |    0    |    32   |
|          |    largest_6_fu_1695   |    0    |    0    |    32   |
|          |       d1_fu_1703       |    0    |    0    |    32   |
|  select  |      d1_3_fu_1735      |    0    |    0    |    32   |
|          |       d2_fu_1743       |    0    |    0    |    32   |
|          |      d2_4_fu_1751      |    0    |    0    |    32   |
|          |      d3_5_fu_1759      |    0    |    0    |    32   |
|          |      d3_6_fu_1767      |    0    |    0    |    32   |
|          |    largest_7_fu_1775   |    0    |    0    |    32   |
|          |    largest_8_fu_1783   |    0    |    0    |    32   |
|          |    largest_1_fu_1959   |    0    |    0    |    32   |
|          |      d3_1_fu_1968      |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln459_fu_1018   |    0    |    0    |    8    |
|          |  icmp_ln459_1_fu_1024  |    0    |    0    |    8    |
|          |   icmp_ln460_fu_1056   |    0    |    0    |    8    |
|          |  icmp_ln460_1_fu_1062  |    0    |    0    |    8    |
|          |   icmp_ln471_fu_1068   |    0    |    0    |    9    |
|          |   icmp_ln472_fu_1108   |    0    |    0    |    9    |
|          |   icmp_ln474_fu_1120   |    0    |    0    |    9    |
|          |   icmp_ln480_fu_1141   |    0    |    0    |    9    |
|          |   icmp_ln490_fu_1168   |    0    |    0    |    9    |
|          |   icmp_ln486_fu_1178   |    0    |    0    |    9    |
|          |   icmp_ln498_fu_1190   |    0    |    0    |    8    |
|          |  icmp_ln490_1_fu_1211  |    0    |    0    |    9    |
|          |   icmp_ln499_fu_1293   |    0    |    0    |    9    |
|          |   icmp_ln179_fu_1481   |    0    |    0    |    11   |
|          |  icmp_ln179_1_fu_1487  |    0    |    0    |    18   |
|          |  icmp_ln179_2_fu_1499  |    0    |    0    |    11   |
|   icmp   |  icmp_ln179_3_fu_1505  |    0    |    0    |    18   |
|          |  icmp_ln179_4_fu_1539  |    0    |    0    |    11   |
|          |  icmp_ln179_5_fu_1545  |    0    |    0    |    18   |
|          |  icmp_ln179_6_fu_1579  |    0    |    0    |    11   |
|          |  icmp_ln179_7_fu_1585  |    0    |    0    |    18   |
|          |  icmp_ln201_2_fu_1810  |    0    |    0    |    11   |
|          |  icmp_ln201_3_fu_1816  |    0    |    0    |    18   |
|          |   icmp_ln189_fu_1895   |    0    |    0    |    11   |
|          |  icmp_ln189_1_fu_1901  |    0    |    0    |    18   |
|          |  icmp_ln189_2_fu_1923  |    0    |    0    |    11   |
|          |  icmp_ln189_3_fu_1929  |    0    |    0    |    18   |
|          |   icmp_ln201_fu_1994   |    0    |    0    |    11   |
|          |  icmp_ln201_1_fu_2000  |    0    |    0    |    18   |
|          |   icmp_ln511_fu_2151   |    0    |    0    |    9    |
|          |   icmp_ln513_fu_2163   |    0    |    0    |    9    |
|          |   icmp_ln519_fu_2207   |    0    |    0    |    9    |
|          |   icmp_ln521_fu_2223   |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_858       |    0    |    0    |    10   |
|          |    add_ln459_fu_992    |    0    |    0    |    10   |
|          |   add_ln459_1_fu_1012  |    0    |    0    |    10   |
|          |    add_ln460_fu_1030   |    0    |    0    |    10   |
|          |   add_ln460_1_fu_1050  |    0    |    0    |    10   |
|          |        r_fu_1074       |    0    |    0    |    12   |
|          |   add_ln1067_fu_1096   |    0    |    0    |    15   |
|          |       c_2_fu_1114      |    0    |    0    |    12   |
|          |  add_ln1067_1_fu_1130  |    0    |    0    |    15   |
|          |        c_fu_1147       |    0    |    0    |    12   |
|          |    add_ln482_fu_1157   |    0    |    0    |    15   |
|    add   |    add_ln486_fu_1184   |    0    |    0    |    13   |
|          |   add_ln513_1_fu_1205  |    0    |    0    |    12   |
|          |    add_ln513_fu_1265   |    0    |    0    |    12   |
|          |   add_ln503_1_fu_1311  |    0    |    0    |    13   |
|          |   add_ln503_2_fu_1335  |    0    |    0    |    13   |
|          |        k_fu_2157       |    0    |    0    |    12   |
|          |    add_ln114_fu_2172   |    0    |    0    |    13   |
|          |   add_ln114_2_fu_2183  |    0    |    0    |    13   |
|          |    add_ln521_fu_2194   |    0    |    0    |    10   |
|          |   add_ln521_1_fu_2202  |    0    |    0    |    39   |
|          |       k_1_fu_2213      |    0    |    0    |    12   |
|          |   add_ln114_3_fu_2232  |    0    |    0    |    13   |
|          |   add_ln114_4_fu_2243  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln486_fu_1283   |    0    |    0    |    3    |
|          |    xor_ln179_fu_1711   |    0    |    0    |    2    |
|    xor   |   xor_ln155_1_fu_2079  |    0    |    0    |    32   |
|          |   xor_ln155_2_fu_2094  |    0    |    0    |    32   |
|          |    xor_ln444_fu_2109   |    0    |    0    |    32   |
|          |    xor_ln155_fu_2124   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln179_fu_1517   |    0    |    0    |    2    |
|          |   and_ln179_2_fu_1523  |    0    |    0    |    2    |
|          |   and_ln179_3_fu_1557  |    0    |    0    |    2    |
|          |   and_ln179_4_fu_1563  |    0    |    0    |    2    |
|          |   and_ln179_5_fu_1597  |    0    |    0    |    2    |
|          |   and_ln179_6_fu_1603  |    0    |    0    |    2    |
|          |   and_ln179_7_fu_1609  |    0    |    0    |    2    |
|          |   and_ln179_1_fu_1615  |    0    |    0    |    2    |
|          |    and_ln184_fu_1621   |    0    |    0    |    2    |
|          |   and_ln184_1_fu_1627  |    0    |    0    |    2    |
|          |   and_ln184_2_fu_1633  |    0    |    0    |    2    |
|          |   and_ln184_3_fu_1639  |    0    |    0    |    2    |
|          |   and_ln184_4_fu_1645  |    0    |    0    |    2    |
|          |   and_ln189_4_fu_1651  |    0    |    0    |    2    |
|          |   and_ln189_5_fu_1657  |    0    |    0    |    2    |
|          |   and_ln189_6_fu_1663  |    0    |    0    |    2    |
|          |   and_ln189_7_fu_1669  |    0    |    0    |    2    |
|          |   and_ln189_8_fu_1675  |    0    |    0    |    2    |
|    and   |   and_ln189_2_fu_1681  |    0    |    0    |    2    |
|          |   and_ln184_5_fu_1717  |    0    |    0    |    2    |
|          |   and_ln184_6_fu_1723  |    0    |    0    |    2    |
|          |   and_ln184_7_fu_1729  |    0    |    0    |    2    |
|          |   and_ln201_1_fu_1828  |    0    |    0    |    2    |
|          |   and_ln189_1_fu_1941  |    0    |    0    |    2    |
|          |   and_ln189_3_fu_1947  |    0    |    0    |    2    |
|          |    and_ln189_fu_1953   |    0    |    0    |    2    |
|          |    and_ln201_fu_2012   |    0    |    0    |    2    |
|          |    and_ln284_fu_2018   |    0    |    0    |    2    |
|          |   and_ln284_1_fu_2023  |    0    |    0    |    2    |
|          |   and_ln284_3_fu_2028  |    0    |    0    |    2    |
|          |   and_ln284_4_fu_2033  |    0    |    0    |    2    |
|          |   and_ln284_5_fu_2038  |    0    |    0    |    2    |
|          |   and_ln284_6_fu_2044  |    0    |    0    |    2    |
|          |   and_ln284_2_fu_2050  |    0    |    0    |    2    |
|          |   and_ln306_1_fu_2135  |    0    |    0    |    2    |
|          |   and_ln306_2_fu_2140  |    0    |    0    |    2    |
|          |    and_ln306_fu_2145   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    sub   |    sub_ln499_fu_1233   |    0    |    0    |    12   |
|          |   sub_ln499_1_fu_1239  |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    or_ln179_fu_1493    |    0    |    0    |    2    |
|          |   or_ln179_1_fu_1511   |    0    |    0    |    2    |
|          |   or_ln179_2_fu_1551   |    0    |    0    |    2    |
|    or    |   or_ln179_3_fu_1591   |    0    |    0    |    2    |
|          |   or_ln201_1_fu_1822   |    0    |    0    |    2    |
|          |    or_ln189_fu_1907    |    0    |    0    |    2    |
|          |   or_ln189_1_fu_1935   |    0    |    0    |    2    |
|          |    or_ln201_fu_2006    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_3_fu_998      |    0    |    0    |    0    |
|          |      tmp_9_fu_1036     |    0    |    0    |    0    |
|          |      tmp_5_fu_1084     |    0    |    0    |    0    |
|          |      tmp_7_fu_1299     |    0    |    0    |    0    |
|          |      tmp_8_fu_1323     |    0    |    0    |    0    |
|bitconcatenate|   p_Result_26_fu_1359  |    0    |    0    |    0    |
|          |   p_Result_27_fu_1388  |    0    |    0    |    0    |
|          |   p_Result_28_fu_1417  |    0    |    0    |    0    |
|          |   p_Result_29_fu_1446  |    0    |    0    |    0    |
|          |   p_Result_30_fu_1846  |    0    |    0    |    0    |
|          |   p_Result_31_fu_1872  |    0    |    0    |    0    |
|          |   p_Result_25_fu_2063  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln1027_fu_1006  |    0    |    0    |    0    |
|          |  zext_ln1027_1_fu_1044 |    0    |    0    |    0    |
|          |   zext_ln1067_fu_1080  |    0    |    0    |    0    |
|          |  zext_ln1067_1_fu_1092 |    0    |    0    |    0    |
|          |  zext_ln1067_2_fu_1102 |    0    |    0    |    0    |
|          |  zext_ln1067_3_fu_1126 |    0    |    0    |    0    |
|          |  zext_ln1067_4_fu_1135 |    0    |    0    |    0    |
|          |   zext_ln482_fu_1153   |    0    |    0    |    0    |
|          |  zext_ln482_1_fu_1162  |    0    |    0    |    0    |
|          |   zext_ln499_fu_1174   |    0    |    0    |    0    |
|          |  zext_ln499_1_fu_1225  |    0    |    0    |    0    |
|          |   zext_ln486_fu_1229   |    0    |    0    |    0    |
|          |   zext_ln513_fu_1261   |    0    |    0    |    0    |
|   zext   |  zext_ln486_1_fu_1279  |    0    |    0    |    0    |
|          |   zext_ln498_fu_1289   |    0    |    0    |    0    |
|          |   zext_ln503_fu_1307   |    0    |    0    |    0    |
|          |  zext_ln503_1_fu_1317  |    0    |    0    |    0    |
|          |  zext_ln503_2_fu_1331  |    0    |    0    |    0    |
|          |  zext_ln503_3_fu_1341  |    0    |    0    |    0    |
|          |   zext_ln114_fu_2168   |    0    |    0    |    0    |
|          |  zext_ln114_1_fu_2177  |    0    |    0    |    0    |
|          |  zext_ln114_2_fu_2188  |    0    |    0    |    0    |
|          |   zext_ln521_fu_2198   |    0    |    0    |    0    |
|          |   zext_ln519_fu_2219   |    0    |    0    |    0    |
|          |  zext_ln114_3_fu_2228  |    0    |    0    |    0    |
|          |  zext_ln114_4_fu_2237  |    0    |    0    |    0    |
|          |  zext_ln114_5_fu_2248  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |  trunc_ln368_2_fu_1351 |    0    |    0    |    0    |
|          |  trunc_ln189_2_fu_1355 |    0    |    0    |    0    |
|          |  trunc_ln368_3_fu_1380 |    0    |    0    |    0    |
|          |  trunc_ln189_3_fu_1384 |    0    |    0    |    0    |
|          |  trunc_ln368_4_fu_1409 |    0    |    0    |    0    |
|          |  trunc_ln189_4_fu_1413 |    0    |    0    |    0    |
|   trunc  |  trunc_ln368_5_fu_1438 |    0    |    0    |    0    |
|          |  trunc_ln189_5_fu_1442 |    0    |    0    |    0    |
|          |  trunc_ln201_1_fu_1806 |    0    |    0    |    0    |
|          |   trunc_ln368_fu_1838  |    0    |    0    |    0    |
|          |   trunc_ln189_fu_1842  |    0    |    0    |    0    |
|          |  trunc_ln368_1_fu_1864 |    0    |    0    |    0    |
|          |  trunc_ln189_1_fu_1868 |    0    |    0    |    0    |
|          |   trunc_ln201_fu_1990  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_13_fu_1461     |    0    |    0    |    0    |
|          |     tmp_14_fu_1471     |    0    |    0    |    0    |
|          |     tmp_16_fu_1529     |    0    |    0    |    0    |
|partselect|     tmp_18_fu_1569     |    0    |    0    |    0    |
|          |     tmp_26_fu_1796     |    0    |    0    |    0    |
|          |      tmp_1_fu_1885     |    0    |    0    |    0    |
|          |      tmp_4_fu_1913     |    0    |    0    |    0    |
|          |     tmp_11_fu_1980     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|   p_Result_s_fu_2056   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    37   |   3737  |  13015  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  A_M_imag_addr_reg_2342 |    4   |
|  A_M_real_addr_reg_2337 |    4   |
|Qi_M_imag_addr_1_reg_2306|    4   |
|Qi_M_imag_addr_3_reg_2694|    4   |
|Qi_M_imag_addr_4_reg_2700|    4   |
|Qi_M_real_addr_1_reg_2301|    4   |
|Qi_M_real_addr_3_reg_2683|    4   |
|Qi_M_real_addr_4_reg_2689|    4   |
|Ri_M_imag_addr_2_reg_2405|    4   |
|Ri_M_imag_addr_3_reg_2422|    4   |
|Ri_M_imag_addr_4_reg_2653|    4   |
|Ri_M_imag_addr_5_reg_2659|    4   |
|Ri_M_real_addr_2_reg_2399|    4   |
|Ri_M_real_addr_3_reg_2417|    4   |
|Ri_M_real_addr_4_reg_2641|    4   |
|Ri_M_real_addr_5_reg_2647|    4   |
|   add_ln459_1_reg_2259  |    2   |
|    add_ln459_reg_2254   |    2   |
|   add_ln460_1_reg_2275  |    2   |
|    add_ln460_reg_2270   |    2   |
|    add_ln486_reg_2350   |    4   |
|   add_ln521_1_reg_2665  |   32   |
|   and_ln201_1_reg_2495  |    1   |
|    and_ln201_reg_2531   |    1   |
|   and_ln284_2_reg_2546  |    1   |
|    and_ln306_reg_2608   |    1   |
|     c12_0_i_reg_421     |    3   |
|      c_0_i_reg_410      |    3   |
|       c_2_reg_2314      |    3   |
|        c_reg_2326       |    3   |
|  c_tmp_M_real_reg_2550  |   32   |
|      d1_3_reg_2472      |   32   |
|      d1_4_reg_2432      |   32   |
|      d2_4_reg_2477      |   32   |
|      d2_5_reg_2437      |   32   |
|      d3_1_reg_2526      |   32   |
|      d3_6_reg_2482      |   32   |
|      d3_7_reg_2447      |   32   |
|       d3_reg_2504       |   32   |
|      i_0_i_reg_454      |    2   |
|        i_reg_2729       |    2   |
|   icmp_ln471_reg_2286   |    1   |
|   icmp_ln480_reg_2322   |    1   |
|   icmp_ln499_reg_2389   |    1   |
|   icmp_ln511_reg_2628   |    1   |
|   icmp_ln513_reg_2637   |    1   |
|   icmp_ln519_reg_2670   |    1   |
|   icmp_ln521_reg_2679   |    1   |
|  indvar_flatten_reg_432 |    4   |
|      j_0_i_reg_443      |    3   |
|     k13_0_i_reg_656     |    3   |
|      k_0_i_reg_645      |    3   |
|       k_1_reg_2674      |    3   |
|        k_reg_2632       |    3   |
|   largest_10_reg_2499   |   32   |
|    largest_1_reg_2519   |   32   |
|    largest_8_reg_2487   |   32   |
|    largest_9_reg_2442   |   32   |
|    mag_M_real_reg_632   |   32   |
|   or_ln179_1_reg_2457   |    1   |
|   or_ln179_2_reg_2462   |    1   |
|   or_ln179_3_reg_2467   |    1   |
|    or_ln179_reg_2452    |    1   |
|   or_ln189_1_reg_2514   |    1   |
|    or_ln189_reg_2509    |    1   |
|    p_Val2_39_reg_2427   |   32   |
|    p_f_assign_reg_541   |   32   |
|   p_r_M_imag_2_reg_609  |   32   |
|   p_r_M_imag_3_reg_575  |   32   |
|   p_r_M_imag_5_reg_552  |   32   |
|   p_r_M_real_2_reg_620  |   32   |
|   p_r_M_real_3_reg_597  |   32   |
|   p_r_M_real_5_reg_586  |   32   |
|   p_r_M_real_6_reg_563  |   32   |
|   p_t_imag_2_reg_2711   |   32   |
|   p_t_imag_3_reg_2723   |   32   |
|   p_t_real_2_reg_2705   |   32   |
|   p_t_real_3_reg_2717   |   32   |
|   phi_ln459_1_reg_364   |    2   |
|    phi_ln459_reg_352    |    2   |
|   phi_ln460_1_reg_387   |    2   |
|    phi_ln460_reg_375    |    2   |
|      r_0_i_reg_398      |    3   |
|        r_reg_2290       |    3   |
|         reg_863         |   32   |
|         reg_871         |   32   |
|         reg_879         |   32   |
|         reg_889         |   32   |
|         reg_899         |   32   |
|         reg_905         |   32   |
|         reg_911         |   32   |
|         reg_917         |   32   |
|         reg_924         |   32   |
|         reg_931         |   32   |
|         reg_938         |   32   |
|         reg_944         |   32   |
|         reg_951         |   32   |
|         reg_956         |   32   |
|         reg_961         |   32   |
|         reg_966         |   32   |
|         reg_971         |   32   |
|         reg_976         |   32   |
|         reg_981         |   32   |
|         reg_986         |   32   |
|  s_tmp_M_imag_2_reg_530 |   32   |
|   s_tmp_M_imag_reg_508  |   32   |
| select_ln486_1_reg_2360 |    1   |
| select_ln486_3_reg_2369 |    3   |
| select_ln486_4_reg_2374 |    3   |
|  select_ln486_reg_2355  |    2   |
| sqrt_mag_a_mag_b_reg_465|   32   |
|   tmp_2_i_i1_reg_2612   |   32   |
|   tmp_2_i_i2_reg_2593   |   32   |
|    tmp_2_i_i_reg_2575   |   32   |
|   tmp_4_i_i1_reg_2617   |   32   |
|    tmp_4_i_i_reg_2580   |   32   |
|   tmp_5_i_i2_reg_2565   |   32   |
|   tmp_6_i_i2_reg_2570   |   32   |
|   tmp_7_i_i1_reg_2623   |   32   |
|   tmp_7_i_i2_reg_2598   |   32   |
|    tmp_7_i_i_reg_2588   |   32   |
|   tmp_M_imag_3_reg_486  |   32   |
|   tmp_M_real_1_reg_477  |   32   |
|   tmp_M_real_2_reg_497  |   32   |
|    tmp_M_real_reg_519   |   32   |
|    tmp_i_i1_reg_2555    |   32   |
|    tmp_i_i2_reg_2560    |   32   |
|    tmp_i_i7_reg_2603    |   32   |
|     tmp_i_i_reg_2541    |   32   |
|      x3_1_reg_2535      |   32   |
|    xor_ln486_reg_2379   |   32   |
|  zext_ln1067_1_reg_2295 |    6   |
|  zext_ln482_1_reg_2331  |   64   |
|   zext_ln486_reg_2364   |    3   |
|   zext_ln498_reg_2384   |    3   |
|  zext_ln503_2_reg_2411  |    5   |
|   zext_ln503_reg_2393   |    5   |
+-------------------------+--------+
|          Total          |  2509  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_122    |  p0  |   5  |   4  |   20   ||    27   |
|     grp_access_fu_122    |  p1  |   2  |  32  |   64   |
|     grp_access_fu_122    |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_122    |  p4  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_129    |  p0  |   5  |   4  |   20   ||    27   |
|     grp_access_fu_129    |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_150    |  p0  |   7  |   4  |   28   ||    38   |
|     grp_access_fu_150    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_access_fu_150    |  p2  |   6  |   0  |    0   ||    33   |
|     grp_access_fu_150    |  p4  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_157    |  p0  |   7  |   4  |   28   ||    38   |
|     grp_access_fu_157    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_access_fu_157    |  p2  |   6  |   0  |    0   ||    33   |
|     grp_access_fu_157    |  p4  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_209    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_215    |  p0  |   2  |   4  |    8   ||    9    |
|     phi_ln459_reg_352    |  p0  |   2  |   2  |    4   ||    9    |
|     phi_ln460_reg_375    |  p0  |   2  |   2  |    4   ||    9    |
|       r_0_i_reg_398      |  p0  |   2  |   3  |    6   ||    9    |
| sqrt_mag_a_mag_b_reg_465 |  p0  |   2  |  32  |   64   ||    9    |
|    mag_M_real_reg_632    |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_667        |  p0  |   6  |  32  |   192  ||    33   |
|        grp_fu_667        |  p1  |   6  |  32  |   192  ||    33   |
|        grp_fu_671        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_671        |  p1  |   6  |  32  |   192  ||    27   |
|        grp_fu_677        |  p0  |   7  |  32  |   224  ||    38   |
|        grp_fu_677        |  p1  |   7  |  32  |   224  ||    38   |
|        grp_fu_681        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_681        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_685        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_685        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_694        |  p0  |   9  |  32  |   288  ||    44   |
|        grp_fu_694        |  p1  |  12  |  32  |   384  ||    53   |
|        grp_fu_699        |  p0  |   6  |  32  |   192  ||    33   |
|        grp_fu_699        |  p1  |   8  |  32  |   256  ||    41   |
|        grp_fu_704        |  p0  |   6  |  32  |   192  ||    33   |
|        grp_fu_704        |  p1  |   9  |  32  |   288  ||    44   |
|        grp_fu_717        |  p0  |   6  |  32  |   192  ||    33   |
|        grp_fu_717        |  p1  |   8  |  32  |   256  ||    41   |
|        grp_fu_723        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_784        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_784        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_788        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_788        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_792        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_792        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_807        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_807        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_811        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_811        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_815        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_815        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_819        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_819        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_858        |  p0  |   2  |   2  |    4   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  5402  ||  102.09 ||   1122  |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   37   |    -   |  3737  |  13015 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   102  |    -   |  1122  |
|  Register |    -   |    -   |  2509  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   37   |   102  |  6246  |  14137 |
+-----------+--------+--------+--------+--------+
