[{"commit":{"message":"Address review comments. Refine."},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp"}],"sha":"135123cb238ed2b603260cca4aa1280dab47c8d7"},{"commit":{"message":"Merge from the main branch"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp"}],"sha":"252bf9ef91d05a392763ce6912f6a211e319c0d1"},{"commit":{"message":"Add cmpxchg_barrier helper\n\nChange-Id: I17acf999140f0c1decb256de8291361c568a4ff8"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp"}],"sha":"092c92e904d3862b2772e8b229782b940e4dcbd1"},{"commit":{"message":"Add comment\n\nSigned-off-by: Samuel Chee <samche01@arm.com>\nChange-Id: I9793ed6ffdff6c044552d069af23620d178f2284"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"}],"sha":"8eb9096ddf71a81da3a0c2ddb69c336d5d76330a"},{"commit":{"message":"Add back in dmb membar for non-LSE\n\nChange-Id: Ie64565420a1758d3191eaebed82c80584ce54ef6"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"}],"sha":"181ce0b7719b8cb4e5237780ec4bffd7481f9574"},{"commit":{"message":"8360654: AArch64: Remove redundant dmb from C1 compareAndSet\n\nChange-Id: I79a0079fc2d3d90eeb671b6ed73d963968d4fa53"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"}],"sha":"577e9a20736f31ce6aad94535012505f5a19f478"}]