# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5389 \
    name dp_matrix_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_15 \
    op interface \
    ports { dp_matrix_V_15_address0 { O 8 vector } dp_matrix_V_15_ce0 { O 1 bit } dp_matrix_V_15_we0 { O 1 bit } dp_matrix_V_15_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5390 \
    name dp_matrix_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_14 \
    op interface \
    ports { dp_matrix_V_14_address0 { O 8 vector } dp_matrix_V_14_ce0 { O 1 bit } dp_matrix_V_14_we0 { O 1 bit } dp_matrix_V_14_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5391 \
    name dp_matrix_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_13 \
    op interface \
    ports { dp_matrix_V_13_address0 { O 8 vector } dp_matrix_V_13_ce0 { O 1 bit } dp_matrix_V_13_we0 { O 1 bit } dp_matrix_V_13_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5392 \
    name dp_matrix_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_12 \
    op interface \
    ports { dp_matrix_V_12_address0 { O 8 vector } dp_matrix_V_12_ce0 { O 1 bit } dp_matrix_V_12_we0 { O 1 bit } dp_matrix_V_12_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5393 \
    name dp_matrix_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_11 \
    op interface \
    ports { dp_matrix_V_11_address0 { O 8 vector } dp_matrix_V_11_ce0 { O 1 bit } dp_matrix_V_11_we0 { O 1 bit } dp_matrix_V_11_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5394 \
    name dp_matrix_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_10 \
    op interface \
    ports { dp_matrix_V_10_address0 { O 8 vector } dp_matrix_V_10_ce0 { O 1 bit } dp_matrix_V_10_we0 { O 1 bit } dp_matrix_V_10_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5395 \
    name dp_matrix_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_9 \
    op interface \
    ports { dp_matrix_V_9_address0 { O 8 vector } dp_matrix_V_9_ce0 { O 1 bit } dp_matrix_V_9_we0 { O 1 bit } dp_matrix_V_9_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5396 \
    name dp_matrix_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_8 \
    op interface \
    ports { dp_matrix_V_8_address0 { O 8 vector } dp_matrix_V_8_ce0 { O 1 bit } dp_matrix_V_8_we0 { O 1 bit } dp_matrix_V_8_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5397 \
    name dp_matrix_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_7 \
    op interface \
    ports { dp_matrix_V_7_address0 { O 8 vector } dp_matrix_V_7_ce0 { O 1 bit } dp_matrix_V_7_we0 { O 1 bit } dp_matrix_V_7_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5398 \
    name dp_matrix_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_6 \
    op interface \
    ports { dp_matrix_V_6_address0 { O 8 vector } dp_matrix_V_6_ce0 { O 1 bit } dp_matrix_V_6_we0 { O 1 bit } dp_matrix_V_6_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5399 \
    name dp_matrix_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_5 \
    op interface \
    ports { dp_matrix_V_5_address0 { O 8 vector } dp_matrix_V_5_ce0 { O 1 bit } dp_matrix_V_5_we0 { O 1 bit } dp_matrix_V_5_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5400 \
    name dp_matrix_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_4 \
    op interface \
    ports { dp_matrix_V_4_address0 { O 8 vector } dp_matrix_V_4_ce0 { O 1 bit } dp_matrix_V_4_we0 { O 1 bit } dp_matrix_V_4_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5401 \
    name dp_matrix_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_3 \
    op interface \
    ports { dp_matrix_V_3_address0 { O 8 vector } dp_matrix_V_3_ce0 { O 1 bit } dp_matrix_V_3_we0 { O 1 bit } dp_matrix_V_3_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5402 \
    name dp_matrix_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_2 \
    op interface \
    ports { dp_matrix_V_2_address0 { O 8 vector } dp_matrix_V_2_ce0 { O 1 bit } dp_matrix_V_2_we0 { O 1 bit } dp_matrix_V_2_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5403 \
    name dp_matrix_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_1 \
    op interface \
    ports { dp_matrix_V_1_address0 { O 8 vector } dp_matrix_V_1_ce0 { O 1 bit } dp_matrix_V_1_we0 { O 1 bit } dp_matrix_V_1_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5420 \
    name dp_matrix_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V \
    op interface \
    ports { dp_matrix_V_address0 { O 8 vector } dp_matrix_V_ce0 { O 1 bit } dp_matrix_V_we0 { O 1 bit } dp_matrix_V_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5421 \
    name query_string_comp_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename query_string_comp_7 \
    op interface \
    ports { query_string_comp_7_address0 { O 6 vector } query_string_comp_7_ce0 { O 1 bit } query_string_comp_7_q0 { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'query_string_comp_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5486 \
    name last_pe_score_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_score_7 \
    op interface \
    ports { last_pe_score_7_address0 { O 6 vector } last_pe_score_7_ce0 { O 1 bit } last_pe_score_7_we0 { O 1 bit } last_pe_score_7_d0 { O 10 vector } last_pe_score_7_address1 { O 6 vector } last_pe_score_7_ce1 { O 1 bit } last_pe_score_7_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_score_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5487 \
    name last_pe_scoreIx_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_scoreIx_7 \
    op interface \
    ports { last_pe_scoreIx_7_address0 { O 6 vector } last_pe_scoreIx_7_ce0 { O 1 bit } last_pe_scoreIx_7_we0 { O 1 bit } last_pe_scoreIx_7_d0 { O 10 vector } last_pe_scoreIx_7_address1 { O 6 vector } last_pe_scoreIx_7_ce1 { O 1 bit } last_pe_scoreIx_7_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_scoreIx_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5325 \
    name dp_mem_7_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_0_load \
    op interface \
    ports { dp_mem_7_2_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5326 \
    name Ix_mem_7_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_0_load \
    op interface \
    ports { Ix_mem_7_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5327 \
    name Iy_mem_7_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_0_load \
    op interface \
    ports { Iy_mem_7_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5328 \
    name dp_mem_7_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_1_load \
    op interface \
    ports { dp_mem_7_2_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5329 \
    name Ix_mem_7_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_1_load \
    op interface \
    ports { Ix_mem_7_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5330 \
    name Iy_mem_7_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_1_load \
    op interface \
    ports { Iy_mem_7_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5331 \
    name dp_mem_7_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_2_load \
    op interface \
    ports { dp_mem_7_2_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5332 \
    name Ix_mem_7_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_2_load \
    op interface \
    ports { Ix_mem_7_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5333 \
    name Iy_mem_7_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_2_load \
    op interface \
    ports { Iy_mem_7_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5334 \
    name dp_mem_7_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_3_load \
    op interface \
    ports { dp_mem_7_2_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5335 \
    name Ix_mem_7_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_3_load \
    op interface \
    ports { Ix_mem_7_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5336 \
    name Iy_mem_7_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_3_load \
    op interface \
    ports { Iy_mem_7_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5337 \
    name dp_mem_7_2_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_4_load \
    op interface \
    ports { dp_mem_7_2_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5338 \
    name Ix_mem_7_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_4_load \
    op interface \
    ports { Ix_mem_7_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5339 \
    name Iy_mem_7_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_4_load \
    op interface \
    ports { Iy_mem_7_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5340 \
    name dp_mem_7_2_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_5_load \
    op interface \
    ports { dp_mem_7_2_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5341 \
    name Ix_mem_7_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_5_load \
    op interface \
    ports { Ix_mem_7_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5342 \
    name Iy_mem_7_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_5_load \
    op interface \
    ports { Iy_mem_7_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5343 \
    name dp_mem_7_2_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_6_load \
    op interface \
    ports { dp_mem_7_2_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5344 \
    name Ix_mem_7_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_6_load \
    op interface \
    ports { Ix_mem_7_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5345 \
    name Iy_mem_7_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_6_load \
    op interface \
    ports { Iy_mem_7_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5346 \
    name dp_mem_7_2_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_7_load \
    op interface \
    ports { dp_mem_7_2_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5347 \
    name Ix_mem_7_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_7_load \
    op interface \
    ports { Ix_mem_7_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5348 \
    name Iy_mem_7_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_7_load \
    op interface \
    ports { Iy_mem_7_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5349 \
    name dp_mem_7_2_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_8_load \
    op interface \
    ports { dp_mem_7_2_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5350 \
    name Ix_mem_7_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_8_load \
    op interface \
    ports { Ix_mem_7_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5351 \
    name Iy_mem_7_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_8_load \
    op interface \
    ports { Iy_mem_7_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5352 \
    name dp_mem_7_2_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_9_load \
    op interface \
    ports { dp_mem_7_2_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5353 \
    name Ix_mem_7_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_9_load \
    op interface \
    ports { Ix_mem_7_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5354 \
    name Iy_mem_7_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_9_load \
    op interface \
    ports { Iy_mem_7_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5355 \
    name dp_mem_7_2_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_10_load \
    op interface \
    ports { dp_mem_7_2_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5356 \
    name Ix_mem_7_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_10_load \
    op interface \
    ports { Ix_mem_7_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5357 \
    name Iy_mem_7_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_10_load \
    op interface \
    ports { Iy_mem_7_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5358 \
    name dp_mem_7_2_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_11_load \
    op interface \
    ports { dp_mem_7_2_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5359 \
    name Ix_mem_7_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_11_load \
    op interface \
    ports { Ix_mem_7_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5360 \
    name Iy_mem_7_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_11_load \
    op interface \
    ports { Iy_mem_7_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5361 \
    name dp_mem_7_2_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_12_load \
    op interface \
    ports { dp_mem_7_2_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5362 \
    name Ix_mem_7_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_12_load \
    op interface \
    ports { Ix_mem_7_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5363 \
    name Iy_mem_7_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_12_load \
    op interface \
    ports { Iy_mem_7_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5364 \
    name dp_mem_7_2_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_13_load \
    op interface \
    ports { dp_mem_7_2_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5365 \
    name Ix_mem_7_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_13_load \
    op interface \
    ports { Ix_mem_7_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5366 \
    name Iy_mem_7_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_13_load \
    op interface \
    ports { Iy_mem_7_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5367 \
    name dp_mem_7_2_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_14_load \
    op interface \
    ports { dp_mem_7_2_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5368 \
    name Ix_mem_7_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_14_load \
    op interface \
    ports { Ix_mem_7_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5369 \
    name Iy_mem_7_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_14_load \
    op interface \
    ports { Iy_mem_7_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5370 \
    name dp_mem_7_2_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_15_load \
    op interface \
    ports { dp_mem_7_2_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5371 \
    name Ix_mem_7_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_15_load \
    op interface \
    ports { Ix_mem_7_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5372 \
    name Iy_mem_7_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_15_load \
    op interface \
    ports { Iy_mem_7_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5373 \
    name local_query_V_213_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_213_reload \
    op interface \
    ports { local_query_V_213_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5374 \
    name local_query_V_212_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_212_reload \
    op interface \
    ports { local_query_V_212_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5375 \
    name local_query_V_211_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_211_reload \
    op interface \
    ports { local_query_V_211_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5376 \
    name local_query_V_210_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_210_reload \
    op interface \
    ports { local_query_V_210_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5377 \
    name local_query_V_209_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_209_reload \
    op interface \
    ports { local_query_V_209_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5378 \
    name local_query_V_208_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_208_reload \
    op interface \
    ports { local_query_V_208_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5379 \
    name local_query_V_207_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_207_reload \
    op interface \
    ports { local_query_V_207_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5380 \
    name local_query_V_206_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_206_reload \
    op interface \
    ports { local_query_V_206_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5381 \
    name local_query_V_205_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_205_reload \
    op interface \
    ports { local_query_V_205_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5382 \
    name local_query_V_204_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_204_reload \
    op interface \
    ports { local_query_V_204_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5383 \
    name local_query_V_203_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_203_reload \
    op interface \
    ports { local_query_V_203_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5384 \
    name local_query_V_202_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_202_reload \
    op interface \
    ports { local_query_V_202_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5385 \
    name local_query_V_201_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_201_reload \
    op interface \
    ports { local_query_V_201_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5386 \
    name local_query_V_200_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_200_reload \
    op interface \
    ports { local_query_V_200_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5387 \
    name local_query_V_199_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_199_reload \
    op interface \
    ports { local_query_V_199_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5388 \
    name local_query_V_198_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_198_reload \
    op interface \
    ports { local_query_V_198_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5404 \
    name dp_mem_7_1_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_0 \
    op interface \
    ports { dp_mem_7_1_0_i { I 10 vector } dp_mem_7_1_0_o { O 10 vector } dp_mem_7_1_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5405 \
    name dp_mem_7_1_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_1 \
    op interface \
    ports { dp_mem_7_1_1_i { I 10 vector } dp_mem_7_1_1_o { O 10 vector } dp_mem_7_1_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5406 \
    name dp_mem_7_1_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_2 \
    op interface \
    ports { dp_mem_7_1_2_i { I 10 vector } dp_mem_7_1_2_o { O 10 vector } dp_mem_7_1_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5407 \
    name dp_mem_7_1_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_3 \
    op interface \
    ports { dp_mem_7_1_3_i { I 10 vector } dp_mem_7_1_3_o { O 10 vector } dp_mem_7_1_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5408 \
    name dp_mem_7_1_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_4 \
    op interface \
    ports { dp_mem_7_1_4_i { I 10 vector } dp_mem_7_1_4_o { O 10 vector } dp_mem_7_1_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5409 \
    name dp_mem_7_1_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_5 \
    op interface \
    ports { dp_mem_7_1_5_i { I 10 vector } dp_mem_7_1_5_o { O 10 vector } dp_mem_7_1_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5410 \
    name dp_mem_7_1_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_6 \
    op interface \
    ports { dp_mem_7_1_6_i { I 10 vector } dp_mem_7_1_6_o { O 10 vector } dp_mem_7_1_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5411 \
    name dp_mem_7_1_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_7 \
    op interface \
    ports { dp_mem_7_1_7_i { I 10 vector } dp_mem_7_1_7_o { O 10 vector } dp_mem_7_1_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5412 \
    name dp_mem_7_1_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_8 \
    op interface \
    ports { dp_mem_7_1_8_i { I 10 vector } dp_mem_7_1_8_o { O 10 vector } dp_mem_7_1_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5413 \
    name dp_mem_7_1_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_9 \
    op interface \
    ports { dp_mem_7_1_9_i { I 10 vector } dp_mem_7_1_9_o { O 10 vector } dp_mem_7_1_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5414 \
    name dp_mem_7_1_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_10 \
    op interface \
    ports { dp_mem_7_1_10_i { I 10 vector } dp_mem_7_1_10_o { O 10 vector } dp_mem_7_1_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5415 \
    name dp_mem_7_1_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_11 \
    op interface \
    ports { dp_mem_7_1_11_i { I 10 vector } dp_mem_7_1_11_o { O 10 vector } dp_mem_7_1_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5416 \
    name dp_mem_7_1_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_12 \
    op interface \
    ports { dp_mem_7_1_12_i { I 10 vector } dp_mem_7_1_12_o { O 10 vector } dp_mem_7_1_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5417 \
    name dp_mem_7_1_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_13 \
    op interface \
    ports { dp_mem_7_1_13_i { I 10 vector } dp_mem_7_1_13_o { O 10 vector } dp_mem_7_1_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5418 \
    name dp_mem_7_1_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_14 \
    op interface \
    ports { dp_mem_7_1_14_i { I 10 vector } dp_mem_7_1_14_o { O 10 vector } dp_mem_7_1_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5419 \
    name dp_mem_7_1_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_1_15 \
    op interface \
    ports { dp_mem_7_1_15_i { I 10 vector } dp_mem_7_1_15_o { O 10 vector } dp_mem_7_1_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5422 \
    name local_reference_V_0_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_21_reload \
    op interface \
    ports { local_reference_V_0_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5423 \
    name local_reference_V_1_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_21_reload \
    op interface \
    ports { local_reference_V_1_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5424 \
    name local_reference_V_2_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_21_reload \
    op interface \
    ports { local_reference_V_2_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5425 \
    name local_reference_V_3_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_21_reload \
    op interface \
    ports { local_reference_V_3_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5426 \
    name local_reference_V_0_1_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_1_21_reload \
    op interface \
    ports { local_reference_V_0_1_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5427 \
    name local_reference_V_1_1_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_1_21_reload \
    op interface \
    ports { local_reference_V_1_1_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5428 \
    name local_reference_V_2_1_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_1_21_reload \
    op interface \
    ports { local_reference_V_2_1_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5429 \
    name local_reference_V_3_1_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_1_21_reload \
    op interface \
    ports { local_reference_V_3_1_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5430 \
    name local_reference_V_0_2_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_2_21_reload \
    op interface \
    ports { local_reference_V_0_2_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5431 \
    name local_reference_V_1_2_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_2_21_reload \
    op interface \
    ports { local_reference_V_1_2_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5432 \
    name local_reference_V_2_2_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_2_21_reload \
    op interface \
    ports { local_reference_V_2_2_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5433 \
    name local_reference_V_3_2_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_2_21_reload \
    op interface \
    ports { local_reference_V_3_2_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5434 \
    name local_reference_V_0_3_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_3_21_reload \
    op interface \
    ports { local_reference_V_0_3_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5435 \
    name local_reference_V_1_3_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_3_21_reload \
    op interface \
    ports { local_reference_V_1_3_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5436 \
    name local_reference_V_2_3_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_3_21_reload \
    op interface \
    ports { local_reference_V_2_3_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5437 \
    name local_reference_V_3_3_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_3_21_reload \
    op interface \
    ports { local_reference_V_3_3_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5438 \
    name local_reference_V_0_4_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_4_21_reload \
    op interface \
    ports { local_reference_V_0_4_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5439 \
    name local_reference_V_1_4_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_4_21_reload \
    op interface \
    ports { local_reference_V_1_4_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5440 \
    name local_reference_V_2_4_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_4_21_reload \
    op interface \
    ports { local_reference_V_2_4_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5441 \
    name local_reference_V_3_4_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_4_21_reload \
    op interface \
    ports { local_reference_V_3_4_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5442 \
    name local_reference_V_0_5_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_5_21_reload \
    op interface \
    ports { local_reference_V_0_5_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5443 \
    name local_reference_V_1_5_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_5_21_reload \
    op interface \
    ports { local_reference_V_1_5_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5444 \
    name local_reference_V_2_5_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_5_21_reload \
    op interface \
    ports { local_reference_V_2_5_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5445 \
    name local_reference_V_3_5_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_5_21_reload \
    op interface \
    ports { local_reference_V_3_5_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5446 \
    name local_reference_V_0_6_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_6_21_reload \
    op interface \
    ports { local_reference_V_0_6_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5447 \
    name local_reference_V_1_6_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_6_21_reload \
    op interface \
    ports { local_reference_V_1_6_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5448 \
    name local_reference_V_2_6_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_6_21_reload \
    op interface \
    ports { local_reference_V_2_6_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5449 \
    name local_reference_V_3_6_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_6_21_reload \
    op interface \
    ports { local_reference_V_3_6_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5450 \
    name local_reference_V_0_7_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_7_21_reload \
    op interface \
    ports { local_reference_V_0_7_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5451 \
    name local_reference_V_1_7_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_7_21_reload \
    op interface \
    ports { local_reference_V_1_7_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5452 \
    name local_reference_V_2_7_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_7_21_reload \
    op interface \
    ports { local_reference_V_2_7_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5453 \
    name local_reference_V_3_7_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_7_21_reload \
    op interface \
    ports { local_reference_V_3_7_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5454 \
    name local_reference_V_0_8_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_8_21_reload \
    op interface \
    ports { local_reference_V_0_8_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5455 \
    name local_reference_V_1_8_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_8_21_reload \
    op interface \
    ports { local_reference_V_1_8_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5456 \
    name local_reference_V_2_8_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_8_21_reload \
    op interface \
    ports { local_reference_V_2_8_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5457 \
    name local_reference_V_3_8_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_8_21_reload \
    op interface \
    ports { local_reference_V_3_8_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5458 \
    name local_reference_V_0_9_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_9_21_reload \
    op interface \
    ports { local_reference_V_0_9_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5459 \
    name local_reference_V_1_9_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_9_21_reload \
    op interface \
    ports { local_reference_V_1_9_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5460 \
    name local_reference_V_2_9_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_9_21_reload \
    op interface \
    ports { local_reference_V_2_9_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5461 \
    name local_reference_V_3_9_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_9_21_reload \
    op interface \
    ports { local_reference_V_3_9_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5462 \
    name local_reference_V_0_10_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_10_21_reload \
    op interface \
    ports { local_reference_V_0_10_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5463 \
    name local_reference_V_1_10_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_10_21_reload \
    op interface \
    ports { local_reference_V_1_10_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5464 \
    name local_reference_V_2_10_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_10_21_reload \
    op interface \
    ports { local_reference_V_2_10_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5465 \
    name local_reference_V_3_10_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_10_21_reload \
    op interface \
    ports { local_reference_V_3_10_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5466 \
    name local_reference_V_0_11_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_11_21_reload \
    op interface \
    ports { local_reference_V_0_11_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5467 \
    name local_reference_V_1_11_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_11_21_reload \
    op interface \
    ports { local_reference_V_1_11_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5468 \
    name local_reference_V_2_11_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_11_21_reload \
    op interface \
    ports { local_reference_V_2_11_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5469 \
    name local_reference_V_3_11_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_11_21_reload \
    op interface \
    ports { local_reference_V_3_11_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5470 \
    name local_reference_V_0_12_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_12_21_reload \
    op interface \
    ports { local_reference_V_0_12_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5471 \
    name local_reference_V_1_12_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_12_21_reload \
    op interface \
    ports { local_reference_V_1_12_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5472 \
    name local_reference_V_2_12_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_12_21_reload \
    op interface \
    ports { local_reference_V_2_12_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5473 \
    name local_reference_V_3_12_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_12_21_reload \
    op interface \
    ports { local_reference_V_3_12_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5474 \
    name local_reference_V_0_13_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_13_21_reload \
    op interface \
    ports { local_reference_V_0_13_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5475 \
    name local_reference_V_1_13_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_13_21_reload \
    op interface \
    ports { local_reference_V_1_13_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5476 \
    name local_reference_V_2_13_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_13_21_reload \
    op interface \
    ports { local_reference_V_2_13_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5477 \
    name local_reference_V_3_13_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_13_21_reload \
    op interface \
    ports { local_reference_V_3_13_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5478 \
    name local_reference_V_0_14_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_14_21_reload \
    op interface \
    ports { local_reference_V_0_14_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5479 \
    name local_reference_V_1_14_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_14_21_reload \
    op interface \
    ports { local_reference_V_1_14_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5480 \
    name local_reference_V_2_14_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_14_21_reload \
    op interface \
    ports { local_reference_V_2_14_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5481 \
    name local_reference_V_3_14_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_14_21_reload \
    op interface \
    ports { local_reference_V_3_14_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5482 \
    name local_reference_V_0_15_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_15_21_reload \
    op interface \
    ports { local_reference_V_0_15_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5483 \
    name local_reference_V_1_15_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_15_21_reload \
    op interface \
    ports { local_reference_V_1_15_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5484 \
    name local_reference_V_2_15_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_15_21_reload \
    op interface \
    ports { local_reference_V_2_15_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5485 \
    name local_reference_V_3_15_21_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_15_21_reload \
    op interface \
    ports { local_reference_V_3_15_21_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5488 \
    name dp_mem_7_2_0_flag_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_7_2_0_flag_1_out \
    op interface \
    ports { dp_mem_7_2_0_flag_1_out { O 1 vector } dp_mem_7_2_0_flag_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5489 \
    name left_prev_V_93_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_93_out \
    op interface \
    ports { left_prev_V_93_out { O 10 vector } left_prev_V_93_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5490 \
    name Ix_prev_V_113_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_113_out \
    op interface \
    ports { Ix_prev_V_113_out { O 10 vector } Ix_prev_V_113_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5491 \
    name Iy_prev_V_112_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_112_out \
    op interface \
    ports { Iy_prev_V_112_out { O 10 vector } Iy_prev_V_112_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5492 \
    name left_prev_V_94_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_94_out \
    op interface \
    ports { left_prev_V_94_out { O 10 vector } left_prev_V_94_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5493 \
    name Ix_prev_V_114_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_114_out \
    op interface \
    ports { Ix_prev_V_114_out { O 10 vector } Ix_prev_V_114_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5494 \
    name Iy_prev_V_113_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_113_out \
    op interface \
    ports { Iy_prev_V_113_out { O 10 vector } Iy_prev_V_113_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5495 \
    name left_prev_V_95_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_95_out \
    op interface \
    ports { left_prev_V_95_out { O 10 vector } left_prev_V_95_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5496 \
    name Ix_prev_V_115_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_115_out \
    op interface \
    ports { Ix_prev_V_115_out { O 10 vector } Ix_prev_V_115_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5497 \
    name Iy_prev_V_114_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_114_out \
    op interface \
    ports { Iy_prev_V_114_out { O 10 vector } Iy_prev_V_114_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5498 \
    name left_prev_V_96_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_96_out \
    op interface \
    ports { left_prev_V_96_out { O 10 vector } left_prev_V_96_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5499 \
    name Ix_prev_V_116_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_116_out \
    op interface \
    ports { Ix_prev_V_116_out { O 10 vector } Ix_prev_V_116_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5500 \
    name Iy_prev_V_115_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_115_out \
    op interface \
    ports { Iy_prev_V_115_out { O 10 vector } Iy_prev_V_115_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5501 \
    name left_prev_V_97_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_97_out \
    op interface \
    ports { left_prev_V_97_out { O 10 vector } left_prev_V_97_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5502 \
    name Ix_prev_V_117_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_117_out \
    op interface \
    ports { Ix_prev_V_117_out { O 10 vector } Ix_prev_V_117_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5503 \
    name Iy_prev_V_116_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_116_out \
    op interface \
    ports { Iy_prev_V_116_out { O 10 vector } Iy_prev_V_116_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5504 \
    name left_prev_V_98_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_98_out \
    op interface \
    ports { left_prev_V_98_out { O 10 vector } left_prev_V_98_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5505 \
    name Ix_prev_V_118_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_118_out \
    op interface \
    ports { Ix_prev_V_118_out { O 10 vector } Ix_prev_V_118_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5506 \
    name Iy_prev_V_117_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_117_out \
    op interface \
    ports { Iy_prev_V_117_out { O 10 vector } Iy_prev_V_117_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5507 \
    name left_prev_V_99_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_99_out \
    op interface \
    ports { left_prev_V_99_out { O 10 vector } left_prev_V_99_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5508 \
    name Ix_prev_V_119_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_119_out \
    op interface \
    ports { Ix_prev_V_119_out { O 10 vector } Ix_prev_V_119_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5509 \
    name Iy_prev_V_118_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_118_out \
    op interface \
    ports { Iy_prev_V_118_out { O 10 vector } Iy_prev_V_118_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5510 \
    name left_prev_V_100_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_100_out \
    op interface \
    ports { left_prev_V_100_out { O 10 vector } left_prev_V_100_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5511 \
    name Ix_prev_V_120_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_120_out \
    op interface \
    ports { Ix_prev_V_120_out { O 10 vector } Ix_prev_V_120_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5512 \
    name Iy_prev_V_119_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_119_out \
    op interface \
    ports { Iy_prev_V_119_out { O 10 vector } Iy_prev_V_119_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5513 \
    name left_prev_V_101_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_101_out \
    op interface \
    ports { left_prev_V_101_out { O 10 vector } left_prev_V_101_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5514 \
    name Ix_prev_V_121_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_121_out \
    op interface \
    ports { Ix_prev_V_121_out { O 10 vector } Ix_prev_V_121_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5515 \
    name Iy_prev_V_120_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_120_out \
    op interface \
    ports { Iy_prev_V_120_out { O 10 vector } Iy_prev_V_120_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5516 \
    name left_prev_V_102_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_102_out \
    op interface \
    ports { left_prev_V_102_out { O 10 vector } left_prev_V_102_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5517 \
    name Ix_prev_V_122_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_122_out \
    op interface \
    ports { Ix_prev_V_122_out { O 10 vector } Ix_prev_V_122_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5518 \
    name Iy_prev_V_121_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_121_out \
    op interface \
    ports { Iy_prev_V_121_out { O 10 vector } Iy_prev_V_121_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5519 \
    name left_prev_V_103_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_103_out \
    op interface \
    ports { left_prev_V_103_out { O 10 vector } left_prev_V_103_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5520 \
    name Ix_prev_V_123_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_123_out \
    op interface \
    ports { Ix_prev_V_123_out { O 10 vector } Ix_prev_V_123_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5521 \
    name Iy_prev_V_122_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_122_out \
    op interface \
    ports { Iy_prev_V_122_out { O 10 vector } Iy_prev_V_122_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5522 \
    name left_prev_V_104_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_104_out \
    op interface \
    ports { left_prev_V_104_out { O 10 vector } left_prev_V_104_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5523 \
    name Ix_prev_V_124_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_124_out \
    op interface \
    ports { Ix_prev_V_124_out { O 10 vector } Ix_prev_V_124_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5524 \
    name Iy_prev_V_123_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_123_out \
    op interface \
    ports { Iy_prev_V_123_out { O 10 vector } Iy_prev_V_123_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5525 \
    name left_prev_V_105_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_105_out \
    op interface \
    ports { left_prev_V_105_out { O 10 vector } left_prev_V_105_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5526 \
    name Ix_prev_V_125_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_125_out \
    op interface \
    ports { Ix_prev_V_125_out { O 10 vector } Ix_prev_V_125_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5527 \
    name Iy_prev_V_124_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_124_out \
    op interface \
    ports { Iy_prev_V_124_out { O 10 vector } Iy_prev_V_124_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5528 \
    name left_prev_V_106_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_106_out \
    op interface \
    ports { left_prev_V_106_out { O 10 vector } left_prev_V_106_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5529 \
    name Ix_prev_V_126_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_126_out \
    op interface \
    ports { Ix_prev_V_126_out { O 10 vector } Ix_prev_V_126_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5530 \
    name Iy_prev_V_125_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_125_out \
    op interface \
    ports { Iy_prev_V_125_out { O 10 vector } Iy_prev_V_125_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5531 \
    name left_prev_V_107_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_107_out \
    op interface \
    ports { left_prev_V_107_out { O 10 vector } left_prev_V_107_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5532 \
    name Ix_prev_V_127_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_127_out \
    op interface \
    ports { Ix_prev_V_127_out { O 10 vector } Ix_prev_V_127_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5533 \
    name Iy_prev_V_126_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_126_out \
    op interface \
    ports { Iy_prev_V_126_out { O 10 vector } Iy_prev_V_126_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5534 \
    name left_prev_V_64_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_64_out \
    op interface \
    ports { left_prev_V_64_out { O 10 vector } left_prev_V_64_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5535 \
    name Ix_mem_7_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_7_1_15_loc_1_out \
    op interface \
    ports { Ix_mem_7_1_15_loc_1_out { O 10 vector } Ix_mem_7_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5536 \
    name Iy_mem_7_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_7_1_15_loc_1_out \
    op interface \
    ports { Iy_mem_7_1_15_loc_1_out { O 10 vector } Iy_mem_7_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5537 \
    name p_phi_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi_out \
    op interface \
    ports { p_phi_out { O 10 vector } p_phi_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5538 \
    name p_phi374_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi374_out \
    op interface \
    ports { p_phi374_out { O 10 vector } p_phi374_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5539 \
    name p_phi375_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi375_out \
    op interface \
    ports { p_phi375_out { O 10 vector } p_phi375_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5540 \
    name p_phi376_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi376_out \
    op interface \
    ports { p_phi376_out { O 10 vector } p_phi376_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5541 \
    name p_phi377_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi377_out \
    op interface \
    ports { p_phi377_out { O 10 vector } p_phi377_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5542 \
    name p_phi378_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi378_out \
    op interface \
    ports { p_phi378_out { O 10 vector } p_phi378_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5543 \
    name p_phi379_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi379_out \
    op interface \
    ports { p_phi379_out { O 10 vector } p_phi379_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5544 \
    name p_phi380_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi380_out \
    op interface \
    ports { p_phi380_out { O 10 vector } p_phi380_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5545 \
    name p_phi381_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi381_out \
    op interface \
    ports { p_phi381_out { O 10 vector } p_phi381_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5546 \
    name p_phi382_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi382_out \
    op interface \
    ports { p_phi382_out { O 10 vector } p_phi382_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5547 \
    name p_phi383_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi383_out \
    op interface \
    ports { p_phi383_out { O 10 vector } p_phi383_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5548 \
    name p_phi384_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi384_out \
    op interface \
    ports { p_phi384_out { O 10 vector } p_phi384_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5549 \
    name p_phi385_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi385_out \
    op interface \
    ports { p_phi385_out { O 10 vector } p_phi385_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5550 \
    name p_phi386_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi386_out \
    op interface \
    ports { p_phi386_out { O 10 vector } p_phi386_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5551 \
    name p_phi387_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi387_out \
    op interface \
    ports { p_phi387_out { O 10 vector } p_phi387_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5552 \
    name p_phi388_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi388_out \
    op interface \
    ports { p_phi388_out { O 10 vector } p_phi388_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5553 \
    name p_phi389_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi389_out \
    op interface \
    ports { p_phi389_out { O 10 vector } p_phi389_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5554 \
    name p_phi390_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi390_out \
    op interface \
    ports { p_phi390_out { O 10 vector } p_phi390_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5555 \
    name p_phi391_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi391_out \
    op interface \
    ports { p_phi391_out { O 10 vector } p_phi391_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5556 \
    name p_phi392_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi392_out \
    op interface \
    ports { p_phi392_out { O 10 vector } p_phi392_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5557 \
    name p_phi393_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi393_out \
    op interface \
    ports { p_phi393_out { O 10 vector } p_phi393_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5558 \
    name p_phi394_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi394_out \
    op interface \
    ports { p_phi394_out { O 10 vector } p_phi394_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5559 \
    name p_phi395_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi395_out \
    op interface \
    ports { p_phi395_out { O 10 vector } p_phi395_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5560 \
    name p_phi396_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi396_out \
    op interface \
    ports { p_phi396_out { O 10 vector } p_phi396_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5561 \
    name p_phi397_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi397_out \
    op interface \
    ports { p_phi397_out { O 10 vector } p_phi397_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5562 \
    name p_phi398_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi398_out \
    op interface \
    ports { p_phi398_out { O 10 vector } p_phi398_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5563 \
    name p_phi399_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi399_out \
    op interface \
    ports { p_phi399_out { O 10 vector } p_phi399_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5564 \
    name p_phi400_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi400_out \
    op interface \
    ports { p_phi400_out { O 10 vector } p_phi400_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5565 \
    name p_phi401_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi401_out \
    op interface \
    ports { p_phi401_out { O 10 vector } p_phi401_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5566 \
    name p_phi402_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi402_out \
    op interface \
    ports { p_phi402_out { O 10 vector } p_phi402_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5567 \
    name p_phi403_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi403_out \
    op interface \
    ports { p_phi403_out { O 10 vector } p_phi403_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5568 \
    name p_phi404_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi404_out \
    op interface \
    ports { p_phi404_out { O 10 vector } p_phi404_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5569 \
    name p_phi405_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi405_out \
    op interface \
    ports { p_phi405_out { O 10 vector } p_phi405_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5570 \
    name p_phi406_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi406_out \
    op interface \
    ports { p_phi406_out { O 10 vector } p_phi406_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5571 \
    name p_phi407_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi407_out \
    op interface \
    ports { p_phi407_out { O 10 vector } p_phi407_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5572 \
    name p_phi408_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi408_out \
    op interface \
    ports { p_phi408_out { O 10 vector } p_phi408_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5573 \
    name p_phi409_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi409_out \
    op interface \
    ports { p_phi409_out { O 10 vector } p_phi409_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5574 \
    name p_phi410_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi410_out \
    op interface \
    ports { p_phi410_out { O 10 vector } p_phi410_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5575 \
    name p_phi411_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi411_out \
    op interface \
    ports { p_phi411_out { O 10 vector } p_phi411_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5576 \
    name p_phi412_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi412_out \
    op interface \
    ports { p_phi412_out { O 10 vector } p_phi412_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5577 \
    name p_phi413_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi413_out \
    op interface \
    ports { p_phi413_out { O 10 vector } p_phi413_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5578 \
    name p_phi414_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi414_out \
    op interface \
    ports { p_phi414_out { O 10 vector } p_phi414_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5579 \
    name p_phi415_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi415_out \
    op interface \
    ports { p_phi415_out { O 10 vector } p_phi415_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5580 \
    name p_phi416_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi416_out \
    op interface \
    ports { p_phi416_out { O 10 vector } p_phi416_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5581 \
    name p_phi417_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi417_out \
    op interface \
    ports { p_phi417_out { O 10 vector } p_phi417_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5582 \
    name p_phi418_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi418_out \
    op interface \
    ports { p_phi418_out { O 10 vector } p_phi418_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5583 \
    name p_phi419_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi419_out \
    op interface \
    ports { p_phi419_out { O 10 vector } p_phi419_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5584 \
    name p_phi420_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi420_out \
    op interface \
    ports { p_phi420_out { O 10 vector } p_phi420_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName seq_align_multiple_flow_control_loop_pipe_sequential_init_U
set CompName seq_align_multiple_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix seq_align_multiple_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


