$date
	Sun Oct 23 00:28:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#221420
b1000 !
1"
#221422
b1000 &
b1000 %
1$
#221423
0"
#221426
b100 &
b100 %
#221430
b10 &
b10 %
#221434
b1 &
b1 %
1#
#221438
b0 &
0#
b0 %
0$
#1207307
b101 !
1"
#1207310
b101 &
b101 %
1$
#1207311
0"
#1207314
b10000 &
b10000 %
#1207318
b1000 &
b1000 %
#1207322
b100 &
b100 %
#1207326
b10 &
b10 %
#1207330
b1 &
b1 %
1#
#1207334
b0 &
0#
b0 %
0$
#2249628
b11001 !
1"
#2249630
b11001 &
b11001 %
1$
#2249631
0"
#2249634
b1001100 &
b1001100 %
#2249638
b100110 &
b100110 %
#2249642
b10011 &
b10011 %
#2249646
b111010 &
b111010 %
#2249650
b11101 &
b11101 %
#2249654
b1011000 &
b1011000 %
#2249658
b101100 &
b101100 %
#2249662
b10110 &
b10110 %
#2249666
b1011 &
b1011 %
#2249670
b100010 &
b100010 %
#2249674
b10001 &
b10001 %
#2249678
b110100 &
b110100 %
#2249682
b11010 &
b11010 %
#2249686
b1101 &
b1101 %
#2249690
b101000 &
b101000 %
#2249694
b10100 &
b10100 %
#2249698
b1010 &
b1010 %
#2249702
b101 &
b101 %
#2249706
b10000 &
b10000 %
#2249710
b1000 &
b1000 %
#2249714
b100 &
b100 %
#2249718
b10 &
b10 %
#2249722
b1 &
b1 %
1#
#2249726
b0 &
0#
b0 %
0$
#4500012
