module key_input_pio_register (
                         address,
                         chipselect,
                         clk,
                         in_port,
                         reset_n,
                         write_n,
                         writedata,
                         irq,
                         readdata
                        );

  output           irq;
  output  [ 31: 0] readdata;
  input   [  1: 0] address;
  input            chipselect;
  input            clk;
  input   [  2: 0] in_port;
  input            reset_n;
  input            write_n;
  input   [ 31: 0] writedata;

  wire             clk_en;
  reg     [  2: 0] d1_data_in;
  reg     [  2: 0] d2_data_in;
  wire    [  2: 0] data_in;
  reg     [  2: 0] edge_capture;
  wire             edge_capture_wr_strobe;
  wire    [  2: 0] edge_detect;
  wire             irq;
  reg     [  2: 0] irq_mask;
  wire    [  2: 0] read_mux_out;
  reg     [ 31: 0] readdata;
  
  assign clk_en = 1;
  
  assign read_mux_out = ({3 {(address == 2'b00)}} & data_in) |
                        ({3 {(address == 2'b10)}} & irq_mask) |
                        ({3 {(address == 2'b11)}} & edge_capture);

  always @(posedge clk or negedge reset_n)
    begin
      if (!reset_n)
          readdata <= 32'b0;
      else if (clk_en)
          readdata <= {29'b0, read_mux_out};
    end

  assign data_in = in_port;
  
  always @(posedge clk or negedge reset_n)
    begin
      if (!reset_n)
          irq_mask <= 3'b0;
      else if (chipselect && !write_n && (address == 2'b10))
          irq_mask <= writedata[2:0];
    end

  assign irq = |(edge_capture & irq_mask);
  assign edge_capture_wr_strobe = chipselect && !write_n && (address == 2'b11);
  
  always @(posedge clk or negedge reset_n)
    begin
      if (!reset_n)
          edge_capture[0] <= 1'b0;
      else if (clk_en)
          if (edge_capture_wr_strobe)
              edge_capture[0] <= 1'b0;
          else if (edge_detect[0])
              edge_capture[0] <= 1'b1;
    end

  always @(posedge clk or negedge reset_n)
    begin
      if (!reset_n)
          edge_capture[1] <= 1'b0;
      else if (clk_en)
          if (edge_capture_wr_strobe)
              edge_capture[1] <= 1'b0;
          else if (edge_detect[1])
              edge_capture[1] <= 1'b1;
    end

  always @(posedge clk or negedge reset_n)
    begin
      if (!reset_n)
          edge_capture[2] <= 1'b0;
      else if (clk_en)
          if (edge_capture_wr_strobe)
              edge_capture[2] <= 1'b0;
          else if (edge_detect[2])
              edge_capture[2] <= 1'b1;
    end

  always @(posedge clk or negedge reset_n)
    begin
      if (!reset_n)
        begin
          d1_data_in <= 3'b0;
          d2_data_in <= 3'b0;
        end
      else if (clk_en)
        begin
          d1_data_in <= data_in;
          d2_data_in <= d1_data_in;
        end
    end

  assign edge_detect = d1_data_in & ~d2_data_in;

endmodule