Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg484

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\university\fpga\project\image_processing\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.
WARNING:HDLCompiler:413 - "D:\university\fpga\project\image_processing\main.v" Line 72: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\university\fpga\project\image_processing\main.v" Line 73: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\university\fpga\project\image_processing\main.v" Line 80: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\university\fpga\project\image_processing\main.v" Line 82: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\university\fpga\project\image_processing\main.v" Line 84: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\university\fpga\project\image_processing\main.v" Line 86: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\university\fpga\project\image_processing\main.v" Line 92: Result of 101-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "D:\university\fpga\project\image_processing\main.v" Line 57: Assignment to p5 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\university\fpga\project\image_processing\main.v".
    Found 8-bit register for signal <p2>.
    Found 8-bit register for signal <p3>.
    Found 8-bit register for signal <p4>.
    Found 8-bit register for signal <p6>.
    Found 8-bit register for signal <p7>.
    Found 8-bit register for signal <p8>.
    Found 8-bit register for signal <p9>.
    Found 72-bit register for signal <pixelsReady>.
    Found 101-bit register for signal <counter>.
    Found 12-bit register for signal <Dx_reg>.
    Found 12-bit register for signal <Dy_reg>.
    Found 1-bit register for signal <init>.
    Found 11-bit register for signal <Dx>.
    Found 11-bit register for signal <Dy>.
    Found 8-bit register for signal <pixel_out>.
    Found 8-bit register for signal <Pixel_address>.
    Found 8-bit register for signal <p1>.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 72.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_5_OUT> created at line 72.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_7_OUT> created at line 72.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_9_OUT> created at line 73.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_10_OUT> created at line 73.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_12_OUT> created at line 73.
    Found 101-bit adder for signal <counter[100]_GND_1_o_add_2_OUT> created at line 71.
    Found 32-bit adder for signal <n0126> created at line 72.
    Found 32-bit adder for signal <n0077> created at line 72.
    Found 32-bit adder for signal <n0132> created at line 73.
    Found 32-bit adder for signal <n0082> created at line 73.
    Found 12-bit adder for signal <n0119> created at line 87.
    Found 8-bit subtractor for signal <counter[100]_GND_1_o_sub_28_OUT<7:0>> created at line 92.
    Found 11-bit subtractor for signal <Dy_reg[11]_unary_minus_23_OUT<10:0>> created at line 0.
    Found 11-bit subtractor for signal <Dx_reg[11]_unary_minus_20_OUT<10:0>> created at line 0.
    Found 32-bit comparator greater for signal <GND_1_o_Dx_reg[11]_LessThan_19_o> created at line 79
    Found 32-bit comparator greater for signal <GND_1_o_Dy_reg[11]_LessThan_22_o> created at line 83
    Found 12-bit comparator lessequal for signal <n0026> created at line 87
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred 300 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 101-bit adder                                         : 1
 11-bit subtractor                                     : 2
 12-bit adder                                          : 1
 32-bit adder                                          : 4
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 6
# Registers                                            : 17
 1-bit register                                        : 1
 101-bit register                                      : 1
 11-bit register                                       : 2
 12-bit register                                       : 2
 72-bit register                                       : 1
 8-bit register                                        : 10
# Comparators                                          : 3
 12-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 4
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 11-bit subtractor                                     : 2
 12-bit adder                                          : 5
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 6
# Counters                                             : 1
 101-bit up counter                                    : 1
# Registers                                            : 199
 Flip-Flops                                            : 199
# Comparators                                          : 3
 12-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 4
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <pixelsReady_40> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_0> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_45> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_5> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_41> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_1> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_46> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_6> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_42> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_2> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_47> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_7> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_43> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_3> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_48> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_0> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_49> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_1> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_54> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_6> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_50> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_2> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_55> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_7> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_51> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_3> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_24> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_0> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_52> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_4> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_25> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_1> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_53> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p4_5> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_26> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_2> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_64> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_0> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_27> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_3> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_65> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_1> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_28> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_4> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_66> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_2> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_29> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_5> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_67> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_3> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_30> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_6> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_68> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_4> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_31> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p1_7> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_69> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_5> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_32> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_0> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_70> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_6> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_33> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_1> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_71> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p6_7> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_34> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_2> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_35> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_3> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_36> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_4> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_37> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_5> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_38> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_6> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_39> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p2_7> 
INFO:Xst:2261 - The FF/Latch <pixelsReady_44> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <p3_4> 

Optimizing unit <main> ...
WARNING:Xst:1293 - FF/Latch <Dx_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Dy_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Dx_reg_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Dy_reg_10> of sequential type is unconnected in block <main>.
INFO:Xst:2261 - The FF/Latch <Dx_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Dy_0> 
INFO:Xst:2261 - The FF/Latch <pixel_out_0> in Unit <main> is equivalent to the following 7 FFs/Latches, which will be removed : <pixel_out_1> <pixel_out_2> <pixel_out_3> <pixel_out_4> <pixel_out_5> <pixel_out_6> <pixel_out_7> 
INFO:Xst:2261 - The FF/Latch <Dx_reg_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <Dy_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

Processing Unit <main> :
	Found 2-bit shift register for signal <pixelsReady_24>.
	Found 2-bit shift register for signal <pixelsReady_25>.
	Found 2-bit shift register for signal <pixelsReady_26>.
	Found 2-bit shift register for signal <pixelsReady_27>.
	Found 2-bit shift register for signal <pixelsReady_28>.
	Found 2-bit shift register for signal <pixelsReady_29>.
	Found 2-bit shift register for signal <pixelsReady_30>.
	Found 2-bit shift register for signal <pixelsReady_31>.
	Found 2-bit shift register for signal <pixelsReady_32>.
	Found 2-bit shift register for signal <pixelsReady_33>.
	Found 2-bit shift register for signal <pixelsReady_34>.
	Found 2-bit shift register for signal <pixelsReady_35>.
	Found 2-bit shift register for signal <pixelsReady_36>.
	Found 2-bit shift register for signal <pixelsReady_37>.
	Found 2-bit shift register for signal <pixelsReady_38>.
	Found 2-bit shift register for signal <pixelsReady_39>.
	Found 2-bit shift register for signal <pixelsReady_40>.
	Found 2-bit shift register for signal <pixelsReady_41>.
	Found 2-bit shift register for signal <pixelsReady_42>.
	Found 2-bit shift register for signal <pixelsReady_43>.
	Found 2-bit shift register for signal <pixelsReady_44>.
	Found 2-bit shift register for signal <pixelsReady_45>.
	Found 2-bit shift register for signal <pixelsReady_46>.
	Found 2-bit shift register for signal <pixelsReady_47>.
	Found 2-bit shift register for signal <p8_0>.
	Found 2-bit shift register for signal <p8_1>.
	Found 2-bit shift register for signal <p8_2>.
	Found 2-bit shift register for signal <p8_3>.
	Found 2-bit shift register for signal <p8_4>.
	Found 2-bit shift register for signal <p8_5>.
	Found 2-bit shift register for signal <p8_6>.
	Found 2-bit shift register for signal <p8_7>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183
# Shift Registers                                      : 32
 2-bit shift register                                  : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 670
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 100
#      LUT2                        : 64
#      LUT3                        : 48
#      LUT4                        : 23
#      LUT5                        : 9
#      LUT6                        : 42
#      MUXCY                       : 197
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 181
# FlipFlops/Latches                : 215
#      FD                          : 55
#      FDE                         : 160
# Shift Registers                  : 32
#      SRLC16E                     : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 25
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             215  out of  126576     0%  
 Number of Slice LUTs:                  320  out of  63288     0%  
    Number used as Logic:               288  out of  63288     0%  
    Number used as Memory:               32  out of  15616     0%  
       Number used as SRL:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    343
   Number with an unused Flip Flop:     128  out of    343    37%  
   Number with an unused LUT:            23  out of    343     6%  
   Number of fully used LUT-FF pairs:   192  out of    343    55%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    326    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 247   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.251ns (Maximum Frequency: 159.978MHz)
   Minimum input arrival time before clock: 6.017ns
   Maximum output required time after clock: 3.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.251ns (frequency: 159.978MHz)
  Total number of paths / destination ports: 64530 / 250
-------------------------------------------------------------------------
Delay:               6.251ns (Levels of Logic = 17)
  Source:            pixelsReady_24 (FF)
  Destination:       Dx_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pixelsReady_24 to Dx_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.755  pixelsReady_24 (pixelsReady_24)
     LUT2:I0->O            1   0.203   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_lut<0> (Msub_GND_1_o_GND_1_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<0> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<1> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<2> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<3> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<4> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<5> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<6> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<7> (Msub_GND_1_o_GND_1_o_sub_4_OUT_cy<7>)
     XORCY:CI->O           8   0.180   1.031  Msub_GND_1_o_GND_1_o_sub_4_OUT_xor<8> (GND_1_o_GND_1_o_sub_4_OUT<8>)
     LUT3:I0->O            1   0.205   0.580  Madd_n0077_Madd8 (Madd_n0077_Madd8)
     LUT4:I3->O            1   0.205   0.000  Madd_n0077_Madd_lut<0>9 (Madd_n0077_Madd_lut<0>9)
     MUXCY:S->O            1   0.172   0.000  Madd_n0077_Madd_cy<0>_8 (Madd_n0077_Madd_cy<0>9)
     MUXCY:CI->O           0   0.019   0.000  Madd_n0077_Madd_cy<0>_9 (Madd_n0077_Madd_cy<0>10)
     XORCY:CI->O           7   0.180   0.774  Madd_n0077_Madd_xor<0>_10 (n0077<11>)
     LUT3:I2->O            4   0.205   0.684  Mmux_Dx_reg[11]_GND_1_o_mux_15_OUT31 (Dx_reg[11]_GND_1_o_mux_15_OUT<11>)
     LUT5:I4->O            1   0.205   0.000  Mmux_Dx_reg[11]_Dx_reg[11]_mux_20_OUT91 (Dx_reg[11]_Dx_reg[11]_mux_20_OUT<7>)
     FDE:D                     0.102          Dx_7
    ----------------------------------------
    Total                      6.251ns (2.428ns logic, 3.823ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 230 / 166
-------------------------------------------------------------------------
Offset:              6.017ns (Levels of Logic = 4)
  Source:            start (PAD)
  Destination:       Dx_7 (FF)
  Destination Clock: clk rising

  Data Path: start to Dx_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           142   1.222   2.216  start_IBUF (start_IBUF)
     LUT3:I0->O            4   0.205   1.048  Mmux_Dx_reg[11]_GND_1_o_mux_15_OUT11 (Dx_reg[11]_GND_1_o_mux_15_OUT<0>)
     LUT6:I0->O            5   0.203   0.819  Msub_Dx_reg[11]_unary_minus_20_OUT<10:0>_cy<4>11 (Msub_Dx_reg[11]_unary_minus_20_OUT<10:0>_cy<4>)
     LUT5:I3->O            1   0.203   0.000  Mmux_Dx_reg[11]_Dx_reg[11]_mux_20_OUT91 (Dx_reg[11]_Dx_reg[11]_mux_20_OUT<7>)
     FDE:D                     0.102          Dx_7
    ----------------------------------------
    Total                      6.017ns (1.935ns logic, 4.082ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 1)
  Source:            pixel_out_0 (FF)
  Destination:       pixel_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: pixel_out_0 to pixel_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.829  pixel_out_0 (pixel_out_0)
     OBUF:I->O                 2.571          pixel_out_7_OBUF (pixel_out<7>)
    ----------------------------------------
    Total                      3.847ns (3.018ns logic, 0.829ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.251|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.81 secs
 
--> 

Total memory usage is 4501872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   43 (   0 filtered)

