<!-- HTML header for doxygen 1.8.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Kinetis-M Peripheral Bare-Metal Drivers: DMA Peripheral to Memory Transfer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="drivers.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fsl_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kinetis-M Peripheral Bare-Metal Drivers
   &#160;<span id="projectnumber">EAR2.2</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Introduction</span></a></li>
      <li><a href="pages.html"><span>Pages</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__dmap2m__example.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">DMA Peripheral to Memory Transfer<div class="ingroups"><a class="el" href="group__dma__examples.html">DMA Examples</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<p>This example demonstrates advanced use of the Direct Memory Access (DMA) module for storing results of the analogue to digital conversion to the buffer without software intervention. The example configures AFE channel in low power mode, clocked by 1MHz IRC and with PGA disabled. The OSR value=1024 thus output sample rate=976Hz. After AFE channel and DMA transfer converted 24-bit results to the dedicated RAM memory array are configured the conversion starts and device enters Very Low Power Stop (VLPS) mode. When the last converted 24-bit result is transferred (after ~ 4 seconds) the DMA channel generates interrupt request and device resumes VLPR operation. </p>
<dl class="section user"><dt>Source code:</dt><dd><div class="fragment"><div class="line"><span class="comment">/******************************************************************************</span></div>
<div class="line"><span class="comment"> * (c) Copyright 2010-2013, Freescale Semiconductor Inc.</span></div>
<div class="line"><span class="comment"> * ALL RIGHTS RESERVED.</span></div>
<div class="line"><span class="comment"> ******************************************************************************</span></div>
<div class="line"><span class="comment"> * dmap2m_test.c</span></div>
<div class="line"><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><span class="preprocessor">#include &quot;drivers.h&quot;</span></div>
<div class="line"></div>
<div class="line"><span class="comment">/* static data definitions                                                    */</span></div>
<div class="line"><span class="keyword">static</span> <a class="code" href="group__basic__data__types.html#ga56f1a81c92849566ae864511088eb7e8" title="signed 32 bits ">int32</a> <span class="keyword">volatile</span> samples[3000];</div>
<div class="line"></div>
<div class="line"><span class="comment">/* DMA callback prototype                                                     */</span></div>
<div class="line"><span class="keyword">static</span> <span class="keywordtype">void</span> dma0_callback (<a class="code" href="group__dma__ch__callback.html#gad8e9ca770720ddc2ab12b573bf77c7b7">DMA_CH_CALLBACK_TYPE</a> type);</div>
<div class="line"></div>
<div class="line"><span class="keywordtype">void</span> main (<span class="keywordtype">void</span>)</div>
<div class="line">{</div>
<div class="line">  <span class="comment">/* Initialize SIM module                                                    */</span></div>
<div class="line">  <a class="code" href="group__sim__macro.html#gaa18c82149801915ea85f8b112247449a" title="SIM initialization. ">SIM_Init</a> (SIM_MODULE_LP_CONFIG);</div>
<div class="line">  <a class="code" href="group__smc__macro.html#gaec829fb4ccda92c5271cb4d6bb210395" title="SMC initialization. ">SMC_Init</a> (<a class="code" href="group__smc__config.html#gae2d757fe0a137d096da5d44a280caf23" title="Only Very-Low-Power (VLPS) modes enabled. ">SMC_MODULE_VLPS_ON_VLLS_OFF_CONFIG</a>); </div>
<div class="line">    </div>
<div class="line">  <span class="comment">/* Clock mode 2:1:1, 2.00 MHz (chip is trimmed)                             */</span></div>
<div class="line">  <a class="code" href="group__sim__macro.html#ga6e7f0c7c0edd7fc3f093107455303c6d" title="Sets system clock mode [SYSCLKMODE]. ">SIM_SetClkMode</a> (<a class="code" href="group__sim__sysmode.html#ga7c9bc048168e85b3f19b8c6debbf9085" title="2:1:1; System : Bus : Flash clock ratio ">SYSCLK_MODE1</a>); </div>
<div class="line">  <a class="code" href="group__sim__macro.html#gac9736d86362b16880c372125db55b28a" title="Sets system clock divider mode. ">SIM_SetClkDiv</a>  (<a class="code" href="group__sim__sysdiv.html#gac23fb41a687d80a69ce51a99b2a394c7" title="divide by 01 ">SYSCLK_DIV1</a>);</div>
<div class="line">  <a class="code" href="group__fll__macro.html#ga7580cacf431ec570d6897e8b2ed539d2" title="FLL initialization. ">FLL_Init</a> (<a class="code" href="group__fll__config.html#gac052a889de9fe56362f2f289b55b7d33" title="FLL Bypassed Low Power Internal (2MHz). Clocked by Fast Internal Reference Clock. ...">FLL_MODULE_BLPI_2MHZ_CONFIG</a>);</div>
<div class="line">  </div>
<div class="line">  <span class="comment">/* VREF module must be initialized after SIM module                         */</span></div>
<div class="line">  <a class="code" href="group__vref__macro.html#gace0c1b919114cf06d2e75cc0cb866e6a" title="Voltage reference initialization function. ">VREF_Init</a> (<a class="code" href="group__vref__module__config.html#ga2b6e09612ee71659fbeea3ea45e3b763" title="Voltage reference setting. ">VREF_MODULE_CHOP_OFF_1V75_0V4_LPWR_CONFIG</a>,</div>
<div class="line">             <a class="code" href="group__vref__switch__config.html#ga2e702986fc8cb65aa44e7b3c114e06cb" title="Voltage reference switch setting. ">VREF_SWITCH_S1_L_S2_L_S3_L_BUFF_OFF</a>);</div>
<div class="line">  <a class="code" href="group__vref__macro.html#ga7980767851e5fa5a8fd1d270619fa637" title="Higher reference voltage Trim value change. ">VREFH_Trim</a>(46);                                 <span class="comment">/* VREFH trimmed to 1.200 V */</span></div>
<div class="line">  <a class="code" href="group__vref__macro.html#ga996a9e70c90befba7b221a931e3dd99a" title="Lower reference voltage Trim value change. ">VREFL_Trim</a>( 3);                                 <span class="comment">/* VREFL trimmed to 0.400 V */</span></div>
<div class="line">  <a class="code" href="group__pmc__macro.html#gae7e302f6ff1bde62b0cd75f23053897a" title="Enables bangap reference in VLPx and VLLSx modes. ">PMC_SetBGEN</a> ();                                 <span class="comment">/* enable VREF in VLPR mode */</span></div>
<div class="line">  <a class="code" href="group__smc__macro.html#gabbc72e0b58d6236338fe1e11eebefce0" title="Sets device operating mode. ">SMC_SetMode</a> (VLPR);                             <span class="comment">/* transition to VLPR mode  */</span></div>
<div class="line">  </div>
<div class="line">  <span class="comment">/* Install DMA0 callback and initialize DMA0 channel                        */</span></div>
<div class="line">  <a class="code" href="group__dma__macro.html#ga5a385e41bac6c55e768cbf89c5df0bb7" title="Function installs callback function for specified DMA channel. ">DMA_InstallCallback</a> (DMA0, <a class="code" href="group__cm0plus__prilvl.html#ga5c3ab002d18c704fc8c6b3e341d16d42" title="Priority level 3 (lowest priority) ">PRI_LVL3</a>, dma0_callback); </div>
<div class="line">  <a class="code" href="group__dma__macro.html#gac342f145020f00ca5c5e7b0cb4888585" title="DMA channel initialization function. ">DMA_Init</a> (DMA0,<a class="code" href="group__dma__chan__config.html#ga36ca38c50634fefb70a44dd8d394ec5b" title="Selects hardware initiated cycle steal peripheral to memory data transfer. ">DMA_CH_HWTRG_P2M_CS_CONFIG</a>(<a class="code" href="group__dma0__request__sources.html#ga8ee4d961e09cb9738c8c997e1bce8dac" title="AFE CH0. ">DMA0_REQ_AFE_CH0</a>,<a class="code" href="group__dma__request__sizes.html#gafbf5ab857ff63d69d965f6b2518f0eee" title="4-byte transfer (default) ">DMA_SIZE32BIT</a>,</div>
<div class="line">                                            &amp;AFE_CH0_RR,samples,<span class="keyword">sizeof</span>(samples)));</div>
<div class="line">  </div>
<div class="line">  <span class="comment">/* Initialize AFE_CH0                                                       */</span></div>
<div class="line">  <a class="code" href="group__afe__macro.html#ga66edab82dee2992b38d59ab6850a5612" title="AFE channel initialization. ">AFE_ChanInit</a> (<a class="code" href="group__afe__channel.html#gaf6f592bd18a57b35061f111d32a7f637" title="Channel 1. ">CH0</a>,<a class="code" href="group__afe__chan__config.html#gad5fe9fa72b8c407e87bb9fcba39519d7" title="Selects software trigger continuous conversion mode. PGA is disabled. ">AFE_CH_SWTRG_CCM_PGAOFF_CONFIG</a>(<a class="code" href="group__afe__osr.html#ga4ce063e07cc9f8e48a2643a0f20e2a07" title="f-3dB= 1.75KHz,fn= 3KHz @ fs=6.144MHz ">DEC_OSR1024</a>),0,<a class="code" href="group__cm0plus__prilvl.html#ga3461048206d4aa48866deedbdd269c1b" title="Priority level 0 (highest priority) ">PRI_LVL0</a>,NULL);</div>
<div class="line">  <a class="code" href="group__afe__macro.html#ga28f7c6e1a5c44d9801da371cfaa16c76" title="AFE module initialization. ">AFE_Init</a>     (<a class="code" href="group__afe__module__config.html#ga471b547e4d52af44d090bdaa95b4d15d" title="Selects low power mode of operation with right justified 2&#39;s complement 32-bit output data format...">AFE_MODULE_LPM_RJFORMAT_CONFIG</a>(<a class="code" href="group__afe__clocks.html#ga6ab3ba12c35b088e78bffd4f1d31f643" title="MCG_IRC_CLK(2MHZ or 32KHz) ">AFE_IRC_CLK</a>, <a class="code" href="group__afe__clkdiv.html#gaad288f2810f940d9f8e9555a187b1bda" title="divide by 2 (default) ">AFE_DIV2</a>,2000000));</div>
<div class="line">  <a class="code" href="group__afe__macro.html#ga68546294670c878dfb5757064984d8a6" title="Enables DMA conversion on selected AFE channel(s). ">AFE_EnableDMA</a> (<a class="code" href="group__afe__channel.html#gaf6f592bd18a57b35061f111d32a7f637" title="Channel 1. ">CH0</a>);</div>
<div class="line">  </div>
<div class="line">  <span class="comment">/* Enable interrupts                                                        */</span></div>
<div class="line">  <a class="code" href="group__cm0plus__macros.html#gab1eea217dc48da9434887d1b9eca9067" title="Enables all interrupts. ">EnableInterrupts</a>();</div>
<div class="line">    </div>
<div class="line">  <span class="comment">/* Trigger AFE conversions                                                  */</span></div>
<div class="line">  <a class="code" href="group__afe__macro.html#gadc6a6599f955f66caff6c18266eba169" title="Triggers conversion on selected AFE channel(s). ">AFE_SwTrigger</a> (<a class="code" href="group__afe__channel.html#gaf6f592bd18a57b35061f111d32a7f637" title="Channel 1. ">CH0</a>);</div>
<div class="line"></div>
<div class="line">  <span class="comment">/* Main loop                                                                */</span></div>
<div class="line">  <span class="keywordflow">while</span> (1)</div>
<div class="line">  {</div>
<div class="line">    <span class="comment">/* Transition to VLPS mode                                                */</span></div>
<div class="line">    <a class="code" href="group__smc__macro.html#gabbc72e0b58d6236338fe1e11eebefce0" title="Sets device operating mode. ">SMC_SetMode</a> (VLPS);       <span class="comment">/* Power consumption: 1.01mA@VLPS; 1.04mA@STOP  */</span></div>
<div class="line">    </div>
<div class="line">    <span class="comment">/* Wait for 3 seconds to enable current measurement                       */</span></div>
<div class="line">    <a class="code" href="group__cm0plus__macros.html#ga0b5ca6aa7c63e6a510cec72bb3f3f665" title="Function delays software execution by number of core clock cycles. ">arch_delay</a>  (3000000);    <span class="comment">/* Power consumption: 1.22mA@VLPR; 2.29mA@RUN   */</span></div>
<div class="line">    </div>
<div class="line">    <span class="comment">/* Re-initialize DMA0 for peripheral to memory transfer                   */</span></div>
<div class="line">    <a class="code" href="group__dma__macro.html#gac342f145020f00ca5c5e7b0cb4888585" title="DMA channel initialization function. ">DMA_Init</a> (DMA0,<a class="code" href="group__dma__chan__config.html#ga36ca38c50634fefb70a44dd8d394ec5b" title="Selects hardware initiated cycle steal peripheral to memory data transfer. ">DMA_CH_HWTRG_P2M_CS_CONFIG</a>(<a class="code" href="group__dma0__request__sources.html#ga8ee4d961e09cb9738c8c997e1bce8dac" title="AFE CH0. ">DMA0_REQ_AFE_CH0</a>,<a class="code" href="group__dma__request__sizes.html#gafbf5ab857ff63d69d965f6b2518f0eee" title="4-byte transfer (default) ">DMA_SIZE32BIT</a>,</div>
<div class="line">                                              &amp;AFE_CH0_RR,samples,<span class="keyword">sizeof</span>(samples)));    </div>
<div class="line">  }</div>
<div class="line">}</div>
<div class="line"></div>
<div class="line"><span class="comment">/* DMA callback function definition                                           */</span></div>
<div class="line"><span class="keyword">static</span> <span class="keywordtype">void</span> dma0_callback (<a class="code" href="group__dma__ch__callback.html#gad8e9ca770720ddc2ab12b573bf77c7b7">DMA_CH_CALLBACK_TYPE</a> type) { <span class="comment">/* wakeup by IRQ */</span>   }</div>
</div><!-- fragment --> </dd></dl>
<dl class="section user"><dt>Appconfig.h:</dt><dd><div class="fragment"><div class="line"><span class="comment">/*****************************************************************************</span></div>
<div class="line"><span class="comment"> * (c) Copyright 2010, Freescale Semiconductor Inc.</span></div>
<div class="line"><span class="comment"> * ALL RIGHTS RESERVED.</span></div>
<div class="line"><span class="comment"> ***************************************************************************/</span></div>
<div class="line"><span class="preprocessor">#ifndef __APPCONFIG_H</span></div>
<div class="line"><span class="preprocessor"></span><span class="preprocessor">#define __APPCONFIG_H</span></div>
<div class="line"><span class="preprocessor"></span></div>
<div class="line"><span class="comment">/***************************************************************************/</span></div>
<div class="line"><span class="preprocessor">#define MCU_MKM34Z50</span></div>
<div class="line"><span class="preprocessor"></span></div>
<div class="line"><span class="comment">/***************************************************************************/</span></div>
<div class="line"><span class="comment">//#define MTB_RAM_RESERVE</span></div>
<div class="line"></div>
<div class="line"><span class="comment">/***************************************************************************/</span></div>
<div class="line"><span class="comment">//#define EMULATE_BME_IO_ACCESS</span></div>
<div class="line"></div>
<div class="line"><span class="comment">/***************************************************************************/</span></div>
<div class="line"><span class="comment">/***************************************************************************/</span></div>
<div class="line">   <span class="comment">/***************************************************************************/</span></div>
<div class="line"><span class="preprocessor">#define SIM_MODULE_LP_CONFIG                                                    \</span></div>
<div class="line"><span class="preprocessor">(tSIM){                                                                         \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* SOPT1    */</span><span class="preprocessor"> SET(SIM_SOPT1_OSC32KSEL(0)),                                     \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* SOPT1_CFG*/</span><span class="preprocessor"> CLR(SIM_SOPT1_CFG_RAMBPEN_MASK)|CLR(SIM_SOPT1_CFG_RAMSBDIS_MASK)|\</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SOPT1_CFG_CMPOLPTMR0SEL_MASK)|                           \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_SOPT1_CFG_LPTMR3SEL(0))|SET(SIM_SOPT1_CFG_LPTMR2SEL(0))| \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_SOPT1_CFG_LPTMR1SEL(0)),                                 \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* CTRL_REG */</span><span class="preprocessor"> SET(SIM_CTRL_REG_CLKOUTSEL(0))|                                  \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_CTRL_REG_SAR_TRG_CLK_SEL(0))|                            \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_CTRL_REG_PTC2_HD_EN_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_CTRL_REG_PLL_VLP_EN_MASK)|SET(SIM_CTRL_REG_NMIDIS_MASK), \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* SCGC4    */</span><span class="preprocessor"> CLR(SIM_SCGC4_SPI1_MASK)|CLR(SIM_SCGC4_SPI0_MASK)|               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC4_CMP1_MASK)|CLR(SIM_SCGC4_CMP0_MASK)|               \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_SCGC4_VREF_MASK)|CLR(SIM_SCGC4_UART3_MASK)|              \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC4_UART2_MASK)|CLR(SIM_SCGC4_UART1_MASK)|             \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC4_UART0_MASK)|CLR(SIM_SCGC4_I2C1_MASK)|              \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC4_I2C0_MASK)|CLR(SIM_SCGC4_OSC_MASK)|                \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_SCGC4_MCG_MASK)|CLR(SIM_SCGC4_EWM_MASK),                 \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* SCGC5    */</span><span class="preprocessor"> CLR(SIM_SCGC5_TMR3_MASK)|CLR(SIM_SCGC5_TMR2_MASK)|               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC5_TMR1_MASK)|CLR(SIM_SCGC5_TMR0_MASK)|               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC5_XBAR_MASK)|SET(SIM_SCGC5_WDOG_MASK)|               \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_SCGC5_IRTCREGFILE_MASK)|SET(SIM_SCGC5_IRTC_MASK)|        \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC5_PORTI_MASK)|CLR(SIM_SCGC5_PORTH_MASK)|             \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC5_PORTG_MASK)|CLR(SIM_SCGC5_PORTF_MASK)|             \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC5_PORTE_MASK)|CLR(SIM_SCGC5_PORTD_MASK)|             \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC5_PORTC_MASK)|CLR(SIM_SCGC5_PORTB_MASK)|             \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC5_PORTA_MASK)|CLR(SIM_SCGC5_SLCD_MASK),              \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* SCGC6    */</span><span class="preprocessor"> SET(SIM_SCGC6_SIM_LP_MASK)|                                      \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC6_LPTMR_MASK)|CLR(SIM_SCGC6_CRC_MASK)|               \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_SCGC6_AFE_MASK)|CLR(SIM_SCGC6_PIT1_MASK)|                \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC6_PIT0_MASK)|CLR(SIM_SCGC6_ADC_MASK)|                \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC6_RNGA_MASK)|CLR(SIM_SCGC6_DMAMUX3_MASK)|            \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_SCGC6_DMAMUX2_MASK)|CLR(SIM_SCGC6_DMAMUX1_MASK)|         \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_SCGC6_DMAMUX0_MASK)|SET(SIM_SCGC6_FTFA_MASK),            \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* SCGC7    */</span><span class="preprocessor"> SET(SIM_SCGC7_DMA_MASK)|CLR(SIM_SCGC7_MPU_MASK),                 \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* CLKDIV1  */</span><span class="preprocessor"> SET(SIM_CLKDIV1_SYSDIV(SYSCLK_DIV1))|                            \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_CLKDIV1_SYSCLKMODE_MASK),                                \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* FCCFG1   */</span><span class="preprocessor"> CLR(SIM_FCFG1_FLASHDOZE_MASK)|CLR(SIM_FCFG1_FLASHDIS_MASK),      \</span></div>
<div class="line"><span class="preprocessor"></span><span class="comment">/* MISC_CTL */</span><span class="preprocessor"> SET(SIM_MISC_CTL_VREFBUFPD_MASK)|                                \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_VREFBUFINSEL_MASK)|                             \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_VREFBUFOUTEN_MASK)|                             \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_RTCCLKSEL_MASK)|                                \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR3PCSSEL(0))|                                 \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR2PCSSEL(0))|                                 \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR1PCSSEL(0))|                                 \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR0PCSSEL(0))|                                 \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR3SCSSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR2SCSSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR1SCSSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR0SCSSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_TMR0PLLCLKSEL_MASK)|                            \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_EWMINSEL_MASK)|                                 \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_XBARPITOUTSEL(0))|                              \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_UART3IRSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_UART2IRSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_UART1IRSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_UART0IRSEL_MASK)|                               \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_UARTMODTYPE_MASK)|                              \</span></div>
<div class="line"><span class="preprocessor">               CLR(SIM_MISC_CTL_AFECLKPADDIR_MASK)|                             \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_MISC_CTL_AFECLKSEL(0))|                                  \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_MISC_CTL_DMADONESEL(0))|                                 \</span></div>
<div class="line"><span class="preprocessor">               SET(SIM_MISC_CTL_XBARAFEMODOUTSEL(0)),                           \</span></div>
<div class="line"><span class="preprocessor">}</span></div>
<div class="line"><span class="preprocessor"></span></div>
<div class="line"><span class="comment">/***************************************************************************/</span></div>
<div class="line"><span class="keyword">extern</span> <span class="keywordtype">void</span> DMA0_isr (<span class="keywordtype">void</span>);</div>
<div class="line"><span class="preprocessor">#define VECTOR_016 DMA0_isr</span></div>
<div class="line"><span class="preprocessor"></span></div>
<div class="line"><span class="comment">/******************************************************************************/</span></div>
<div class="line"><span class="preprocessor">#endif </span><span class="comment">/* __APPCONFIG_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --> </dd></dl>
<dl class="section user"><dt>Toolchain support:</dt><dd><table class="doxtable">
<tr>
<th align="center">IAR EWARM 6.5x</th><th align="center">CW MCU 10.x</th><th align="center">KEIL uVision 4.72</th><th align="center">CrossWorks 2.3.3  </th></tr>
<tr>
<td align="center">x </td><td align="center">x </td><td align="center"></td><td align="center">x </td></tr>
</table>
</dd></dl>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Nov 4 2013 13:45:04 for Kinetis-M Peripheral Bare-Metal Drivers by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.5 </li>
  </ul>
</div>
</body>
</html>
