;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SLT 121, 0
	SUB #72, @200
	SUB @127, 106
	SUB @127, 106
	JMZ -1, #-20
	JMZ -1, #-20
	SUB 12, @10
	SUB @151, 104
	MOV -1, <-24
	SUB 0, @0
	SUB @121, 103
	JMP @72, #200
	JMP @72, #200
	JMN -7, -726
	JMZ -1, #-20
	JMP -7, @-126
	SPL -1, #-20
	SUB @151, 104
	SUB @151, 104
	SUB @151, 104
	SUB 12, @10
	MOV -7, <-20
	MOV @-127, 100
	SUB @121, 103
	MOV -7, <-20
	SUB @121, 103
	SPL -1, #-20
	SUB @127, 906
	CMP -207, <-120
	SUB @-127, 100
	ADD 510, 40
	SUB @-127, 100
	CMP 0, @0
	JMZ -1, #-20
	JMN -7, -726
	JMZ -1, #-20
	SUB -7, <-126
	SUB @151, 104
	JMZ -1, #-20
	SPL 0, <402
	MOV -7, <-20
	MOV @121, 106
	MOV -7, <-20
	CMP 210, 0
	SUB 19, @10
	MOV -7, <-20
	MOV -7, <-20
	JMP <151, 104
