

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Mon Apr 15 13:14:33 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     403|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     21|     694|     527|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     194|
|Register         |        -|      -|     787|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     24|    1481|    1124|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      3|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |vlsiModel_fadd_32cud_U46  |vlsiModel_fadd_32cud  |        0|      2|  205|  203|
    |vlsiModel_fmul_32dEe_U47  |vlsiModel_fmul_32dEe  |        0|      3|  128|  129|
    |vlsiModel_mul_64sbkb_U48  |vlsiModel_mul_64sbkb  |        0|     16|  361|  195|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     21|  694|  527|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |vlsiModel_mac_mulfYi_U51  |vlsiModel_mac_mulfYi  | i0 * i1 + i2 |
    |vlsiModel_mul_muleOg_U49  |vlsiModel_mul_muleOg  |    i0 * i1   |
    |vlsiModel_mul_muleOg_U50  |vlsiModel_mul_muleOg  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_64_fu_205_p2       |     +    |      0|  0|  71|           1|          64|
    |j_12_fu_220_p2       |     +    |      0|  0|  71|           1|          64|
    |k_3_fu_245_p2        |     +    |      0|  0|  71|           1|          64|
    |p_1_fu_184_p2        |     +    |      0|  0|  24|          17|           1|
    |sum2_fu_226_p2       |     +    |      0|  0|  25|          18|          18|
    |sum5_fu_251_p2       |     +    |      0|  0|  25|          18|          18|
    |exitcond1_fu_215_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond2_fu_200_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond3_fu_179_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_240_p2   |   icmp   |      0|  0|  29|          64|          64|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 403|         312|         485|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |C_address0     |   15|          3|   17|         51|
    |C_d0           |   15|          3|   32|         96|
    |ap_NS_fsm      |  113|         24|    1|         24|
    |grp_fu_150_p1  |   15|          3|   32|         96|
    |i_reg_115      |    9|          2|   64|        128|
    |j_reg_126      |    9|          2|   64|        128|
    |k_reg_139      |    9|          2|   64|        128|
    |p_reg_104      |    9|          2|   17|         34|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  194|         41|  291|        685|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |A_load_reg_384     |  32|   0|   32|          0|
    |B_load_reg_389     |  32|   0|   32|          0|
    |C_addr_5_reg_356   |  17|   0|   17|          0|
    |ap_CS_fsm          |  23|   0|   23|          0|
    |d_load_reg_399     |  32|   0|   32|          0|
    |i_64_reg_328       |  64|   0|   64|          0|
    |i_reg_115          |  64|   0|   64|          0|
    |inneridx_reg_338   |  18|   0|   18|          0|
    |j_12_reg_351       |  64|   0|   64|          0|
    |j_reg_126          |  64|   0|   64|          0|
    |k_3_reg_364        |  64|   0|   64|          0|
    |k_reg_139          |  64|   0|   64|          0|
    |outrowidx_reg_333  |  18|   0|   18|          0|
    |p_reg_104          |  17|   0|   17|          0|
    |reg_158            |  32|   0|   32|          0|
    |reg_163            |  32|   0|   32|          0|
    |tmp_77_reg_314     |  18|   0|   18|          0|
    |tmp_78_reg_320     |  18|   0|   18|          0|
    |tmp_80_reg_343     |  18|   0|   18|          0|
    |tmp_9_reg_394      |  32|   0|   32|          0|
    |tmp_reg_301        |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 787|   0|  787|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|C_address0  | out |   17|  ap_memory |         C         |     array    |
|C_ce0       | out |    1|  ap_memory |         C         |     array    |
|C_we0       | out |    1|  ap_memory |         C         |     array    |
|C_d0        | out |   32|  ap_memory |         C         |     array    |
|C_q0        |  in |   32|  ap_memory |         C         |     array    |
|A_address0  | out |   17|  ap_memory |         A         |     array    |
|A_ce0       | out |    1|  ap_memory |         A         |     array    |
|A_q0        |  in |   32|  ap_memory |         A         |     array    |
|B_address0  | out |   17|  ap_memory |         B         |     array    |
|B_ce0       | out |    1|  ap_memory |         B         |     array    |
|B_q0        |  in |   32|  ap_memory |         B         |     array    |
|d_address0  | out |   17|  ap_memory |         d         |     array    |
|d_ce0       | out |    1|  ap_memory |         d         |     array    |
|d_q0        |  in |   32|  ap_memory |         d         |     array    |
|outrows     |  in |   64|   ap_none  |      outrows      |    scalar    |
|outcols     |  in |   64|   ap_none  |      outcols      |    scalar    |
|innerdim    |  in |   64|   ap_none  |      innerdim     |    scalar    |
+------------+-----+-----+------------+-------------------+--------------+

