<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat May  2 16:59:59 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys4:part0:1.1" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_i" SIGIS="clk" SIGNAME="External_Ports_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_pow2_0" PORT="i_clk"/>
        <CONNECTION INSTANCE="sync_t1_0" PORT="clk_pxl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="clk_div256_o" SIGIS="undef" SIGNAME="clock_div_pow2_0_o_clk_div256">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_pow2_0" PORT="o_clk_div256"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="clk_div128_o" SIGIS="undef" SIGNAME="clock_div_pow2_0_o_clk_div128">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_pow2_0" PORT="o_clk_div128"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/clock_div_pow2_0" HWVERSION="1.0" INSTANCE="clock_div_pow2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div_pow2" VLNV="xilinx.com:module_ref:clock_div_pow2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clock_div_pow2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="i_clk" SIGIS="clk" SIGNAME="External_Ports_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_clk_div2" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_clk_div4" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_clk_div8" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_clk_div16" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_clk_div32" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_clk_div64" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_clk_div128" SIGIS="undef" SIGNAME="clock_div_pow2_0_o_clk_div128">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_div128_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_clk_div256" SIGIS="undef" SIGNAME="clock_div_pow2_0_o_clk_div256">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_div256_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sync_t1_0" HWVERSION="1.0" INSTANCE="sync_t1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_t1" VLNV="xilinx.com:module_ref:sync_t1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_t1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_pxl" SIGIS="undef" SIGNAME="External_Ports_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="R" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="G" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="B" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vsync" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sync_t1_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
