// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/12/2022 23:03:51"

// 
// Device: Altera 5CEBA7F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula5Atv (
	CLOCK_50,
	KEY,
	PC_OUT,
	LEDR);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[8:0] PC_OUT;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[0]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[0]~input_o ;
wire \CLOCK_50~input_o ;
wire \gravar:detectorSub0|saidaQ~0_combout ;
wire \gravar:detectorSub0|saidaQ~q ;
wire \gravar:detectorSub0|saida~combout ;
wire \incrementaPC|Add0~1_sumout ;
wire \PC|DOUT[0]~feeder_combout ;
wire \incrementaPC|Add0~2 ;
wire \incrementaPC|Add0~5_sumout ;
wire \PC|DOUT[1]~feeder_combout ;
wire \~GND~combout ;
wire \ROM1|memROM~2_combout ;
wire \ROM1|memROM~3_combout ;
wire \ROM1|memROM~4_combout ;
wire \DEC1|Equal2~1_combout ;
wire \incrementaPC|Add0~30 ;
wire \incrementaPC|Add0~33_sumout ;
wire \PC|DOUT[8]~feeder_combout ;
wire \ROM1|memROM~11_combout ;
wire \ROM1|memROM~12_combout ;
wire \PC|DOUT[8]~DUPLICATE_q ;
wire \ROM1|memROM~9_combout ;
wire \ROM1|memROM~9_wirecell_combout ;
wire \ROM1|memROM~10_combout ;
wire \ROM1|memROM~0_combout ;
wire \ROM1|memROM~1_combout ;
wire \ROM1|memROM~5_combout ;
wire \ROM1|memROM~13_combout ;
wire \DEC1|saida[3]~2_combout ;
wire \DEC1|saida[3]~3_combout ;
wire \REGA|DOUT[7]~feeder_combout ;
wire \DEC1|Equal2~0_combout ;
wire \ULA1|saida[0]~0_combout ;
wire \DEC1|saida[5]~1_combout ;
wire \REGA|DOUT[7]~DUPLICATE_q ;
wire \RAM1|process_0~0_combout ;
wire \RAM1|ram~171_combout ;
wire \RAM1|ram~32_q ;
wire \RAM1|ram~64feeder_combout ;
wire \RAM1|ram~169_combout ;
wire \RAM1|ram~64_q ;
wire \RAM1|ram~166_combout ;
wire \RAM1|ram~170_combout ;
wire \RAM1|ram~24_q ;
wire \RAM1|ram~168_combout ;
wire \RAM1|ram~56_q ;
wire \RAM1|ram~165_combout ;
wire \RAM1|ram~167_combout ;
wire \MUX1|saida_MUX[7]~6_combout ;
wire \RAM1|ram~55_q ;
wire \RAM1|ram~63_q ;
wire \RAM1|ram~162_combout ;
wire \RAM1|ram~23_q ;
wire \RAM1|ram~31_q ;
wire \RAM1|ram~163_combout ;
wire \RAM1|ram~164_combout ;
wire \MUX1|saida_MUX[5]~4_combout ;
wire \REGA|DOUT[5]~DUPLICATE_q ;
wire \RAM1|ram~54_q ;
wire \RAM1|ram~22_q ;
wire \RAM1|ram~159_combout ;
wire \RAM1|ram~30_q ;
wire \RAM1|ram~62_q ;
wire \RAM1|ram~160_combout ;
wire \RAM1|ram~161_combout ;
wire \ROM1|memROM~14_combout ;
wire \ULA1|Add0~34_cout ;
wire \ULA1|Add0~1_sumout ;
wire \RAM1|ram~49_q ;
wire \RAM1|ram~57_q ;
wire \RAM1|ram~145_combout ;
wire \RAM1|ram~17_q ;
wire \RAM1|ram~25_q ;
wire \RAM1|ram~146_combout ;
wire \RAM1|ram~147_combout ;
wire \MUX1|saida_MUX[0]~0_combout ;
wire \ULA1|Add0~2 ;
wire \ULA1|Add0~5_sumout ;
wire \RAM1|ram~50_q ;
wire \RAM1|ram~18_q ;
wire \RAM1|ram~148_combout ;
wire \RAM1|ram~58_q ;
wire \RAM1|ram~26_q ;
wire \RAM1|ram~149_combout ;
wire \RAM1|ram~150_combout ;
wire \MUX1|saida_MUX[1]~1_combout ;
wire \ULA1|Add0~6 ;
wire \ULA1|Add0~9_sumout ;
wire \RAM1|ram~19_q ;
wire \RAM1|ram~27_q ;
wire \RAM1|ram~152_combout ;
wire \RAM1|ram~51feeder_combout ;
wire \RAM1|ram~51_q ;
wire \RAM1|ram~59_q ;
wire \RAM1|ram~151_combout ;
wire \MUX1|saida_MUX[2]~7_combout ;
wire \ULA1|Add0~10 ;
wire \ULA1|Add0~13_sumout ;
wire \RAM1|ram~20_q ;
wire \RAM1|ram~52_q ;
wire \RAM1|ram~153_combout ;
wire \RAM1|ram~60_q ;
wire \RAM1|ram~28_q ;
wire \RAM1|ram~154_combout ;
wire \RAM1|ram~155_combout ;
wire \MUX1|saida_MUX[3]~2_combout ;
wire \ULA1|Add0~14 ;
wire \ULA1|Add0~17_sumout ;
wire \REGA|DOUT[4]~feeder_combout ;
wire \MUX1|saida_MUX[4]~3_combout ;
wire \REGA|DOUT[4]~DUPLICATE_q ;
wire \RAM1|ram~53_q ;
wire \RAM1|ram~61_q ;
wire \RAM1|ram~156_combout ;
wire \RAM1|ram~29_q ;
wire \RAM1|ram~21_q ;
wire \RAM1|ram~157_combout ;
wire \RAM1|ram~158_combout ;
wire \ULA1|Add0~18 ;
wire \ULA1|Add0~21_sumout ;
wire \REGA|DOUT[5]~feeder_combout ;
wire \ULA1|Add0~22 ;
wire \ULA1|Add0~25_sumout ;
wire \REGA|DOUT[6]~feeder_combout ;
wire \MUX1|saida_MUX[6]~5_combout ;
wire \ULA1|Add0~26 ;
wire \ULA1|Add0~29_sumout ;
wire \DEC1|saida~0_combout ;
wire \FLGZERO|DOUT~0_combout ;
wire \FLGZERO|DOUT~2_combout ;
wire \FLGZERO|DOUT~1_combout ;
wire \FLGZERO|DOUT~3_combout ;
wire \FLGZERO|DOUT~4_combout ;
wire \FLGZERO|DOUT~5_combout ;
wire \FLGZERO|DOUT~6_combout ;
wire \FLGZERO|DOUT~q ;
wire \DEC1|logica_desvio~0_combout ;
wire \ROM1|memROM~6_combout ;
wire \ROM1|memROM~8_combout ;
wire \PC|DOUT[1]~DUPLICATE_q ;
wire \incrementaPC|Add0~6 ;
wire \incrementaPC|Add0~9_sumout ;
wire \PC|DOUT[2]~feeder_combout ;
wire \PC|DOUT[2]~DUPLICATE_q ;
wire \incrementaPC|Add0~10 ;
wire \incrementaPC|Add0~13_sumout ;
wire \PC|DOUT[3]~feeder_combout ;
wire \PC|DOUT[3]~DUPLICATE_q ;
wire \incrementaPC|Add0~14 ;
wire \incrementaPC|Add0~17_sumout ;
wire \PC|DOUT[4]~feeder_combout ;
wire \PC|DOUT[4]~DUPLICATE_q ;
wire \incrementaPC|Add0~18 ;
wire \incrementaPC|Add0~21_sumout ;
wire \PC|DOUT[5]~feeder_combout ;
wire \PC|DOUT[5]~DUPLICATE_q ;
wire \incrementaPC|Add0~22 ;
wire \incrementaPC|Add0~25_sumout ;
wire \PC|DOUT[6]~feeder_combout ;
wire \PC|DOUT[6]~DUPLICATE_q ;
wire \incrementaPC|Add0~26 ;
wire \incrementaPC|Add0~29_sumout ;
wire \PC|DOUT[7]~feeder_combout ;
wire \PC|DOUT[7]~DUPLICATE_q ;
wire \ROM1|memROM~15_combout ;
wire \ROM1|memROM~7_combout ;
wire \PC|DOUT[0]~DUPLICATE_q ;
wire [8:0] \PC|DOUT ;
wire [7:0] \REGA|DOUT ;


// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\PC|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\PC|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N59
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\PC|DOUT[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\REGA|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \LEDR[1]~output (
	.i(\REGA|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[2]~output (
	.i(\REGA|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \LEDR[3]~output (
	.i(\REGA|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N53
cyclonev_io_obuf \LEDR[4]~output (
	.i(\REGA|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\REGA|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \LEDR[6]~output (
	.i(\REGA|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\REGA|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N62
cyclonev_io_obuf \LEDR[8]~output (
	.i(\DEC1|saida~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y81_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(\DEC1|logica_desvio~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N4
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N55
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N42
cyclonev_lcell_comb \gravar:detectorSub0|saidaQ~0 (
// Equation(s):
// \gravar:detectorSub0|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ~0 .extended_lut = "off";
defparam \gravar:detectorSub0|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \gravar:detectorSub0|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N44
dffeas \gravar:detectorSub0|saidaQ (
	.clk(\CLOCK_50~input_o ),
	.d(\gravar:detectorSub0|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gravar:detectorSub0|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gravar:detectorSub0|saidaQ .is_wysiwyg = "true";
defparam \gravar:detectorSub0|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N45
cyclonev_lcell_comb \gravar:detectorSub0|saida (
// Equation(s):
// \gravar:detectorSub0|saida~combout  = LCELL(( !\KEY[0]~input_o  & ( !\gravar:detectorSub0|saidaQ~q  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\gravar:detectorSub0|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gravar:detectorSub0|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gravar:detectorSub0|saida .extended_lut = "off";
defparam \gravar:detectorSub0|saida .lut_mask = 64'hFFFF000000000000;
defparam \gravar:detectorSub0|saida .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N30
cyclonev_lcell_comb \incrementaPC|Add0~1 (
// Equation(s):
// \incrementaPC|Add0~1_sumout  = SUM(( \PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \incrementaPC|Add0~2  = CARRY(( \PC|DOUT[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~1_sumout ),
	.cout(\incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~1 .extended_lut = "off";
defparam \incrementaPC|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N15
cyclonev_lcell_comb \PC|DOUT[0]~feeder (
// Equation(s):
// \PC|DOUT[0]~feeder_combout  = ( \incrementaPC|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\incrementaPC|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[0]~feeder .extended_lut = "off";
defparam \PC|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N33
cyclonev_lcell_comb \incrementaPC|Add0~5 (
// Equation(s):
// \incrementaPC|Add0~5_sumout  = SUM(( \PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~2  ))
// \incrementaPC|Add0~6  = CARRY(( \PC|DOUT[1]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~5_sumout ),
	.cout(\incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~5 .extended_lut = "off";
defparam \incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N48
cyclonev_lcell_comb \PC|DOUT[1]~feeder (
// Equation(s):
// \PC|DOUT[1]~feeder_combout  = ( \incrementaPC|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\incrementaPC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[1]~feeder .extended_lut = "off";
defparam \PC|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N18
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N6
cyclonev_lcell_comb \ROM1|memROM~2 (
// Equation(s):
// \ROM1|memROM~2_combout  = ( \PC|DOUT[2]~DUPLICATE_q  & ( (!\PC|DOUT[0]~DUPLICATE_q  & (\PC|DOUT[1]~DUPLICATE_q )) # (\PC|DOUT[0]~DUPLICATE_q  & ((\PC|DOUT[3]~DUPLICATE_q ))) ) ) # ( !\PC|DOUT[2]~DUPLICATE_q  & ( (!\PC|DOUT[3]~DUPLICATE_q  & 
// ((\PC|DOUT[1]~DUPLICATE_q ))) # (\PC|DOUT[3]~DUPLICATE_q  & (!\PC|DOUT[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~2 .extended_lut = "off";
defparam \ROM1|memROM~2 .lut_mask = 64'h0FCC0FCC0C3F0C3F;
defparam \ROM1|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N36
cyclonev_lcell_comb \ROM1|memROM~3 (
// Equation(s):
// \ROM1|memROM~3_combout  = ( \PC|DOUT[0]~DUPLICATE_q  & ( (!\PC|DOUT[2]~DUPLICATE_q  & (!\PC|DOUT[1]~DUPLICATE_q  $ (\PC|DOUT[3]~DUPLICATE_q ))) # (\PC|DOUT[2]~DUPLICATE_q  & (\PC|DOUT[1]~DUPLICATE_q  & !\PC|DOUT[3]~DUPLICATE_q )) ) ) # ( 
// !\PC|DOUT[0]~DUPLICATE_q  & ( (!\PC|DOUT[1]~DUPLICATE_q  & (!\PC|DOUT[2]~DUPLICATE_q  $ (\PC|DOUT[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~3 .extended_lut = "off";
defparam \ROM1|memROM~3 .lut_mask = 64'hC030C030C30CC30C;
defparam \ROM1|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N12
cyclonev_lcell_comb \ROM1|memROM~4 (
// Equation(s):
// \ROM1|memROM~4_combout  = ( !\PC|DOUT[0]~DUPLICATE_q  & ( \PC|DOUT[2]~DUPLICATE_q  & ( (!\PC|DOUT[3]~DUPLICATE_q  & \PC|DOUT[1]~DUPLICATE_q ) ) ) ) # ( !\PC|DOUT[0]~DUPLICATE_q  & ( !\PC|DOUT[2]~DUPLICATE_q  & ( (\PC|DOUT[3]~DUPLICATE_q  & 
// \PC|DOUT[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\PC|DOUT[0]~DUPLICATE_q ),
	.dataf(!\PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~4 .extended_lut = "off";
defparam \ROM1|memROM~4 .lut_mask = 64'h000F000000F00000;
defparam \ROM1|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N57
cyclonev_lcell_comb \DEC1|Equal2~1 (
// Equation(s):
// \DEC1|Equal2~1_combout  = ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~3_combout  & (!\ROM1|memROM~2_combout  & \ROM1|memROM~6_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|Equal2~1 .extended_lut = "off";
defparam \DEC1|Equal2~1 .lut_mask = 64'h00C000C000000000;
defparam \DEC1|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N51
cyclonev_lcell_comb \incrementaPC|Add0~29 (
// Equation(s):
// \incrementaPC|Add0~29_sumout  = SUM(( \PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~26  ))
// \incrementaPC|Add0~30  = CARRY(( \PC|DOUT[7]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~29_sumout ),
	.cout(\incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~29 .extended_lut = "off";
defparam \incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N54
cyclonev_lcell_comb \incrementaPC|Add0~33 (
// Equation(s):
// \incrementaPC|Add0~33_sumout  = SUM(( \PC|DOUT[8]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~33 .extended_lut = "off";
defparam \incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N27
cyclonev_lcell_comb \PC|DOUT[8]~feeder (
// Equation(s):
// \PC|DOUT[8]~feeder_combout  = \incrementaPC|Add0~33_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\incrementaPC|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[8]~feeder .extended_lut = "off";
defparam \PC|DOUT[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC|DOUT[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N6
cyclonev_lcell_comb \ROM1|memROM~11 (
// Equation(s):
// \ROM1|memROM~11_combout  = ( !\PC|DOUT[3]~DUPLICATE_q  & ( \PC|DOUT[2]~DUPLICATE_q  & ( !\PC|DOUT[0]~DUPLICATE_q  $ (!\PC|DOUT[1]~DUPLICATE_q ) ) ) ) # ( \PC|DOUT[3]~DUPLICATE_q  & ( !\PC|DOUT[2]~DUPLICATE_q  & ( (!\PC|DOUT[0]~DUPLICATE_q  & 
// \PC|DOUT[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\PC|DOUT[3]~DUPLICATE_q ),
	.dataf(!\PC|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~11 .extended_lut = "off";
defparam \ROM1|memROM~11 .lut_mask = 64'h000000F00FF00000;
defparam \ROM1|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N48
cyclonev_lcell_comb \ROM1|memROM~12 (
// Equation(s):
// \ROM1|memROM~12_combout  = ( \ROM1|memROM~6_combout  & ( \ROM1|memROM~11_combout  ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~12 .extended_lut = "off";
defparam \ROM1|memROM~12 .lut_mask = 64'h0000000033333333;
defparam \ROM1|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N29
dffeas \PC|DOUT[8]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[8]~feeder_combout ),
	.asdata(\ROM1|memROM~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N16
dffeas \PC|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[0]~feeder_combout ),
	.asdata(\ROM1|memROM~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[0] .is_wysiwyg = "true";
defparam \PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N49
dffeas \PC|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[1]~feeder_combout ),
	.asdata(\ROM1|memROM~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[1] .is_wysiwyg = "true";
defparam \PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N24
cyclonev_lcell_comb \ROM1|memROM~9 (
// Equation(s):
// \ROM1|memROM~9_combout  = ( \ROM1|memROM~6_combout  & ( (!\PC|DOUT [0] $ (((!\PC|DOUT[3]~DUPLICATE_q ) # (\PC|DOUT [2])))) # (\PC|DOUT [1]) ) ) # ( !\ROM1|memROM~6_combout  )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [0]),
	.datac(!\PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9 .extended_lut = "off";
defparam \ROM1|memROM~9 .lut_mask = 64'hFFFFFFFF39FF39FF;
defparam \ROM1|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N27
cyclonev_lcell_comb \ROM1|memROM~9_wirecell (
// Equation(s):
// \ROM1|memROM~9_wirecell_combout  = ( !\ROM1|memROM~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~9_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~9_wirecell .extended_lut = "off";
defparam \ROM1|memROM~9_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \ROM1|memROM~9_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N40
dffeas \PC|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[2]~feeder_combout ),
	.asdata(\ROM1|memROM~9_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2] .is_wysiwyg = "true";
defparam \PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N0
cyclonev_lcell_comb \ROM1|memROM~10 (
// Equation(s):
// \ROM1|memROM~10_combout  = ( \ROM1|memROM~6_combout  & ( (!\PC|DOUT [1] & ((!\PC|DOUT [2] & (!\PC|DOUT [3] & \PC|DOUT [0])) # (\PC|DOUT [2] & (\PC|DOUT [3] & !\PC|DOUT [0])))) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [0]),
	.datad(!\PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~10 .extended_lut = "off";
defparam \ROM1|memROM~10 .lut_mask = 64'h0000000018001800;
defparam \ROM1|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N4
dffeas \PC|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[3]~feeder_combout ),
	.asdata(\ROM1|memROM~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3] .is_wysiwyg = "true";
defparam \PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N57
cyclonev_lcell_comb \ROM1|memROM~0 (
// Equation(s):
// \ROM1|memROM~0_combout  = ( \PC|DOUT [0] & ( (!\PC|DOUT [3] & ((!\PC|DOUT [1]))) # (\PC|DOUT [3] & (!\PC|DOUT [2] & \PC|DOUT [1])) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [3]),
	.datac(!\PC|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~0 .extended_lut = "off";
defparam \ROM1|memROM~0 .lut_mask = 64'h00000000C2C2C2C2;
defparam \ROM1|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N8
dffeas \PC|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4] .is_wysiwyg = "true";
defparam \PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N46
dffeas \PC|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7] .is_wysiwyg = "true";
defparam \PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N44
dffeas \PC|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6] .is_wysiwyg = "true";
defparam \PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N12
cyclonev_lcell_comb \ROM1|memROM~1 (
// Equation(s):
// \ROM1|memROM~1_combout  = ( !\PC|DOUT [6] & ( (!\PC|DOUT [4] & (!\PC|DOUT [5] & !\PC|DOUT [7])) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~1 .extended_lut = "off";
defparam \ROM1|memROM~1 .lut_mask = 64'hC000C00000000000;
defparam \ROM1|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N15
cyclonev_lcell_comb \ROM1|memROM~5 (
// Equation(s):
// \ROM1|memROM~5_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~1_combout  & ( !\PC|DOUT[8]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ROM1|memROM~0_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~5 .extended_lut = "off";
defparam \ROM1|memROM~5 .lut_mask = 64'h000000000000F0F0;
defparam \ROM1|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N42
cyclonev_lcell_comb \ROM1|memROM~13 (
// Equation(s):
// \ROM1|memROM~13_combout  = ( \ROM1|memROM~3_combout  & ( \ROM1|memROM~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~13 .extended_lut = "off";
defparam \ROM1|memROM~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM1|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N12
cyclonev_lcell_comb \DEC1|saida[3]~2 (
// Equation(s):
// \DEC1|saida[3]~2_combout  = ( \ROM1|memROM~2_combout  & ( (\ROM1|memROM~6_combout  & \ROM1|memROM~4_combout ) ) ) # ( !\ROM1|memROM~2_combout  & ( \ROM1|memROM~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~6_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|saida[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|saida[3]~2 .extended_lut = "off";
defparam \DEC1|saida[3]~2 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \DEC1|saida[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N27
cyclonev_lcell_comb \DEC1|saida[3]~3 (
// Equation(s):
// \DEC1|saida[3]~3_combout  = ( \DEC1|saida[3]~2_combout  ) # ( !\DEC1|saida[3]~2_combout  & ( !\ROM1|memROM~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DEC1|saida[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|saida[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|saida[3]~3 .extended_lut = "off";
defparam \DEC1|saida[3]~3 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \DEC1|saida[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N15
cyclonev_lcell_comb \REGA|DOUT[7]~feeder (
// Equation(s):
// \REGA|DOUT[7]~feeder_combout  = ( \ULA1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGA|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGA|DOUT[7]~feeder .extended_lut = "off";
defparam \REGA|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGA|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N33
cyclonev_lcell_comb \DEC1|Equal2~0 (
// Equation(s):
// \DEC1|Equal2~0_combout  = ( !\PC|DOUT[8]~DUPLICATE_q  & ( !\ROM1|memROM~4_combout  & ( (!\ROM1|memROM~0_combout  & (\ROM1|memROM~1_combout  & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~3_combout ))) ) ) )

	.dataa(!\ROM1|memROM~0_combout ),
	.datab(!\ROM1|memROM~1_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\PC|DOUT[8]~DUPLICATE_q ),
	.dataf(!\ROM1|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|Equal2~0 .extended_lut = "off";
defparam \DEC1|Equal2~0 .lut_mask = 64'h2000000000000000;
defparam \DEC1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N6
cyclonev_lcell_comb \ULA1|saida[0]~0 (
// Equation(s):
// \ULA1|saida[0]~0_combout  = ( \ROM1|memROM~0_combout  & ( !\PC|DOUT[8]~DUPLICATE_q  & ( (\ROM1|memROM~1_combout  & (!\ROM1|memROM~3_combout  & !\ROM1|memROM~4_combout )) ) ) ) # ( !\ROM1|memROM~0_combout  & ( !\PC|DOUT[8]~DUPLICATE_q  & ( 
// (\ROM1|memROM~1_combout  & (!\ROM1|memROM~3_combout  & (!\ROM1|memROM~2_combout  & !\ROM1|memROM~4_combout ))) ) ) )

	.dataa(!\ROM1|memROM~1_combout ),
	.datab(!\ROM1|memROM~3_combout ),
	.datac(!\ROM1|memROM~2_combout ),
	.datad(!\ROM1|memROM~4_combout ),
	.datae(!\ROM1|memROM~0_combout ),
	.dataf(!\PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA1|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA1|saida[0]~0 .extended_lut = "off";
defparam \ULA1|saida[0]~0 .lut_mask = 64'h4000440000000000;
defparam \ULA1|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N36
cyclonev_lcell_comb \DEC1|saida[5]~1 (
// Equation(s):
// \DEC1|saida[5]~1_combout  = ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~1_combout  & ( (!\PC|DOUT[8]~DUPLICATE_q  & (!\ROM1|memROM~2_combout  $ (((\ROM1|memROM~3_combout ) # (\ROM1|memROM~0_combout ))))) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\ROM1|memROM~0_combout ),
	.datac(!\PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\ROM1|memROM~3_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|saida[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|saida[5]~1 .extended_lut = "off";
defparam \DEC1|saida[5]~1 .lut_mask = 64'h0000000090500000;
defparam \DEC1|saida[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N16
dffeas \REGA|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\REGA|DOUT[7]~feeder_combout ),
	.asdata(\MUX1|saida_MUX[7]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \REGA|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N36
cyclonev_lcell_comb \RAM1|process_0~0 (
// Equation(s):
// \RAM1|process_0~0_combout  = ( \ROM1|memROM~11_combout  & ( (!\ROM1|memROM~2_combout  & (!\PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~1_combout  & \ROM1|memROM~0_combout ))) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|process_0~0 .extended_lut = "off";
defparam \RAM1|process_0~0 .lut_mask = 64'h0000000000080008;
defparam \RAM1|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N6
cyclonev_lcell_comb \RAM1|ram~171 (
// Equation(s):
// \RAM1|ram~171_combout  = ( \RAM1|process_0~0_combout  & ( \DEC1|Equal2~1_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~8_combout  & (\ROM1|memROM~7_combout  & \ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\DEC1|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~171 .extended_lut = "off";
defparam \RAM1|ram~171 .lut_mask = 64'h0000000000000008;
defparam \RAM1|ram~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N40
dffeas \RAM1|ram~32 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~32 .is_wysiwyg = "true";
defparam \RAM1|ram~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y43_N51
cyclonev_lcell_comb \RAM1|ram~64feeder (
// Equation(s):
// \RAM1|ram~64feeder_combout  = \REGA|DOUT[7]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGA|DOUT[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~64feeder .extended_lut = "off";
defparam \RAM1|ram~64feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM1|ram~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y43_N6
cyclonev_lcell_comb \RAM1|ram~169 (
// Equation(s):
// \RAM1|ram~169_combout  = ( \RAM1|process_0~0_combout  & ( \DEC1|Equal2~1_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~7_combout  & (!\ROM1|memROM~9_combout  & !\ROM1|memROM~8_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~7_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\DEC1|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~169 .extended_lut = "off";
defparam \RAM1|ram~169 .lut_mask = 64'h0000000000002000;
defparam \RAM1|ram~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y43_N52
dffeas \RAM1|ram~64 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RAM1|ram~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~64 .is_wysiwyg = "true";
defparam \RAM1|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N0
cyclonev_lcell_comb \RAM1|ram~166 (
// Equation(s):
// \RAM1|ram~166_combout  = ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~32_q ) ) ) # ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~64_q ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\RAM1|ram~32_q ),
	.datad(!\RAM1|ram~64_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~166 .extended_lut = "off";
defparam \RAM1|ram~166 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \RAM1|ram~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N51
cyclonev_lcell_comb \RAM1|ram~170 (
// Equation(s):
// \RAM1|ram~170_combout  = ( \RAM1|process_0~0_combout  & ( \DEC1|Equal2~1_combout  & ( (!\ROM1|memROM~7_combout  & (!\ROM1|memROM~8_combout  & (\ROM1|memROM~9_combout  & !\ROM1|memROM~10_combout ))) ) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\DEC1|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~170 .extended_lut = "off";
defparam \RAM1|ram~170 .lut_mask = 64'h0000000000000800;
defparam \RAM1|ram~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N17
dffeas \RAM1|ram~24 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~24 .is_wysiwyg = "true";
defparam \RAM1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N0
cyclonev_lcell_comb \RAM1|ram~168 (
// Equation(s):
// \RAM1|ram~168_combout  = ( \RAM1|process_0~0_combout  & ( \DEC1|Equal2~1_combout  & ( (!\ROM1|memROM~10_combout  & (!\ROM1|memROM~8_combout  & (!\ROM1|memROM~7_combout  & !\ROM1|memROM~9_combout ))) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\ROM1|memROM~9_combout ),
	.datae(!\RAM1|process_0~0_combout ),
	.dataf(!\DEC1|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~168 .extended_lut = "off";
defparam \RAM1|ram~168 .lut_mask = 64'h0000000000008000;
defparam \RAM1|ram~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N1
dffeas \RAM1|ram~56 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~56 .is_wysiwyg = "true";
defparam \RAM1|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N33
cyclonev_lcell_comb \RAM1|ram~165 (
// Equation(s):
// \RAM1|ram~165_combout  = ( \ROM1|memROM~9_combout  & ( (\RAM1|ram~24_q  & !\ROM1|memROM~10_combout ) ) ) # ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~56_q ) ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~24_q ),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM1|ram~56_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~165 .extended_lut = "off";
defparam \RAM1|ram~165 .lut_mask = 64'h00F000F030303030;
defparam \RAM1|ram~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N3
cyclonev_lcell_comb \RAM1|ram~167 (
// Equation(s):
// \RAM1|ram~167_combout  = ( \RAM1|ram~165_combout  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~7_combout ) # (\RAM1|ram~166_combout ))) ) ) # ( !\RAM1|ram~165_combout  & ( (!\ROM1|memROM~8_combout  & (\ROM1|memROM~7_combout  & \RAM1|ram~166_combout )) 
// ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~166_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~167 .extended_lut = "off";
defparam \RAM1|ram~167 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \RAM1|ram~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N54
cyclonev_lcell_comb \MUX1|saida_MUX[7]~6 (
// Equation(s):
// \MUX1|saida_MUX[7]~6_combout  = ( \RAM1|ram~167_combout  & ( !\DEC1|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(!\DEC1|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[7]~6 .extended_lut = "off";
defparam \MUX1|saida_MUX[7]~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \MUX1|saida_MUX[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N17
dffeas \REGA|DOUT[7] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\REGA|DOUT[7]~feeder_combout ),
	.asdata(\MUX1|saida_MUX[7]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[7] .is_wysiwyg = "true";
defparam \REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N46
dffeas \RAM1|ram~55 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~55 .is_wysiwyg = "true";
defparam \RAM1|ram~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N43
dffeas \RAM1|ram~63 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~63 .is_wysiwyg = "true";
defparam \RAM1|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N0
cyclonev_lcell_comb \RAM1|ram~162 (
// Equation(s):
// \RAM1|ram~162_combout  = ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~7_combout  & (\RAM1|ram~55_q )) # (\ROM1|memROM~7_combout  & ((\RAM1|ram~63_q ))) ) )

	.dataa(!\RAM1|ram~55_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~7_combout ),
	.datad(!\RAM1|ram~63_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~162 .extended_lut = "off";
defparam \RAM1|ram~162 .lut_mask = 64'h505F505F00000000;
defparam \RAM1|ram~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N31
dffeas \RAM1|ram~23 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~23 .is_wysiwyg = "true";
defparam \RAM1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N34
dffeas \RAM1|ram~31 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~31 .is_wysiwyg = "true";
defparam \RAM1|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N12
cyclonev_lcell_comb \RAM1|ram~163 (
// Equation(s):
// \RAM1|ram~163_combout  = ( \ROM1|memROM~7_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM1|ram~31_q  ) ) ) # ( !\ROM1|memROM~7_combout  & ( !\ROM1|memROM~8_combout  & ( \RAM1|ram~23_q  ) ) )

	.dataa(!\RAM1|ram~23_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~31_q ),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~163 .extended_lut = "off";
defparam \RAM1|ram~163 .lut_mask = 64'h555500FF00000000;
defparam \RAM1|ram~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N57
cyclonev_lcell_comb \RAM1|ram~164 (
// Equation(s):
// \RAM1|ram~164_combout  = ( \RAM1|ram~162_combout  & ( \RAM1|ram~163_combout  & ( !\ROM1|memROM~10_combout  ) ) ) # ( !\RAM1|ram~162_combout  & ( \RAM1|ram~163_combout  & ( (!\ROM1|memROM~10_combout  & \ROM1|memROM~9_combout ) ) ) ) # ( 
// \RAM1|ram~162_combout  & ( !\RAM1|ram~163_combout  & ( (!\ROM1|memROM~10_combout  & !\ROM1|memROM~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~10_combout ),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(gnd),
	.datae(!\RAM1|ram~162_combout ),
	.dataf(!\RAM1|ram~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~164 .extended_lut = "off";
defparam \RAM1|ram~164 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \RAM1|ram~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N3
cyclonev_lcell_comb \MUX1|saida_MUX[5]~4 (
// Equation(s):
// \MUX1|saida_MUX[5]~4_combout  = ( \RAM1|ram~161_combout  & ( !\DEC1|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DEC1|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[5]~4 .extended_lut = "off";
defparam \MUX1|saida_MUX[5]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \MUX1|saida_MUX[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y43_N1
dffeas \REGA|DOUT[5]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\REGA|DOUT[5]~feeder_combout ),
	.asdata(\MUX1|saida_MUX[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \REGA|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N56
dffeas \RAM1|ram~54 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~54 .is_wysiwyg = "true";
defparam \RAM1|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N19
dffeas \RAM1|ram~22 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~22 .is_wysiwyg = "true";
defparam \RAM1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N51
cyclonev_lcell_comb \RAM1|ram~159 (
// Equation(s):
// \RAM1|ram~159_combout  = ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~22_q ) ) ) # ( !\ROM1|memROM~9_combout  & ( (\RAM1|ram~54_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(!\RAM1|ram~54_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~10_combout ),
	.datad(!\RAM1|ram~22_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~159 .extended_lut = "off";
defparam \RAM1|ram~159 .lut_mask = 64'h5050505000F000F0;
defparam \RAM1|ram~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N25
dffeas \RAM1|ram~30 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~30 .is_wysiwyg = "true";
defparam \RAM1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y43_N49
dffeas \RAM1|ram~62 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~62 .is_wysiwyg = "true";
defparam \RAM1|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N24
cyclonev_lcell_comb \RAM1|ram~160 (
// Equation(s):
// \RAM1|ram~160_combout  = ( \RAM1|ram~62_q  & ( \ROM1|memROM~9_combout  & ( (\RAM1|ram~30_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( !\RAM1|ram~62_q  & ( \ROM1|memROM~9_combout  & ( (\RAM1|ram~30_q  & !\ROM1|memROM~10_combout ) ) ) ) # ( \RAM1|ram~62_q  & ( 
// !\ROM1|memROM~9_combout  & ( !\ROM1|memROM~10_combout  ) ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~30_q ),
	.datac(gnd),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM1|ram~62_q ),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~160 .extended_lut = "off";
defparam \RAM1|ram~160 .lut_mask = 64'h0000FF0033003300;
defparam \RAM1|ram~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N18
cyclonev_lcell_comb \RAM1|ram~161 (
// Equation(s):
// \RAM1|ram~161_combout  = ( \ROM1|memROM~7_combout  & ( \RAM1|ram~160_combout  & ( !\ROM1|memROM~8_combout  ) ) ) # ( !\ROM1|memROM~7_combout  & ( \RAM1|ram~160_combout  & ( (\RAM1|ram~159_combout  & !\ROM1|memROM~8_combout ) ) ) ) # ( 
// !\ROM1|memROM~7_combout  & ( !\RAM1|ram~160_combout  & ( (\RAM1|ram~159_combout  & !\ROM1|memROM~8_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM1|ram~159_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(!\ROM1|memROM~7_combout ),
	.dataf(!\RAM1|ram~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~161 .extended_lut = "off";
defparam \RAM1|ram~161 .lut_mask = 64'h0F0000000F00FF00;
defparam \RAM1|ram~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N18
cyclonev_lcell_comb \ROM1|memROM~14 (
// Equation(s):
// \ROM1|memROM~14_combout  = ( \ROM1|memROM~0_combout  & ( \ROM1|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM1|memROM~0_combout ),
	.dataf(!\ROM1|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~14 .extended_lut = "off";
defparam \ROM1|memROM~14 .lut_mask = 64'h000000000000FFFF;
defparam \ROM1|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N28
dffeas \PC|DOUT[8] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[8]~feeder_combout ),
	.asdata(\ROM1|memROM~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8] .is_wysiwyg = "true";
defparam \PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N30
cyclonev_lcell_comb \ULA1|Add0~34 (
// Equation(s):
// \ULA1|Add0~34_cout  = CARRY(( ((!\ROM1|memROM~13_combout ) # ((!\PC|DOUT [8] & \ROM1|memROM~14_combout ))) # (\DEC1|saida[3]~2_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(!\DEC1|saida[3]~2_combout ),
	.datab(!\ROM1|memROM~13_combout ),
	.datac(!\PC|DOUT [8]),
	.datad(!\ROM1|memROM~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ULA1|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~34 .extended_lut = "off";
defparam \ULA1|Add0~34 .lut_mask = 64'h000000000000DDFD;
defparam \ULA1|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N33
cyclonev_lcell_comb \ULA1|Add0~1 (
// Equation(s):
// \ULA1|Add0~1_sumout  = SUM(( !\MUX1|saida_MUX[0]~0_combout  $ (((!\DEC1|saida[3]~2_combout  & (\ROM1|memROM~13_combout  & !\ROM1|memROM~5_combout )))) ) + ( \REGA|DOUT [0] ) + ( \ULA1|Add0~34_cout  ))
// \ULA1|Add0~2  = CARRY(( !\MUX1|saida_MUX[0]~0_combout  $ (((!\DEC1|saida[3]~2_combout  & (\ROM1|memROM~13_combout  & !\ROM1|memROM~5_combout )))) ) + ( \REGA|DOUT [0] ) + ( \ULA1|Add0~34_cout  ))

	.dataa(!\DEC1|saida[3]~2_combout ),
	.datab(!\ROM1|memROM~13_combout ),
	.datac(!\ROM1|memROM~5_combout ),
	.datad(!\MUX1|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\REGA|DOUT [0]),
	.datag(gnd),
	.cin(\ULA1|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~1_sumout ),
	.cout(\ULA1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~1 .extended_lut = "off";
defparam \ULA1|Add0~1 .lut_mask = 64'h0000FF000000DF20;
defparam \ULA1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N35
dffeas \REGA|DOUT[0] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\ULA1|Add0~1_sumout ),
	.asdata(\MUX1|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[0] .is_wysiwyg = "true";
defparam \REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N10
dffeas \RAM1|ram~49 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~49 .is_wysiwyg = "true";
defparam \RAM1|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N11
dffeas \RAM1|ram~57 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~57 .is_wysiwyg = "true";
defparam \RAM1|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N9
cyclonev_lcell_comb \RAM1|ram~145 (
// Equation(s):
// \RAM1|ram~145_combout  = ( \ROM1|memROM~7_combout  & ( (!\ROM1|memROM~8_combout  & \RAM1|ram~57_q ) ) ) # ( !\ROM1|memROM~7_combout  & ( (!\ROM1|memROM~8_combout  & \RAM1|ram~49_q ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~49_q ),
	.datad(!\RAM1|ram~57_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~145 .extended_lut = "off";
defparam \RAM1|ram~145 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \RAM1|ram~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N14
dffeas \RAM1|ram~17 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~17 .is_wysiwyg = "true";
defparam \RAM1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N35
dffeas \RAM1|ram~25 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~25 .is_wysiwyg = "true";
defparam \RAM1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N33
cyclonev_lcell_comb \RAM1|ram~146 (
// Equation(s):
// \RAM1|ram~146_combout  = ( \ROM1|memROM~7_combout  & ( (!\ROM1|memROM~8_combout  & \RAM1|ram~25_q ) ) ) # ( !\ROM1|memROM~7_combout  & ( (!\ROM1|memROM~8_combout  & \RAM1|ram~17_q ) ) )

	.dataa(!\ROM1|memROM~8_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~17_q ),
	.datad(!\RAM1|ram~25_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~146 .extended_lut = "off";
defparam \RAM1|ram~146 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \RAM1|ram~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N51
cyclonev_lcell_comb \RAM1|ram~147 (
// Equation(s):
// \RAM1|ram~147_combout  = ( \RAM1|ram~146_combout  & ( (!\ROM1|memROM~10_combout  & ((\RAM1|ram~145_combout ) # (\ROM1|memROM~9_combout ))) ) ) # ( !\RAM1|ram~146_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM1|ram~145_combout  & !\ROM1|memROM~10_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~9_combout ),
	.datac(!\RAM1|ram~145_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~147 .extended_lut = "off";
defparam \RAM1|ram~147 .lut_mask = 64'h0C000C003F003F00;
defparam \RAM1|ram~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N54
cyclonev_lcell_comb \MUX1|saida_MUX[0]~0 (
// Equation(s):
// \MUX1|saida_MUX[0]~0_combout  = ( \RAM1|ram~147_combout  & ( (!\DEC1|Equal2~0_combout ) # (\ROM1|memROM~7_combout ) ) ) # ( !\RAM1|ram~147_combout  & ( (\ROM1|memROM~7_combout  & \DEC1|Equal2~0_combout ) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\DEC1|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[0]~0 .extended_lut = "off";
defparam \MUX1|saida_MUX[0]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \MUX1|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N36
cyclonev_lcell_comb \ULA1|Add0~5 (
// Equation(s):
// \ULA1|Add0~5_sumout  = SUM(( !\MUX1|saida_MUX[1]~1_combout  $ (((!\DEC1|saida[3]~3_combout  & ((!\ROM1|memROM~14_combout ) # (\PC|DOUT [8]))))) ) + ( \REGA|DOUT [1] ) + ( \ULA1|Add0~2  ))
// \ULA1|Add0~6  = CARRY(( !\MUX1|saida_MUX[1]~1_combout  $ (((!\DEC1|saida[3]~3_combout  & ((!\ROM1|memROM~14_combout ) # (\PC|DOUT [8]))))) ) + ( \REGA|DOUT [1] ) + ( \ULA1|Add0~2  ))

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\PC|DOUT [8]),
	.datac(!\DEC1|saida[3]~3_combout ),
	.datad(!\MUX1|saida_MUX[1]~1_combout ),
	.datae(gnd),
	.dataf(!\REGA|DOUT [1]),
	.datag(gnd),
	.cin(\ULA1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~5_sumout ),
	.cout(\ULA1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~5 .extended_lut = "off";
defparam \ULA1|Add0~5 .lut_mask = 64'h0000FF0000004FB0;
defparam \ULA1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N38
dffeas \REGA|DOUT[1] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\ULA1|Add0~5_sumout ),
	.asdata(\MUX1|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[1] .is_wysiwyg = "true";
defparam \REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N5
dffeas \RAM1|ram~50 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~50 .is_wysiwyg = "true";
defparam \RAM1|ram~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N17
dffeas \RAM1|ram~18 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~18 .is_wysiwyg = "true";
defparam \RAM1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N15
cyclonev_lcell_comb \RAM1|ram~148 (
// Equation(s):
// \RAM1|ram~148_combout  = ( \ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~18_q ) ) ) # ( !\ROM1|memROM~9_combout  & ( (!\ROM1|memROM~10_combout  & \RAM1|ram~50_q ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~50_q ),
	.datad(!\RAM1|ram~18_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~148 .extended_lut = "off";
defparam \RAM1|ram~148 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \RAM1|ram~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N22
dffeas \RAM1|ram~58 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~58 .is_wysiwyg = "true";
defparam \RAM1|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N32
dffeas \RAM1|ram~26 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~26 .is_wysiwyg = "true";
defparam \RAM1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N9
cyclonev_lcell_comb \RAM1|ram~149 (
// Equation(s):
// \RAM1|ram~149_combout  = ( \ROM1|memROM~9_combout  & ( (\RAM1|ram~26_q  & !\ROM1|memROM~10_combout ) ) ) # ( !\ROM1|memROM~9_combout  & ( (\RAM1|ram~58_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(!\RAM1|ram~58_q ),
	.datab(gnd),
	.datac(!\RAM1|ram~26_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~149 .extended_lut = "off";
defparam \RAM1|ram~149 .lut_mask = 64'h550055000F000F00;
defparam \RAM1|ram~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N51
cyclonev_lcell_comb \RAM1|ram~150 (
// Equation(s):
// \RAM1|ram~150_combout  = ( \RAM1|ram~149_combout  & ( (!\ROM1|memROM~8_combout  & ((\RAM1|ram~148_combout ) # (\ROM1|memROM~7_combout ))) ) ) # ( !\RAM1|ram~149_combout  & ( (!\ROM1|memROM~7_combout  & (\RAM1|ram~148_combout  & !\ROM1|memROM~8_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\ROM1|memROM~7_combout ),
	.datac(!\RAM1|ram~148_combout ),
	.datad(!\ROM1|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~150 .extended_lut = "off";
defparam \RAM1|ram~150 .lut_mask = 64'h0C000C003F003F00;
defparam \RAM1|ram~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N3
cyclonev_lcell_comb \MUX1|saida_MUX[1]~1 (
// Equation(s):
// \MUX1|saida_MUX[1]~1_combout  = ( \RAM1|ram~150_combout  & ( (!\DEC1|Equal2~0_combout ) # (\ROM1|memROM~8_combout ) ) ) # ( !\RAM1|ram~150_combout  & ( (\ROM1|memROM~8_combout  & \DEC1|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\DEC1|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[1]~1 .extended_lut = "off";
defparam \MUX1|saida_MUX[1]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \MUX1|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N39
cyclonev_lcell_comb \ULA1|Add0~9 (
// Equation(s):
// \ULA1|Add0~9_sumout  = SUM(( !\MUX1|saida_MUX[2]~7_combout  $ (((!\DEC1|saida[3]~3_combout  & ((!\ROM1|memROM~14_combout ) # (\PC|DOUT [8]))))) ) + ( \REGA|DOUT [2] ) + ( \ULA1|Add0~6  ))
// \ULA1|Add0~10  = CARRY(( !\MUX1|saida_MUX[2]~7_combout  $ (((!\DEC1|saida[3]~3_combout  & ((!\ROM1|memROM~14_combout ) # (\PC|DOUT [8]))))) ) + ( \REGA|DOUT [2] ) + ( \ULA1|Add0~6  ))

	.dataa(!\ROM1|memROM~14_combout ),
	.datab(!\PC|DOUT [8]),
	.datac(!\DEC1|saida[3]~3_combout ),
	.datad(!\MUX1|saida_MUX[2]~7_combout ),
	.datae(gnd),
	.dataf(!\REGA|DOUT [2]),
	.datag(gnd),
	.cin(\ULA1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~9_sumout ),
	.cout(\ULA1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~9 .extended_lut = "off";
defparam \ULA1|Add0~9 .lut_mask = 64'h0000FF0000004FB0;
defparam \ULA1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N41
dffeas \REGA|DOUT[2] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\ULA1|Add0~9_sumout ),
	.asdata(\MUX1|saida_MUX[2]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[2] .is_wysiwyg = "true";
defparam \REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N35
dffeas \RAM1|ram~19 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~19 .is_wysiwyg = "true";
defparam \RAM1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N29
dffeas \RAM1|ram~27 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~27 .is_wysiwyg = "true";
defparam \RAM1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N27
cyclonev_lcell_comb \RAM1|ram~152 (
// Equation(s):
// \RAM1|ram~152_combout  = ( \RAM1|ram~27_q  & ( !\ROM1|memROM~8_combout  & ( (\ROM1|memROM~7_combout ) # (\RAM1|ram~19_q ) ) ) ) # ( !\RAM1|ram~27_q  & ( !\ROM1|memROM~8_combout  & ( (\RAM1|ram~19_q  & !\ROM1|memROM~7_combout ) ) ) )

	.dataa(!\RAM1|ram~19_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(!\RAM1|ram~27_q ),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~152 .extended_lut = "off";
defparam \RAM1|ram~152 .lut_mask = 64'h550055FF00000000;
defparam \RAM1|ram~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N54
cyclonev_lcell_comb \RAM1|ram~51feeder (
// Equation(s):
// \RAM1|ram~51feeder_combout  = \REGA|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\REGA|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~51feeder .extended_lut = "off";
defparam \RAM1|ram~51feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM1|ram~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N55
dffeas \RAM1|ram~51 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\RAM1|ram~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~51 .is_wysiwyg = "true";
defparam \RAM1|ram~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N47
dffeas \RAM1|ram~59 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~59 .is_wysiwyg = "true";
defparam \RAM1|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N45
cyclonev_lcell_comb \RAM1|ram~151 (
// Equation(s):
// \RAM1|ram~151_combout  = ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~7_combout  & (\RAM1|ram~51_q )) # (\ROM1|memROM~7_combout  & ((\RAM1|ram~59_q ))) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~51_q ),
	.datad(!\RAM1|ram~59_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~151 .extended_lut = "off";
defparam \RAM1|ram~151 .lut_mask = 64'h0A5F0A5F00000000;
defparam \RAM1|ram~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N33
cyclonev_lcell_comb \MUX1|saida_MUX[2]~7 (
// Equation(s):
// \MUX1|saida_MUX[2]~7_combout  = ( \RAM1|ram~151_combout  & ( \DEC1|Equal2~0_combout  & ( !\ROM1|memROM~9_combout  ) ) ) # ( !\RAM1|ram~151_combout  & ( \DEC1|Equal2~0_combout  & ( !\ROM1|memROM~9_combout  ) ) ) # ( \RAM1|ram~151_combout  & ( 
// !\DEC1|Equal2~0_combout  & ( (!\ROM1|memROM~10_combout  & ((!\ROM1|memROM~9_combout ) # (\RAM1|ram~152_combout ))) ) ) ) # ( !\RAM1|ram~151_combout  & ( !\DEC1|Equal2~0_combout  & ( (!\ROM1|memROM~10_combout  & (\ROM1|memROM~9_combout  & 
// \RAM1|ram~152_combout )) ) ) )

	.dataa(!\ROM1|memROM~10_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM1|ram~152_combout ),
	.datae(!\RAM1|ram~151_combout ),
	.dataf(!\DEC1|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[2]~7 .extended_lut = "off";
defparam \MUX1|saida_MUX[2]~7 .lut_mask = 64'h000AA0AAF0F0F0F0;
defparam \MUX1|saida_MUX[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N42
cyclonev_lcell_comb \ULA1|Add0~13 (
// Equation(s):
// \ULA1|Add0~13_sumout  = SUM(( !\MUX1|saida_MUX[3]~2_combout  $ (((!\DEC1|saida[3]~3_combout  & !\ROM1|memROM~5_combout ))) ) + ( \REGA|DOUT [3] ) + ( \ULA1|Add0~10  ))
// \ULA1|Add0~14  = CARRY(( !\MUX1|saida_MUX[3]~2_combout  $ (((!\DEC1|saida[3]~3_combout  & !\ROM1|memROM~5_combout ))) ) + ( \REGA|DOUT [3] ) + ( \ULA1|Add0~10  ))

	.dataa(!\DEC1|saida[3]~3_combout ),
	.datab(!\ROM1|memROM~5_combout ),
	.datac(gnd),
	.datad(!\MUX1|saida_MUX[3]~2_combout ),
	.datae(gnd),
	.dataf(!\REGA|DOUT [3]),
	.datag(gnd),
	.cin(\ULA1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~13_sumout ),
	.cout(\ULA1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~13 .extended_lut = "off";
defparam \ULA1|Add0~13 .lut_mask = 64'h0000FF0000007788;
defparam \ULA1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N44
dffeas \REGA|DOUT[3] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\ULA1|Add0~13_sumout ),
	.asdata(\MUX1|saida_MUX[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[3] .is_wysiwyg = "true";
defparam \REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N59
dffeas \RAM1|ram~20 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~20 .is_wysiwyg = "true";
defparam \RAM1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N49
dffeas \RAM1|ram~52 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~52 .is_wysiwyg = "true";
defparam \RAM1|ram~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N18
cyclonev_lcell_comb \RAM1|ram~153 (
// Equation(s):
// \RAM1|ram~153_combout  = ( \ROM1|memROM~9_combout  & ( (\RAM1|ram~20_q  & !\ROM1|memROM~10_combout ) ) ) # ( !\ROM1|memROM~9_combout  & ( (\RAM1|ram~52_q  & !\ROM1|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(!\RAM1|ram~20_q ),
	.datac(!\RAM1|ram~52_q ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~153 .extended_lut = "off";
defparam \RAM1|ram~153 .lut_mask = 64'h0F000F0033003300;
defparam \RAM1|ram~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N28
dffeas \RAM1|ram~60 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~60 .is_wysiwyg = "true";
defparam \RAM1|ram~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N50
dffeas \RAM1|ram~28 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~28 .is_wysiwyg = "true";
defparam \RAM1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N48
cyclonev_lcell_comb \RAM1|ram~154 (
// Equation(s):
// \RAM1|ram~154_combout  = ( !\ROM1|memROM~10_combout  & ( (!\ROM1|memROM~9_combout  & (\RAM1|ram~60_q )) # (\ROM1|memROM~9_combout  & ((\RAM1|ram~28_q ))) ) )

	.dataa(!\RAM1|ram~60_q ),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\RAM1|ram~28_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~154 .extended_lut = "off";
defparam \RAM1|ram~154 .lut_mask = 64'h505F505F00000000;
defparam \RAM1|ram~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N21
cyclonev_lcell_comb \RAM1|ram~155 (
// Equation(s):
// \RAM1|ram~155_combout  = ( \RAM1|ram~154_combout  & ( (!\ROM1|memROM~8_combout  & ((\ROM1|memROM~7_combout ) # (\RAM1|ram~153_combout ))) ) ) # ( !\RAM1|ram~154_combout  & ( (\RAM1|ram~153_combout  & (!\ROM1|memROM~8_combout  & !\ROM1|memROM~7_combout )) 
// ) )

	.dataa(!\RAM1|ram~153_combout ),
	.datab(gnd),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(!\ROM1|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\RAM1|ram~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~155 .extended_lut = "off";
defparam \RAM1|ram~155 .lut_mask = 64'h5000500050F050F0;
defparam \RAM1|ram~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N54
cyclonev_lcell_comb \MUX1|saida_MUX[3]~2 (
// Equation(s):
// \MUX1|saida_MUX[3]~2_combout  = ( \ROM1|memROM~10_combout  & ( (\RAM1|ram~155_combout ) # (\DEC1|Equal2~0_combout ) ) ) # ( !\ROM1|memROM~10_combout  & ( (!\DEC1|Equal2~0_combout  & \RAM1|ram~155_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DEC1|Equal2~0_combout ),
	.datad(!\RAM1|ram~155_combout ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[3]~2 .extended_lut = "off";
defparam \MUX1|saida_MUX[3]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \MUX1|saida_MUX[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N45
cyclonev_lcell_comb \ULA1|Add0~17 (
// Equation(s):
// \ULA1|Add0~17_sumout  = SUM(( (!\ROM1|memROM~5_combout  & (!\DEC1|saida[3]~3_combout  $ (((!\RAM1|ram~158_combout ) # (\DEC1|Equal2~1_combout ))))) # (\ROM1|memROM~5_combout  & (((!\RAM1|ram~158_combout )))) ) + ( \REGA|DOUT[4]~DUPLICATE_q  ) + ( 
// \ULA1|Add0~14  ))
// \ULA1|Add0~18  = CARRY(( (!\ROM1|memROM~5_combout  & (!\DEC1|saida[3]~3_combout  $ (((!\RAM1|ram~158_combout ) # (\DEC1|Equal2~1_combout ))))) # (\ROM1|memROM~5_combout  & (((!\RAM1|ram~158_combout )))) ) + ( \REGA|DOUT[4]~DUPLICATE_q  ) + ( \ULA1|Add0~14 
//  ))

	.dataa(!\DEC1|saida[3]~3_combout ),
	.datab(!\ROM1|memROM~5_combout ),
	.datac(!\RAM1|ram~158_combout ),
	.datad(!\DEC1|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\REGA|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\ULA1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~17_sumout ),
	.cout(\ULA1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~17 .extended_lut = "off";
defparam \ULA1|Add0~17 .lut_mask = 64'h0000FF0000007874;
defparam \ULA1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N9
cyclonev_lcell_comb \REGA|DOUT[4]~feeder (
// Equation(s):
// \REGA|DOUT[4]~feeder_combout  = ( \ULA1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGA|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGA|DOUT[4]~feeder .extended_lut = "off";
defparam \REGA|DOUT[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGA|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N36
cyclonev_lcell_comb \MUX1|saida_MUX[4]~3 (
// Equation(s):
// \MUX1|saida_MUX[4]~3_combout  = ( \RAM1|ram~158_combout  & ( !\DEC1|Equal2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DEC1|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[4]~3 .extended_lut = "off";
defparam \MUX1|saida_MUX[4]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \MUX1|saida_MUX[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N11
dffeas \REGA|DOUT[4]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\REGA|DOUT[4]~feeder_combout ),
	.asdata(\MUX1|saida_MUX[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \REGA|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N44
dffeas \RAM1|ram~53 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~53 .is_wysiwyg = "true";
defparam \RAM1|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y43_N10
dffeas \REGA|DOUT[4] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\REGA|DOUT[4]~feeder_combout ),
	.asdata(\MUX1|saida_MUX[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[4] .is_wysiwyg = "true";
defparam \REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N59
dffeas \RAM1|ram~61 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~61 .is_wysiwyg = "true";
defparam \RAM1|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N57
cyclonev_lcell_comb \RAM1|ram~156 (
// Equation(s):
// \RAM1|ram~156_combout  = ( !\ROM1|memROM~8_combout  & ( (!\ROM1|memROM~7_combout  & (\RAM1|ram~53_q )) # (\ROM1|memROM~7_combout  & ((\RAM1|ram~61_q ))) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(gnd),
	.datac(!\RAM1|ram~53_q ),
	.datad(!\RAM1|ram~61_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~156 .extended_lut = "off";
defparam \RAM1|ram~156 .lut_mask = 64'h0A5F0A5F00000000;
defparam \RAM1|ram~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y43_N38
dffeas \RAM1|ram~29 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~171_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~29 .is_wysiwyg = "true";
defparam \RAM1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y43_N22
dffeas \RAM1|ram~21 (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(gnd),
	.asdata(\REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1|ram~21 .is_wysiwyg = "true";
defparam \RAM1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N39
cyclonev_lcell_comb \RAM1|ram~157 (
// Equation(s):
// \RAM1|ram~157_combout  = ( \RAM1|ram~21_q  & ( (!\ROM1|memROM~8_combout  & ((!\ROM1|memROM~7_combout ) # (\RAM1|ram~29_q ))) ) ) # ( !\RAM1|ram~21_q  & ( (\RAM1|ram~29_q  & (\ROM1|memROM~7_combout  & !\ROM1|memROM~8_combout )) ) )

	.dataa(!\RAM1|ram~29_q ),
	.datab(!\ROM1|memROM~7_combout ),
	.datac(!\ROM1|memROM~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM1|ram~21_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~157 .extended_lut = "off";
defparam \RAM1|ram~157 .lut_mask = 64'h10101010D0D0D0D0;
defparam \RAM1|ram~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N15
cyclonev_lcell_comb \RAM1|ram~158 (
// Equation(s):
// \RAM1|ram~158_combout  = ( \RAM1|ram~156_combout  & ( \RAM1|ram~157_combout  & ( !\ROM1|memROM~10_combout  ) ) ) # ( !\RAM1|ram~156_combout  & ( \RAM1|ram~157_combout  & ( (\ROM1|memROM~9_combout  & !\ROM1|memROM~10_combout ) ) ) ) # ( 
// \RAM1|ram~156_combout  & ( !\RAM1|ram~157_combout  & ( (!\ROM1|memROM~9_combout  & !\ROM1|memROM~10_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|memROM~9_combout ),
	.datad(!\ROM1|memROM~10_combout ),
	.datae(!\RAM1|ram~156_combout ),
	.dataf(!\RAM1|ram~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM1|ram~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM1|ram~158 .extended_lut = "off";
defparam \RAM1|ram~158 .lut_mask = 64'h0000F0000F00FF00;
defparam \RAM1|ram~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N48
cyclonev_lcell_comb \ULA1|Add0~21 (
// Equation(s):
// \ULA1|Add0~21_sumout  = SUM(( \REGA|DOUT [5] ) + ( (!\ROM1|memROM~5_combout  & (!\DEC1|saida[3]~3_combout  $ (((!\RAM1|ram~161_combout ) # (\DEC1|Equal2~1_combout ))))) # (\ROM1|memROM~5_combout  & (((!\RAM1|ram~161_combout )))) ) + ( \ULA1|Add0~18  ))
// \ULA1|Add0~22  = CARRY(( \REGA|DOUT [5] ) + ( (!\ROM1|memROM~5_combout  & (!\DEC1|saida[3]~3_combout  $ (((!\RAM1|ram~161_combout ) # (\DEC1|Equal2~1_combout ))))) # (\ROM1|memROM~5_combout  & (((!\RAM1|ram~161_combout )))) ) + ( \ULA1|Add0~18  ))

	.dataa(!\DEC1|Equal2~1_combout ),
	.datab(!\ROM1|memROM~5_combout ),
	.datac(!\DEC1|saida[3]~3_combout ),
	.datad(!\REGA|DOUT [5]),
	.datae(gnd),
	.dataf(!\RAM1|ram~161_combout ),
	.datag(gnd),
	.cin(\ULA1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~21_sumout ),
	.cout(\ULA1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~21 .extended_lut = "off";
defparam \ULA1|Add0~21 .lut_mask = 64'h0000C07B000000FF;
defparam \ULA1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N0
cyclonev_lcell_comb \REGA|DOUT[5]~feeder (
// Equation(s):
// \REGA|DOUT[5]~feeder_combout  = ( \ULA1|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGA|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGA|DOUT[5]~feeder .extended_lut = "off";
defparam \REGA|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGA|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y43_N2
dffeas \REGA|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\REGA|DOUT[5]~feeder_combout ),
	.asdata(\MUX1|saida_MUX[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[5] .is_wysiwyg = "true";
defparam \REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N51
cyclonev_lcell_comb \ULA1|Add0~25 (
// Equation(s):
// \ULA1|Add0~25_sumout  = SUM(( \REGA|DOUT [6] ) + ( (!\ROM1|memROM~5_combout  & (!\DEC1|saida[3]~3_combout  $ (((!\RAM1|ram~164_combout ) # (\DEC1|Equal2~1_combout ))))) # (\ROM1|memROM~5_combout  & (((!\RAM1|ram~164_combout )))) ) + ( \ULA1|Add0~22  ))
// \ULA1|Add0~26  = CARRY(( \REGA|DOUT [6] ) + ( (!\ROM1|memROM~5_combout  & (!\DEC1|saida[3]~3_combout  $ (((!\RAM1|ram~164_combout ) # (\DEC1|Equal2~1_combout ))))) # (\ROM1|memROM~5_combout  & (((!\RAM1|ram~164_combout )))) ) + ( \ULA1|Add0~22  ))

	.dataa(!\DEC1|Equal2~1_combout ),
	.datab(!\ROM1|memROM~5_combout ),
	.datac(!\DEC1|saida[3]~3_combout ),
	.datad(!\REGA|DOUT [6]),
	.datae(gnd),
	.dataf(!\RAM1|ram~164_combout ),
	.datag(gnd),
	.cin(\ULA1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~25_sumout ),
	.cout(\ULA1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~25 .extended_lut = "off";
defparam \ULA1|Add0~25 .lut_mask = 64'h0000C07B000000FF;
defparam \ULA1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N6
cyclonev_lcell_comb \REGA|DOUT[6]~feeder (
// Equation(s):
// \REGA|DOUT[6]~feeder_combout  = ( \ULA1|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REGA|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REGA|DOUT[6]~feeder .extended_lut = "off";
defparam \REGA|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REGA|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N39
cyclonev_lcell_comb \MUX1|saida_MUX[6]~5 (
// Equation(s):
// \MUX1|saida_MUX[6]~5_combout  = ( !\DEC1|Equal2~0_combout  & ( \RAM1|ram~164_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM1|ram~164_combout ),
	.datae(gnd),
	.dataf(!\DEC1|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|saida_MUX[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|saida_MUX[6]~5 .extended_lut = "off";
defparam \MUX1|saida_MUX[6]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \MUX1|saida_MUX[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N8
dffeas \REGA|DOUT[6] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\REGA|DOUT[6]~feeder_combout ),
	.asdata(\MUX1|saida_MUX[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ULA1|saida[0]~0_combout ),
	.ena(\DEC1|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REGA|DOUT[6] .is_wysiwyg = "true";
defparam \REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N54
cyclonev_lcell_comb \ULA1|Add0~29 (
// Equation(s):
// \ULA1|Add0~29_sumout  = SUM(( \REGA|DOUT [7] ) + ( (!\ROM1|memROM~5_combout  & (!\DEC1|saida[3]~3_combout  $ (((!\RAM1|ram~167_combout ) # (\DEC1|Equal2~1_combout ))))) # (\ROM1|memROM~5_combout  & (((!\RAM1|ram~167_combout )))) ) + ( \ULA1|Add0~26  ))

	.dataa(!\DEC1|Equal2~1_combout ),
	.datab(!\ROM1|memROM~5_combout ),
	.datac(!\DEC1|saida[3]~3_combout ),
	.datad(!\REGA|DOUT [7]),
	.datae(gnd),
	.dataf(!\RAM1|ram~167_combout ),
	.datag(gnd),
	.cin(\ULA1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA1|Add0~29 .extended_lut = "off";
defparam \ULA1|Add0~29 .lut_mask = 64'h0000C07B000000FF;
defparam \ULA1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N30
cyclonev_lcell_comb \DEC1|saida~0 (
// Equation(s):
// \DEC1|saida~0_combout  = ( \ROM1|memROM~4_combout  & ( !\ROM1|memROM~3_combout  & ( (!\PC|DOUT[8]~DUPLICATE_q  & (\ROM1|memROM~2_combout  & (\ROM1|memROM~1_combout  & !\ROM1|memROM~0_combout ))) ) ) )

	.dataa(!\PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\ROM1|memROM~2_combout ),
	.datac(!\ROM1|memROM~1_combout ),
	.datad(!\ROM1|memROM~0_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|saida~0 .extended_lut = "off";
defparam \DEC1|saida~0 .lut_mask = 64'h0000020000000000;
defparam \DEC1|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N51
cyclonev_lcell_comb \FLGZERO|DOUT~0 (
// Equation(s):
// \FLGZERO|DOUT~0_combout  = ( \FLGZERO|DOUT~q  & ( !\DEC1|saida~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DEC1|saida~0_combout ),
	.datad(gnd),
	.datae(!\FLGZERO|DOUT~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLGZERO|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLGZERO|DOUT~0 .extended_lut = "off";
defparam \FLGZERO|DOUT~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \FLGZERO|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y43_N21
cyclonev_lcell_comb \FLGZERO|DOUT~2 (
// Equation(s):
// \FLGZERO|DOUT~2_combout  = ( \ULA1|saida[0]~0_combout  & ( \RAM1|ram~147_combout  & ( (!\DEC1|Equal2~0_combout ) # (\ROM1|memROM~7_combout ) ) ) ) # ( \ULA1|saida[0]~0_combout  & ( !\RAM1|ram~147_combout  & ( (!\DEC1|Equal2~0_combout  & 
// (((\RAM1|ram~161_combout ) # (\RAM1|ram~158_combout )))) # (\DEC1|Equal2~0_combout  & (\ROM1|memROM~7_combout )) ) ) )

	.dataa(!\ROM1|memROM~7_combout ),
	.datab(!\DEC1|Equal2~0_combout ),
	.datac(!\RAM1|ram~158_combout ),
	.datad(!\RAM1|ram~161_combout ),
	.datae(!\ULA1|saida[0]~0_combout ),
	.dataf(!\RAM1|ram~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLGZERO|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLGZERO|DOUT~2 .extended_lut = "off";
defparam \FLGZERO|DOUT~2 .lut_mask = 64'h00001DDD0000DDDD;
defparam \FLGZERO|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y42_N42
cyclonev_lcell_comb \FLGZERO|DOUT~1 (
// Equation(s):
// \FLGZERO|DOUT~1_combout  = ( \RAM1|ram~167_combout  & ( \RAM1|ram~164_combout  & ( (\ULA1|saida[0]~0_combout  & ((!\DEC1|Equal2~0_combout ) # (\ROM1|memROM~8_combout ))) ) ) ) # ( !\RAM1|ram~167_combout  & ( \RAM1|ram~164_combout  & ( 
// (\ULA1|saida[0]~0_combout  & ((!\DEC1|Equal2~0_combout ) # (\ROM1|memROM~8_combout ))) ) ) ) # ( \RAM1|ram~167_combout  & ( !\RAM1|ram~164_combout  & ( (\ULA1|saida[0]~0_combout  & ((!\DEC1|Equal2~0_combout ) # (\ROM1|memROM~8_combout ))) ) ) ) # ( 
// !\RAM1|ram~167_combout  & ( !\RAM1|ram~164_combout  & ( (\ULA1|saida[0]~0_combout  & ((!\DEC1|Equal2~0_combout  & (\RAM1|ram~150_combout )) # (\DEC1|Equal2~0_combout  & ((\ROM1|memROM~8_combout ))))) ) ) )

	.dataa(!\RAM1|ram~150_combout ),
	.datab(!\ROM1|memROM~8_combout ),
	.datac(!\DEC1|Equal2~0_combout ),
	.datad(!\ULA1|saida[0]~0_combout ),
	.datae(!\RAM1|ram~167_combout ),
	.dataf(!\RAM1|ram~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLGZERO|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLGZERO|DOUT~1 .extended_lut = "off";
defparam \FLGZERO|DOUT~1 .lut_mask = 64'h005300F300F300F3;
defparam \FLGZERO|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N24
cyclonev_lcell_comb \FLGZERO|DOUT~3 (
// Equation(s):
// \FLGZERO|DOUT~3_combout  = ( !\FLGZERO|DOUT~2_combout  & ( !\FLGZERO|DOUT~1_combout  & ( (\DEC1|saida~0_combout  & ((!\ULA1|saida[0]~0_combout ) # ((!\MUX1|saida_MUX[2]~7_combout  & !\MUX1|saida_MUX[3]~2_combout )))) ) ) )

	.dataa(!\DEC1|saida~0_combout ),
	.datab(!\MUX1|saida_MUX[2]~7_combout ),
	.datac(!\MUX1|saida_MUX[3]~2_combout ),
	.datad(!\ULA1|saida[0]~0_combout ),
	.datae(!\FLGZERO|DOUT~2_combout ),
	.dataf(!\FLGZERO|DOUT~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLGZERO|DOUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLGZERO|DOUT~3 .extended_lut = "off";
defparam \FLGZERO|DOUT~3 .lut_mask = 64'h5540000000000000;
defparam \FLGZERO|DOUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N0
cyclonev_lcell_comb \FLGZERO|DOUT~4 (
// Equation(s):
// \FLGZERO|DOUT~4_combout  = ( \ULA1|Add0~5_sumout  & ( \ULA1|Add0~13_sumout  & ( (\FLGZERO|DOUT~3_combout  & \ULA1|saida[0]~0_combout ) ) ) ) # ( !\ULA1|Add0~5_sumout  & ( \ULA1|Add0~13_sumout  & ( (\FLGZERO|DOUT~3_combout  & \ULA1|saida[0]~0_combout ) ) ) 
// ) # ( \ULA1|Add0~5_sumout  & ( !\ULA1|Add0~13_sumout  & ( (\FLGZERO|DOUT~3_combout  & \ULA1|saida[0]~0_combout ) ) ) ) # ( !\ULA1|Add0~5_sumout  & ( !\ULA1|Add0~13_sumout  & ( (\FLGZERO|DOUT~3_combout  & (((!\ULA1|Add0~1_sumout  & !\ULA1|Add0~9_sumout )) 
// # (\ULA1|saida[0]~0_combout ))) ) ) )

	.dataa(!\FLGZERO|DOUT~3_combout ),
	.datab(!\ULA1|saida[0]~0_combout ),
	.datac(!\ULA1|Add0~1_sumout ),
	.datad(!\ULA1|Add0~9_sumout ),
	.datae(!\ULA1|Add0~5_sumout ),
	.dataf(!\ULA1|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLGZERO|DOUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLGZERO|DOUT~4 .extended_lut = "off";
defparam \FLGZERO|DOUT~4 .lut_mask = 64'h5111111111111111;
defparam \FLGZERO|DOUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N12
cyclonev_lcell_comb \FLGZERO|DOUT~5 (
// Equation(s):
// \FLGZERO|DOUT~5_combout  = ( \ULA1|Add0~21_sumout  & ( !\ULA1|saida[0]~0_combout  ) ) # ( !\ULA1|Add0~21_sumout  & ( (\ULA1|Add0~17_sumout  & !\ULA1|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA1|Add0~17_sumout ),
	.datac(!\ULA1|saida[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLGZERO|DOUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLGZERO|DOUT~5 .extended_lut = "off";
defparam \FLGZERO|DOUT~5 .lut_mask = 64'h30303030F0F0F0F0;
defparam \FLGZERO|DOUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y43_N18
cyclonev_lcell_comb \FLGZERO|DOUT~6 (
// Equation(s):
// \FLGZERO|DOUT~6_combout  = ( \FLGZERO|DOUT~4_combout  & ( \FLGZERO|DOUT~5_combout  & ( \FLGZERO|DOUT~0_combout  ) ) ) # ( !\FLGZERO|DOUT~4_combout  & ( \FLGZERO|DOUT~5_combout  & ( \FLGZERO|DOUT~0_combout  ) ) ) # ( \FLGZERO|DOUT~4_combout  & ( 
// !\FLGZERO|DOUT~5_combout  & ( (((!\ULA1|Add0~29_sumout  & !\ULA1|Add0~25_sumout )) # (\FLGZERO|DOUT~0_combout )) # (\ULA1|saida[0]~0_combout ) ) ) ) # ( !\FLGZERO|DOUT~4_combout  & ( !\FLGZERO|DOUT~5_combout  & ( \FLGZERO|DOUT~0_combout  ) ) )

	.dataa(!\ULA1|Add0~29_sumout ),
	.datab(!\ULA1|saida[0]~0_combout ),
	.datac(!\ULA1|Add0~25_sumout ),
	.datad(!\FLGZERO|DOUT~0_combout ),
	.datae(!\FLGZERO|DOUT~4_combout ),
	.dataf(!\FLGZERO|DOUT~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLGZERO|DOUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLGZERO|DOUT~6 .extended_lut = "off";
defparam \FLGZERO|DOUT~6 .lut_mask = 64'h00FFB3FF00FF00FF;
defparam \FLGZERO|DOUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y43_N19
dffeas \FLGZERO|DOUT (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\FLGZERO|DOUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLGZERO|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLGZERO|DOUT .is_wysiwyg = "true";
defparam \FLGZERO|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y43_N45
cyclonev_lcell_comb \DEC1|logica_desvio~0 (
// Equation(s):
// \DEC1|logica_desvio~0_combout  = ( !\ROM1|memROM~4_combout  & ( \ROM1|memROM~5_combout  & ( (!\ROM1|memROM~2_combout  & (\FLGZERO|DOUT~q  & (\ROM1|memROM~3_combout  & \ROM1|memROM~6_combout ))) ) ) ) # ( !\ROM1|memROM~4_combout  & ( 
// !\ROM1|memROM~5_combout  & ( (!\ROM1|memROM~2_combout  & (\ROM1|memROM~3_combout  & \ROM1|memROM~6_combout )) ) ) )

	.dataa(!\ROM1|memROM~2_combout ),
	.datab(!\FLGZERO|DOUT~q ),
	.datac(!\ROM1|memROM~3_combout ),
	.datad(!\ROM1|memROM~6_combout ),
	.datae(!\ROM1|memROM~4_combout ),
	.dataf(!\ROM1|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DEC1|logica_desvio~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DEC1|logica_desvio~0 .extended_lut = "off";
defparam \DEC1|logica_desvio~0 .lut_mask = 64'h000A000000020000;
defparam \DEC1|logica_desvio~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N38
dffeas \PC|DOUT[5] (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5] .is_wysiwyg = "true";
defparam \PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N39
cyclonev_lcell_comb \ROM1|memROM~6 (
// Equation(s):
// \ROM1|memROM~6_combout  = ( !\PC|DOUT [6] & ( (!\PC|DOUT [5] & (!\PC|DOUT [4] & (!\PC|DOUT[7]~DUPLICATE_q  & !\PC|DOUT[8]~DUPLICATE_q ))) ) )

	.dataa(!\PC|DOUT [5]),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\PC|DOUT[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~6 .extended_lut = "off";
defparam \ROM1|memROM~6 .lut_mask = 64'h8000800000000000;
defparam \ROM1|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N24
cyclonev_lcell_comb \ROM1|memROM~8 (
// Equation(s):
// \ROM1|memROM~8_combout  = ( \ROM1|memROM~6_combout  & ( (\PC|DOUT[3]~DUPLICATE_q  & (\PC|DOUT[0]~DUPLICATE_q  & (\PC|DOUT[1]~DUPLICATE_q  & !\PC|DOUT[2]~DUPLICATE_q ))) ) )

	.dataa(!\PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~8 .extended_lut = "off";
defparam \ROM1|memROM~8 .lut_mask = 64'h0000000001000100;
defparam \ROM1|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N50
dffeas \PC|DOUT[1]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[1]~feeder_combout ),
	.asdata(\ROM1|memROM~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N36
cyclonev_lcell_comb \incrementaPC|Add0~9 (
// Equation(s):
// \incrementaPC|Add0~9_sumout  = SUM(( \PC|DOUT[2]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~6  ))
// \incrementaPC|Add0~10  = CARRY(( \PC|DOUT[2]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~9_sumout ),
	.cout(\incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~9 .extended_lut = "off";
defparam \incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N39
cyclonev_lcell_comb \PC|DOUT[2]~feeder (
// Equation(s):
// \PC|DOUT[2]~feeder_combout  = ( \incrementaPC|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\incrementaPC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[2]~feeder .extended_lut = "off";
defparam \PC|DOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N41
dffeas \PC|DOUT[2]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[2]~feeder_combout ),
	.asdata(\ROM1|memROM~9_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N39
cyclonev_lcell_comb \incrementaPC|Add0~13 (
// Equation(s):
// \incrementaPC|Add0~13_sumout  = SUM(( \PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~10  ))
// \incrementaPC|Add0~14  = CARRY(( \PC|DOUT[3]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~13_sumout ),
	.cout(\incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~13 .extended_lut = "off";
defparam \incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N3
cyclonev_lcell_comb \PC|DOUT[3]~feeder (
// Equation(s):
// \PC|DOUT[3]~feeder_combout  = ( \incrementaPC|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\incrementaPC|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[3]~feeder .extended_lut = "off";
defparam \PC|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N5
dffeas \PC|DOUT[3]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[3]~feeder_combout ),
	.asdata(\ROM1|memROM~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N42
cyclonev_lcell_comb \incrementaPC|Add0~17 (
// Equation(s):
// \incrementaPC|Add0~17_sumout  = SUM(( \PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~14  ))
// \incrementaPC|Add0~18  = CARRY(( \PC|DOUT[4]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~17_sumout ),
	.cout(\incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~17 .extended_lut = "off";
defparam \incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N6
cyclonev_lcell_comb \PC|DOUT[4]~feeder (
// Equation(s):
// \PC|DOUT[4]~feeder_combout  = \incrementaPC|Add0~17_sumout 

	.dataa(gnd),
	.datab(!\incrementaPC|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[4]~feeder .extended_lut = "off";
defparam \PC|DOUT[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC|DOUT[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N7
dffeas \PC|DOUT[4]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N45
cyclonev_lcell_comb \incrementaPC|Add0~21 (
// Equation(s):
// \incrementaPC|Add0~21_sumout  = SUM(( \PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~18  ))
// \incrementaPC|Add0~22  = CARRY(( \PC|DOUT[5]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~21_sumout ),
	.cout(\incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~21 .extended_lut = "off";
defparam \incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N36
cyclonev_lcell_comb \PC|DOUT[5]~feeder (
// Equation(s):
// \PC|DOUT[5]~feeder_combout  = ( \incrementaPC|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\incrementaPC|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[5]~feeder .extended_lut = "off";
defparam \PC|DOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N37
dffeas \PC|DOUT[5]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y42_N48
cyclonev_lcell_comb \incrementaPC|Add0~25 (
// Equation(s):
// \incrementaPC|Add0~25_sumout  = SUM(( \PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~22  ))
// \incrementaPC|Add0~26  = CARRY(( \PC|DOUT[6]~DUPLICATE_q  ) + ( GND ) + ( \incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(!\PC|DOUT[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\incrementaPC|Add0~25_sumout ),
	.cout(\incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \incrementaPC|Add0~25 .extended_lut = "off";
defparam \incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N42
cyclonev_lcell_comb \PC|DOUT[6]~feeder (
// Equation(s):
// \PC|DOUT[6]~feeder_combout  = ( \incrementaPC|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\incrementaPC|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[6]~feeder .extended_lut = "off";
defparam \PC|DOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N43
dffeas \PC|DOUT[6]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y42_N45
cyclonev_lcell_comb \PC|DOUT[7]~feeder (
// Equation(s):
// \PC|DOUT[7]~feeder_combout  = ( \incrementaPC|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\incrementaPC|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[7]~feeder .extended_lut = "off";
defparam \PC|DOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y42_N47
dffeas \PC|DOUT[7]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N30
cyclonev_lcell_comb \ROM1|memROM~15 (
// Equation(s):
// \ROM1|memROM~15_combout  = ( \PC|DOUT[0]~DUPLICATE_q  & ( (!\PC|DOUT[2]~DUPLICATE_q  & (!\PC|DOUT[1]~DUPLICATE_q  $ (\PC|DOUT[3]~DUPLICATE_q ))) # (\PC|DOUT[2]~DUPLICATE_q  & (\PC|DOUT[1]~DUPLICATE_q  & !\PC|DOUT[3]~DUPLICATE_q )) ) ) # ( 
// !\PC|DOUT[0]~DUPLICATE_q  & ( (\PC|DOUT[2]~DUPLICATE_q  & (!\PC|DOUT[1]~DUPLICATE_q  & !\PC|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~15 .extended_lut = "off";
defparam \ROM1|memROM~15 .lut_mask = 64'h30003000C30CC30C;
defparam \ROM1|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y42_N18
cyclonev_lcell_comb \ROM1|memROM~7 (
// Equation(s):
// \ROM1|memROM~7_combout  = ( !\PC|DOUT [5] & ( \ROM1|memROM~15_combout  & ( (!\PC|DOUT[7]~DUPLICATE_q  & (!\PC|DOUT [6] & (!\PC|DOUT[8]~DUPLICATE_q  & !\PC|DOUT[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC|DOUT[7]~DUPLICATE_q ),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT[8]~DUPLICATE_q ),
	.datad(!\PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\PC|DOUT [5]),
	.dataf(!\ROM1|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|memROM~7 .extended_lut = "off";
defparam \ROM1|memROM~7 .lut_mask = 64'h0000000080000000;
defparam \ROM1|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y42_N17
dffeas \PC|DOUT[0]~DUPLICATE (
	.clk(\gravar:detectorSub0|saida~combout ),
	.d(\PC|DOUT[0]~feeder_combout ),
	.asdata(\ROM1|memROM~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\DEC1|logica_desvio~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N75
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y81_N18
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
