{
  "DMA": [
    {
      "name": "LISR",
      "description": "low interrupt status register",
      "offset": "0x00",
      "fields": [
        {
          "name": "TCIF",
          "description": "Stream x transfer complete interrupt flag (x = 3 to 0) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_LIFCR register. 0: No transfer complete event on stream x1: A transfer complete event occurred on stream x.",
          "values": [],
          "mask": "0b1000001000000000100000100000"
        },
        {
          "name": "HTIF",
          "description": "Stream x half transfer interrupt flag (x = 3 to 0) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_LIFCR register. 0: No half transfer event on stream x 1: An half transfer ev ent occurred on stream x.",
          "values": [],
          "mask": "0b100000100000000010000010000"
        },
        {
          "name": "TEIF",
          "description": "Stream x transfer error interrupt flag (x = 3 to 0) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_LIFCR register. 0: No transfer error on stream x1: A transfer error occurred on stream x.",
          "values": [],
          "mask": "0b10000010000000001000001000"
        },
        {
          "name": "DMEIF",
          "description": "Stream x direct mode error interrupt flag (x = 3 to 0) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_LIFCR register. 0: No direct mode error on stream x1: A direct mode error occurred on stream x.",
          "values": [],
          "mask": "0b1000001000000000100000100"
        },
        {
          "name": "FEIF",
          "description": "Stream x FIFO error in terrupt flag (x = 3 to 0) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_LIFCR register. 0: No FIFO error event on stream x1: A FIFO error event occurred on stream x.",
          "values": [],
          "mask": "0b10000010000000001000001"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11110000100000101111000010000010"
        }
      ]
    },
    {
      "name": "HISR",
      "description": "high interrupt status register",
      "offset": "0x04",
      "fields": [
        {
          "name": "TCIF",
          "description": "Stream x transfer complete interrupt flag (x = 7 to 4) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_HIFCR register. 0: No transfer complete event on stream x 1: A transfer complete event occurred on stream x.",
          "values": [],
          "mask": "0b1000001000000000100000100000"
        },
        {
          "name": "HTIF",
          "description": "Stream x half transfer interrupt flag (x = 7 to 4) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_HIFCR register. 0: No half transfer event on stream x1: An half transfer event occurred on stream x.",
          "values": [],
          "mask": "0b100000100000000010000010000"
        },
        {
          "name": "TEIF",
          "description": "Stream x transfer error in terrupt flag (x = 7 to 4) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_HIFCR register. 0: No transfer error on stream x1: A transfer error occurred on stream x.",
          "values": [],
          "mask": "0b10000010000000001000001000"
        },
        {
          "name": "DMEIF",
          "description": "Stream x direct mode error interrupt flag (x = 7 to 4) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_HIFCR register. 0: No direct mode error on stream x1: A direct mode error occurred on stream x.",
          "values": [],
          "mask": "0b1000001000000000100000100"
        },
        {
          "name": "FEIF",
          "description": "Stream x FIFO error inte rrupt flag (x = 7 to 4) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in DMA_HIFCR register. 0: No FIFO error event on stream x1: A FIFO error event occurred on stream x.",
          "values": [],
          "mask": "0b10000010000000001000001"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11110000100000101111000010000010"
        }
      ]
    },
    {
      "name": "LIFCR",
      "description": "low interrupt flag clear register",
      "offset": "0x08",
      "fields": [
        {
          "name": "CTCIF",
          "description": "Stream x clear transfer complete interrupt flag (x = 3 to 0) Writing 1 to this bit clears the correspond ing TCIFx flag in the DMA_LISR register.",
          "values": [],
          "mask": "0b1000001000000000100000100000"
        },
        {
          "name": "CHTIF",
          "description": "Stream x clear half transfer interrupt flag (x = 3 to 0) Writing 1 to this bit clears the corresponding HTIFx flag in the DMA_LISR register",
          "values": [],
          "mask": "0b100000100000000010000010000"
        },
        {
          "name": "CTEIF",
          "description": "Stream x clear transfer error interrupt flag (x = 3 to 0) Writing 1 to this bit clears the corresponding TEIFx flag in the DMA_LISR register.",
          "values": [],
          "mask": "0b10000010000000001000001000"
        },
        {
          "name": "CDMEIF",
          "description": "Stream x clear direct mode e rror interrupt flag (x = 3 to 0) Writing 1 to this bit clears the correspond ing DMEIFx flag in t he DMA_LISR register.",
          "values": [],
          "mask": "0b1000001000000000100000100"
        },
        {
          "name": "CFEIF",
          "description": "Stream x clear FIFO error interrupt flag (x = 3 to 0) Writing 1 to this bit clears the corresponding CFEIFx flag in the DMA_LISR register.",
          "values": [],
          "mask": "0b10000010000000001000001"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11110000100000101111000010000010"
        }
      ]
    },
    {
      "name": "HIFCR",
      "description": "high interrupt flag clear register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "CTCIF",
          "description": "Stream x clear transfer comple te interrupt flag (x = 7 to 4) Writing 1 to this bit clears the corresponding TCIFx flag in the DMA_HISR register.",
          "values": [],
          "mask": "0b1000001000000000100000100000"
        },
        {
          "name": "CHTIF",
          "description": "Stream x clear half transfer interrupt flag (x = 7 to 4) Writing 1 to this bit clears the correspondi ng HTIFx flag in the DMA_HISR register. CTEIF[7:4] : Stream x clear transfer error interrupt flag (x = 7 to 4) Writing 1 to this bit clears the correspondi ng TEIFx flag in the DMA_HISR register.",
          "values": [],
          "mask": "0b100000100000000010000010000"
        },
        {
          "name": "CDMEIF",
          "description": "Stream x clear direct mode error interrupt flag (x = 7 to 4) Writing 1 to this bit clears the correspondi ng DMEIFx flag in the DMA_HISR register.",
          "values": [],
          "mask": "0b1000001000000000100000100"
        },
        {
          "name": "CFEIF",
          "description": "Stream x clear FIFO error interrupt flag (x = 7 to 4) Writing 1 to this bit clears the correspondi ng CFEIFx flag in the DMA_HISR register.",
          "values": [],
          "mask": "0b10000010000000001000001"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11110000100000101111000010000010"
        }
      ]
    },
    {
      "name": "STREAM",
      "description": "Stream registers for DMA",
      "type": "STREAM",
      "size": 24,
      "offset": "0x10",
      "array": [8]
    }
  ],
  "STREAM": [
    {
      "name": "SCR",
      "description": "stream x configuration register",
      "offset": "0x00",
      "fields": [
        {
          "name": "9",
          "description": "331 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. Res. Res. MBURST[1:0] PBURST[1:0]TRBUF FCT DBM PL[1:0] rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 PINC OSMSIZE[1:0] PSIZE[1:0] MINC PINC CIRC DIR[1:0]PF CTRLTCIE HTIE TEIE DMEIE EN rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw",
          "values": [],
          "mask": "0b10000010000000000000000000"
        },
        {
          "name": "MBURST",
          "description": "Memory burst transfer configuration These bits are set and cleared by software.",
          "values": [
            ["00", "Single transfer"],
            ["01", "INCR4 (incremental burst of 4 beats)"],
            ["10", "INCR8 (incremental burst of 8 beats)"],
            ["11", "INCR16 (incremental burst of 16 beats)These bits are protected and can be written only if EN = 0.In direct mode, these bits are forced to 0x0 by hardware as soon as bit EN = 1."]
          ],
          "mask": "0b1100000000000000000000000"
        },
        {
          "name": "PBURST",
          "description": "Peripheral burst transfer configuration These bits are set and cleared by software.",
          "values": [
            ["00", "Single transfer"],
            ["01", "INCR4 (incremental burst of 4 beats)"],
            ["10", "INCR8 (incremental burst of 8 beats)"],
            ["11", "INCR16 (incremental burst of 16 beats)These bits are protected and can be written only if EN = 0.In direct mode, these bits are forced to 0x0 by hardware."]
          ],
          "mask": "0b11000000000000000000000"
        },
        {
          "name": "TRBUFF",
          "description": "Enable the DMA to handle bufferable transfers This bit must be set to 1 if the DM A stream manages UART/USART/LPUART transfers.",
          "values": [
            ["0", "Bufferable transfers not enabled"],
            ["1", "Bufferable transfers enabled"]
          ],
          "mask": "0b100000000000000000000"
        },
        {
          "name": "CT",
          "description": "Current target (only in double-buffer mode) This bit is set and cleared by hardware. It can also be written by software.",
          "values": [
            ["0", "Current target memory is memory 0 (addressed by the DMA_SxM0AR pointer)."],
            ["1", "Current target memory is memory 1 (addressed by the DMA_SxM1AR pointer).This bit can be written only if EN = 0 to indica te the target memory area of the first transfer. Once the stream is enabled, this bit operates as a status flag indicating which memory area is the current target."]
          ],
          "mask": "0b10000000000000000000"
        },
        {
          "name": "DBM",
          "description": "Double-buffer mode This bit is set and cleared by software.",
          "values": [
            ["0", "No buffer switching at the end of transfer"],
            ["1", "Memory target switched at the end of the DMA transfer This bit is protected and ca n be written only if EN = 0."]
          ],
          "mask": "0b1000000000000000000"
        },
        {
          "name": "PL",
          "description": "priority level These bits are set and cleared by software.",
          "values": [
            ["00", "Low"],
            ["01", "Medium"],
            ["10", "High"],
            ["11", "Very highThese bits are protected and can be written only if EN = 0."]
          ],
          "mask": "0b110000000000000000"
        },
        {
          "name": "PINCOS",
          "description": "Peripheral increment offset size This bit is set and cleared by software",
          "values": [
            ["0", "The offset size for the peripheral addr ess calculation is linked to the PSIZE."],
            ["1", "The offset size for the peripheral address calculation is fixed to 4 (32-bit alignment). This bit has no meaning if bit PINC = 0.This bit is protected and ca n be written only if EN = 0. This bit is forced low by hardware when the stream is enabled (EN = 1) if the direct mode is selected or if PBURST are different from 00."]
          ],
          "mask": "0b1000000000000000"
        },
        {
          "name": "MSIZE",
          "description": "Memory data size These bits are set and cleared by software.",
          "values": [
            ["00", "Byte (8-bit)"],
            ["01", "Half-word (16-bit)"],
            ["10", "Word (32-bit)"],
            ["11", "ReservedThese bits are protected and can be written only if EN = 0.In direct mode, MSIZE is forced by hardware to the same value as PSIZE as soon as EN = 1."]
          ],
          "mask": "0b110000000000000"
        },
        {
          "name": "PSIZE",
          "description": "Peripheral data size These bits are set and cleared by software.",
          "values": [
            ["00", "Byte (8-bit)"],
            ["01", "Half-word (16-bit)"],
            ["10", "Word (32-bit)"],
            ["11", "ReservedThese bits are protected and can be written only if EN = 0."]
          ],
          "mask": "0b1100000000000"
        },
        {
          "name": "MINC",
          "description": "Memory increment mode This bit is set and cleared by software.",
          "values": [
            ["0", "Memory address pointer fixed"],
            ["1", "Memory address pointer incremented after each data transfer (increment is done according to MSIZE) This bit is protected and ca n be written only if EN = 0."]
          ],
          "mask": "0b10000000000"
        },
        {
          "name": "PINC",
          "description": "Peripheral increment mode This bit is set and cleared by software.",
          "values": [
            ["0", "Peripheral address pointer fixed"],
            ["1", "Peripheral address pointer incremented after each data transfer (increment done according to PSIZE) This bit is protected and ca n be written only if EN = 0."]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "CIRC",
          "description": "Circular mode This bit is set and cleared by software and can be cleared by hardware.",
          "values": [
            ["0", "Circular mode disabled"],
            ["1", "Circular mode enabledWhen the peripheral is the flow controller (bit PFCTRL = 1), and the stream is enabled (EN = 1), then this bit is automatically forced by hardware to 0. It is automatically forced by hardware to 1 if th e DBM bit is set, as soon as the stream is enabled (EN = 1)."]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "DIR",
          "description": "Data transfer direction These bits are set and cleared by software.",
          "values": [
            ["00", "Peripheral-to-memory"],
            ["01", "Memory-to-peripheral"],
            ["10", "Memory-to-memory"],
            ["11", "ReservedThese bits are protected and can be written only if EN = 0."]
          ],
          "mask": "0b11000000"
        },
        {
          "name": "PFCTRL",
          "description": "Peripheral flow controller This bit is set and cleared by software.",
          "values": [
            ["0", "DMA is the flow controller."],
            ["1", "The peripheral is the flow controller.This bit is protected and ca n be written only if EN = 0. When the memory-to-memory mode is selected (bits DIR["],
            ["1", "0] = 10), then this bit is automatically forced to 0 by hardware."]
          ],
          "mask": "0b100000"
        },
        {
          "name": "TCIE",
          "description": "Transfer complete interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "TC interrupt disabled"],
            ["1", "TC interrupt enabled"]
          ],
          "mask": "0b10000"
        },
        {
          "name": "HTIE",
          "description": "Half transfer interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "HT interrupt disabled"],
            ["1", "HT interrupt enabled"]
          ],
          "mask": "0b1000"
        },
        {
          "name": "TEIE",
          "description": "Transfer error interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "TE interrupt disabled"],
            ["1", "TE interrupt enabled"]
          ],
          "mask": "0b100"
        },
        {
          "name": "DMEIE",
          "description": "Direct mode error interrupt enable This bit is set and cleared by software. Before setting EN bit to 1 to start a new transfer, the event flags corresponding to the stream in DMA_LISR or DMA_ HISR register must be cleared.",
          "values": [
            ["0", "DME interrupt disabled"],
            ["1", "DME interrupt enabled EN: Stream enable/flag stream ready when read low This bit is set and cleared by software."],
            ["0", "Stream disabled"],
            ["1", "Stream enabledThis bit is cleared by hardware: \u2013 on a DMA end of transfer (stream ready to be configured)\u2013 if a transfer error occurs on the AHB master buses \u2013 when the FIFO threshold on memory AHB port is not compatible with the burst size When this bit is read as 0, the software is al lowed to program the configuration and FIFO bits registers. It is forbidden to write these registers when the EN bit is read as 1."]
          ],
          "mask": "0b10"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111110000000000000000000000000"
        }
      ]
    },
    {
      "name": "SNDTR",
      "description": "stream x number of data register",
      "offset": "0x04",
      "fields": [
        {
          "name": "NDT",
          "description": "Number of data items to transfer (0 up to 65535) This bitfield can be written only when the stre am is disabled. When the stream is enabled, this bitfield is read-only, indicating the remain ing data items to be trans mitted. This bitfield decrements after each DMA transfer. Once the transfer is completed, this bitfield c an either stay at zero (when the stream is in normal mode), or be reloaded automatically with the previously programmed value in the following cases: \u2013 when the stream is conf igured in circular mode \u2013 when the stream is enabled again by setting EN bit to 1 If the value of this bitfield is zero, no transac tion can be served even if the stream is enabled.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "SPAR",
      "description": "stream x peripheral address register",
      "offset": "0x08",
      "fields": []
    },
    {
      "name": "SM0AR",
      "description": "stream x memory 0 address register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "M0A",
          "description": "Memory 0 address Base address of memory area 0 from /to which the data is read/written. These bits are write-protected. They can be written only if: \u2013 the stream is disabled (EN = 0 in DMA_SxCR) or \u2013 the stream is enabled (EN = 1 in DMA_SxCR) and CT = 1 in DMA_SxCR (in double-buffer mode).",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "SM1AR",
      "description": "stream x memory 1 address register",
      "offset": "0x10",
      "fields": [
        {
          "name": "1",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 M1A[3",
          "values": [["1", "16] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 M1A[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw"]],
          "mask": "0b1000"
        },
        {
          "name": "M1A",
          "description": "Memory 1 address (used in case of double-buffer mode) Base address of memory area 1 from/to which the data is read/written. This bitfield is used only for the double-buffer mode.These bits are write-protected. They can be written only if: \u2013 the stream is disabled (EN = 0 in DMA_SxCR) or \u2013 the stream is enabled (EN = 1 in DMA_SxCR) and bit CT = 0 in DMA_SxCR .",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "SFCR",
      "description": "stream x FIFO control register",
      "offset": "0x14",
      "fields": [
        {
          "name": "FEIE",
          "description": "FIFO error interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "FE interrupt disabled"],
            ["1", "FE interrupt enabled"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "FS",
          "description": "FIFO status These bits are read-only.",
          "values": [
            ["000", "0 < fifo_level < 1/4"],
            ["001", "1/4 \u2264 fifo_level < 1/2"],
            ["010", "1/2 \u2264 fifo_level < 3/4"],
            ["011", "3/4 \u2264 fifo_level < full"],
            ["100", "FIFO is empty."],
            ["101", "FIFO is full."],
            ["Others", "Reserved (no meaning)These bits are not relevant in the direct mode (DMDIS = 0)."]
          ],
          "mask": "0b111000"
        },
        {
          "name": "DMDIS",
          "description": "Direct mode disable This bit is set and cleared by software. It can be set by hardware.",
          "values": [
            ["0", "Direct mode enabled"],
            ["1", "Direct mode disabledThis bit is protected and can be written only if EN = 0.This bit is set by hardware if the memory -to-memory mode is selected (DIR = 10 in DMA_SxCR), and EN = 1 in DMA_SxCR because the direct mode is not allowed in the memory-to-me mory configuration."]
          ],
          "mask": "0b100"
        },
        {
          "name": "FTH",
          "description": "FIFO threshold selection These bits are set and cleared by software.",
          "values": [
            ["00", "1/4 full FIFO"],
            ["01", "1/2 full FIFO"],
            ["10", "3/4 full FIFO"],
            ["11", "Full FIFOThese bits are not used in the direct mode when the DMIS = 0. These bits are protected and can be written only if EN = 0."]
          ],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111111111111101000000"
        }
      ]
    }
  ]
}
