pr_debug	,	F_20
parent	,	V_72
clkdev_pxa_register	,	F_34
pxa27x_base_clocks_init	,	F_44
clk_register_clk_pxa27x_run	,	F_36
sdram_rows	,	V_1
"Run Mode clock: %ld.%02ldMHz\n"	,	L_1
clk_register_clk_pxa27x_memory	,	F_46
CCCR_CPDIS_BIT	,	V_46
dummy_clks	,	V_69
ht	,	V_27
"run"	,	L_11
clk_register_clk_pxa27x_lcd_base	,	F_47
clk_pxa27x_cpll_get_rate	,	F_15
hw	,	V_23
pxa27x_freqs	,	V_37
clkcfg	,	V_25
clk_put	,	F_11
clk_rate_request	,	V_35
pxa2xx_core_turbo_switch	,	F_29
PXA_CORE_RUN	,	V_54
clk_pxa27x_memory_get_rate	,	F_40
MDREFR	,	V_42
ARRAY_SIZE	,	F_18
CLK_CORE	,	V_57
clk	,	V_14
__clk_mux_determine_rate	,	F_31
index	,	V_55
clk_pxa27x_cpll_set_rate	,	F_19
"core"	,	L_12
mdcnfg	,	V_4
__func__	,	V_39
clk_register_clk_pxa27x_system_bus	,	F_45
pxa27x_register_plls	,	F_24
interval	,	V_11
MHz	,	V_51
CCCR_LCD_26_BIT	,	V_47
L	,	V_29
device_node	,	V_74
N	,	V_31
clk_pxa27x_memory_get_parent	,	F_41
clk_register_fixed_factor	,	F_26
CCSR_N2_MASK	,	V_33
PXA_CORE_13Mhz	,	V_52
clk_hw	,	V_22
"system_bus"	,	L_13
clk_pxa27x_core_determine_rate	,	F_30
a	,	V_61
get_freq_khz	,	V_17
b	,	V_58
osc_forced	,	V_44
u8	,	T_2
CLK_GET_RATE_NOCACHE	,	V_50
pxa2xx_cpll_change	,	F_21
d	,	V_67
max	,	F_5
pr_info	,	F_12
i	,	V_16
l	,	V_28
"%s(rate=%lu parent_rate=%lu)\n"	,	L_5
EINVAL	,	V_41
pxa27x_is_ppll_disabled	,	F_13
t	,	V_26
pxa27x_clocks	,	V_73
__init	,	T_3
clk_pxa27x_run_get_rate	,	F_32
clk_pxa27x_lcd_base_get_parent	,	F_23
pxa27x_get_clk_frequency_khz	,	F_7
cpll	,	V_40
n2	,	V_30
PXA_LCD_13Mhz	,	V_48
dummy_clk	,	V_66
freq_khz	,	V_10
ccsr	,	V_19
clk_pxa27x_system_bus_get_parent	,	F_39
u32	,	T_1
clk_register_clkdev	,	F_43
CCSR_L_MASK	,	V_32
info	,	V_13
req	,	V_36
PXA_CORE_TURBO	,	V_53
"cpll"	,	L_10
CCSR	,	V_20
"clk_dummy"	,	L_8
CCCR_PPDIS_BIT	,	V_21
"memory"	,	L_14
pxa27x_dummy_clocks_init	,	F_42
pxa27x_clocks_init	,	F_48
pxa2xx_determine_rate	,	F_17
pxa27x_register_core	,	F_33
mdrefr_dri	,	F_6
clk_get_rate	,	F_10
readl_relaxed	,	F_2
"Turbo Mode clock: %ld.%02ldMHz\n"	,	L_2
drac2	,	V_2
drac0	,	V_3
name	,	V_68
clk_pxa27x_lcd_base_get_rate	,	F_22
CCSR_N2_SHIFT	,	V_34
KHz	,	V_18
"ppll_312mhz"	,	L_9
clks	,	V_15
MDCNFG	,	V_5
np	,	V_75
get_sdram_rows	,	F_1
con_id	,	V_71
SDRAM_TREF	,	V_12
clk_pxa27x_core_get_parent	,	F_27
clk_pxa27x_core_set_parent	,	F_28
clk_register_clk_pxa27x_cpll	,	F_35
PXA_BUS_RUN	,	V_60
clk_pxa27x_cpll_determine_rate	,	F_16
CCCR	,	V_43
clk_register_clk_pxa27x_core	,	F_37
PXA_BUS_13Mhz	,	V_59
parent_rate	,	V_24
CCCR_A_BIT	,	V_62
"System bus clock: %ld.%02ldMHz\n"	,	L_4
rate	,	V_38
PXA_MEM_RUN	,	V_65
clk_pxa27x_system_bus_get_rate	,	F_38
clk_get	,	F_8
"osc_13mhz"	,	L_6
pxa27x_dt_clocks_init	,	F_50
cccr	,	V_45
readl	,	F_14
MDCNFG_DRAC2	,	F_3
clk_pxa_dt_common_init	,	F_51
MDCNFG_DRAC0	,	F_4
PXA_LCD_RUN	,	V_49
"osc_32_768khz"	,	L_7
PXA_MEM_13Mhz	,	V_63
dev_id	,	V_70
clk_pxa_cken_init	,	F_49
MDCNFG_DE0	,	V_8
PXA_MEM_SYSTEM_BUS	,	V_64
MDCNFG_DE2	,	V_6
MDCNFG_DE1	,	V_9
CLK_NONE	,	V_56
MDCNFG_DE3	,	V_7
"Memory clock: %ld.%02ldMHz\n"	,	L_3
clk_register_fixed_rate	,	F_25
IS_ERR	,	F_9
