// Seed: 3240221291
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    output wire id_4,
    input tri0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    output wand id_9
);
  always @(-1 == -1 or 1) begin : LABEL_0
    $clog2(14);
    ;
    assume (id_5 || id_8 || 1 - id_2 || id_3(-1));
  end
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_4 = 32'd21
) (
    input supply0 id_0,
    input supply1 _id_1,
    output wor id_2,
    output wire id_3,
    output wand _id_4,
    output tri id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply1 id_10
);
  logic [1 : id_1  ==  id_4] id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_8,
      id_9,
      id_5,
      id_6,
      id_10,
      id_6,
      id_8,
      id_10
  );
  wire id_13;
  assign id_3 = id_6;
endmodule
