<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL')">CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.07</td>
<td class="s10 cl rt"><a href="mod79.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod79.html#Cond" > 90.12</a></td>
<td class="s9 cl rt"><a href="mod79.html#Toggle" > 93.68</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod79.html#Branch" > 96.49</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/memory_registers.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/memory_registers.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod79.html#inst_tag_207"  onclick="showContent('inst_tag_207')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 97.34</td>
<td class="s10 cl rt"><a href="mod79.html#inst_tag_207_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Cond" > 92.21</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Toggle" > 97.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod79.html#inst_tag_207_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_207'>
<hr>
<a name="inst_tag_207"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.34</td>
<td class="s10 cl rt"><a href="mod79.html#inst_tag_207_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Cond" > 92.21</a></td>
<td class="s9 cl rt"><a href="mod79.html#inst_tag_207_Toggle" > 97.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod79.html#inst_tag_207_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.22</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.40</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod293.html#inst_tag_1017" >DUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod36.html#inst_tag_112" id="tag_urg_inst_112">CLK_GATE_CONTROL_REGS_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod36.html#inst_tag_113" id="tag_urg_inst_113">CLK_GATE_TEST_REGS_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_185" id="tag_urg_inst_185">CONTROL_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 99.19</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.94</td>
<td class="s9 cl rt"> 97.79</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.23</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_553" id="tag_urg_inst_553">GLOBAL_RST_RST_REG_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_552" id="tag_urg_inst_552">SOFT_RST_RST_REG_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod298.html#inst_tag_1022" id="tag_urg_inst_1022">TEST_REGISTERS_GEN_TRUE</a></td>
<td class="s9 cl rt"> 99.84</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>31</td><td>31</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>403</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>692</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>709</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>812</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">VHDL_PROCESS</td><td>904</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
402                             elsif (rising_edge(clk_sys)) then
403        1/1                      control_registers_cs_reg  &lt;= control_registers_cs;
404        1/1                      test_registers_cs_reg &lt;= test_registers_cs;
405        1/1                  end if;
406                         end process;
407        1/1          
408        1/1              -----------------------------------------------------------------------------------------------
409                         -- Read data multiplexor. Use registered version of chip select signals since read data are
410                         -- returned one clock cycle later!
411                         -----------------------------------------------------------------------------------------------
412                         data_out &lt;= control_registers_rdata when (control_registers_cs_reg = '1') else
413                                        test_registers_rdata when (test_registers_cs_reg = '1') else
414                                             (others =&gt; '0');
415                     
416                         -----------------------------------------------------------------------------------------------
417                         -- Clock gating - Ungate clocks for read or write. Note that write enable / read enable is
418                         -- still brought also to register map! This is for FPGA implementation where clock gate is
419                         -- transparent!
420                         -----------------------------------------------------------------------------------------------
421                         control_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
422                                                    else
423                                                '0';
424                     
425                         test_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
426                                                 else
427                                             '0';
428                     
429                         clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
430                         generic map(
431                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
432                         )
433                         port map(
434                             clk_in             =&gt; clk_sys,                          -- IN
435                             clk_en             =&gt; control_regs_clk_en,              -- IN
436                             scan_enable        =&gt; scan_enable,                      -- IN
437                     
438                             clk_out            =&gt; clk_control_regs                  -- OUT
439                         );
440                     
441                         clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
442                         generic map(
443                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
444                         )
445                         port map(
446                             clk_in             =&gt; clk_sys,                          -- IN
447                             clk_en             =&gt; test_regs_clk_en,                 -- IN
448                             scan_enable        =&gt; scan_enable,                      -- IN
449                     
450                             clk_out            =&gt; clk_test_regs                     -- OUT
451                         );
452                     
453                         -----------------------------------------------------------------------------------------------
454                         -- Control registers instance
455                         -----------------------------------------------------------------------------------------------
456                         control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
457                         generic map(
458                             DATA_WIDTH            =&gt; 32,
459                             ADDRESS_WIDTH         =&gt; 16,
460                             REGISTERED_READ       =&gt; true,
461                             CLEAR_READ_DATA       =&gt; false,
462                             SUP_FILT_A            =&gt; G_SUP_FILTA,
463                             SUP_RANGE             =&gt; G_SUP_RANGE,
464                             SUP_FILT_C            =&gt; G_SUP_FILTC,
465                             SUP_FILT_B            =&gt; G_SUP_FILTB,
466                             SUP_TRAFFIC_CTRS      =&gt; G_SUP_TRAFFIC_CTRS
467                         )
468                         port map(
469                             clk_sys               =&gt; clk_control_regs,              -- IN
470                             res_n                 =&gt; soft_res_q_n,                  -- IN
471                             address               =&gt; adress,                        -- IN
472                             w_data                =&gt; data_in,                       -- IN
473                             r_data                =&gt; control_registers_rdata,       -- OUT
474                             cs                    =&gt; control_registers_cs,          -- IN
475                             read                  =&gt; srd,                           -- IN
476                             write                 =&gt; swr,                           -- IN
477                             be                    =&gt; sbe,                           -- IN
478                             lock_1                =&gt; reg_lock_1_active,             -- IN
479                             lock_2                =&gt; reg_lock_2_active,             -- IN
480                             control_registers_out =&gt; mr_ctrl_out_i,                 -- OUT
481                             control_registers_in  =&gt; mr_ctrl_in                     -- IN
482                         );
483                         mr_ctrl_out &lt;= mr_ctrl_out_i;
484                     
485                         -----------------------------------------------------------------------------------------------
486                         -- Test registers instance
487                         -----------------------------------------------------------------------------------------------
488                         test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
489                             test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
490                             generic map (
491                                 DATA_WIDTH          =&gt; 32,
492                                 ADDRESS_WIDTH       =&gt; 16,
493                                 REGISTERED_READ     =&gt; true,
494                                 CLEAR_READ_DATA     =&gt; false
495                             )
496                             port map(
497                                 clk_sys             =&gt; clk_test_regs,               -- IN
498                                 res_n               =&gt; soft_res_q_n,                -- IN
499                                 address             =&gt; adress,                      -- IN
500                                 w_data              =&gt; data_in,                     -- IN
501                                 r_data              =&gt; test_registers_rdata,        -- OUT
502                                 cs                  =&gt; test_registers_cs,           -- IN
503                                 read                =&gt; srd,                         -- IN
504                                 write               =&gt; swr,                         -- IN
505                                 be                  =&gt; sbe,                         -- IN
506                                 lock_1              =&gt; reg_lock_1_active,           -- IN
507                                 lock_2              =&gt; reg_lock_2_active,           -- IN
508                                 test_registers_out  =&gt; mr_tst_out_i,                -- OUT
509                                 test_registers_in   =&gt; mr_tst_in                    -- IN
510                             );
511                     
512                             -- Padding to full width of possible TXT Buffers
513                             txt_buf_test_data_padding_gen : for i in 0 to 7 generate
514                     
515                                 txt_buf_padding_index_gen_true : if (i &lt; G_TXT_BUFFER_COUNT) generate
516                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= mr_tst_rdata_tst_rdata_txb(i);
517                                 end generate txt_buf_padding_index_gen_true;
518                     
519                                 txt_buf_padding_index_gen_false : if (i &gt;= G_TXT_BUFFER_COUNT) generate
520                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= (others =&gt; '0');
521                                 end generate txt_buf_padding_index_gen_false;
522                     
523                             end generate;
524                     
525                             -- Select test read data from RX buffer and TXT buffers
526                             with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata &lt;=
527                                      mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
528                                 mr_tst_rdata_tst_rdata_txb_i(0) when TMTGT_TXTBUF1,
529                                 mr_tst_rdata_tst_rdata_txb_i(1) when TMTGT_TXTBUF2,
530                                 mr_tst_rdata_tst_rdata_txb_i(2) when TMTGT_TXTBUF3,
531                                 mr_tst_rdata_tst_rdata_txb_i(3) when TMTGT_TXTBUF4,
532                                 mr_tst_rdata_tst_rdata_txb_i(4) when TMTGT_TXTBUF5,
533                                 mr_tst_rdata_tst_rdata_txb_i(5) when TMTGT_TXTBUF6,
534                                 mr_tst_rdata_tst_rdata_txb_i(6) when TMTGT_TXTBUF7,
535                                 mr_tst_rdata_tst_rdata_txb_i(7) when TMTGT_TXTBUF8,
536                                                 (others =&gt; '0') when others;
537                     
538                         end generate test_registers_gen_true;
539                     
540                         test_registers_gen_false : if (not G_SUP_TEST_REGISTERS) generate
541                             test_registers_rdata &lt;= (others =&gt; '0');
542                             mr_tst_in.tst_rdata_tst_rdata &lt;= (others =&gt; '0');
543                             mr_tst_out_i &lt;= ('0', '0', (others =&gt; '0'), (others =&gt; '0'), (others =&gt; '0'));
544                             mr_tst_rdata_tst_rdata_txb_i &lt;= (others =&gt; (others =&gt; '0'));
545                         end generate;
546                     
547                         mr_tst_out &lt;= mr_tst_out_i;
548                     
549                         -----------------------------------------------------------------------------------------------
550                         -- Lock signals
551                         -----------------------------------------------------------------------------------------------
552                         -- Lock 1 - Locked when MODE[TSTM] = 0
553                         reg_lock_1_active &lt;= not mr_ctrl_out_i.mode_tstm;
554                     
555                         -- Lock 2 - Locked when SETTINGS[ENA] = 1
556                         reg_lock_2_active &lt;= mr_ctrl_out_i.settings_ena;
557                     
558                         -----------------------------------------------------------------------------------------------
559                         -- Two reset registers:
560                         --  1. Soft reset - Resets memory registers
561                         --  2. Core reset - Resets rest of the core when disabled.
562                         --
563                         -- Both need to be gated to inactive value in Scan mode since they reset other flops.
564                         -----------------------------------------------------------------------------------------------
565                     
566                         -- Writing MODE[RST] = 1 causes Soft Reset
567                         soft_res_d_n &lt;= not mr_ctrl_out_i.mode_rst;
568                     
569                         soft_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
570                         generic map (
571                             G_RESET_POLARITY    =&gt; '0'
572                         )
573                         port map(
574                             -- Clock and Reset
575                             clk                 =&gt; clk_sys,                         -- IN
576                             arst                =&gt; res_n,                           -- IN
577                     
578                             -- Flip flop input / output
579                             d                   =&gt; soft_res_d_n,                    -- IN
580                             q                   =&gt; soft_res_q_n,                    -- OUT
581                     
582                             -- Scan mode control
583                             scan_enable         =&gt; scan_enable                      -- IN
584                         );
585                     
586                         -- Reset of the rest of core is the same as soft reset, but it is also active when
587                         -- SETTINGS[ENA] = '0'. Thus disabled node has all of its logic in reset!
588                         res_core_d_n &lt;= '0' when (mr_ctrl_out_i.mode_rst = '1' or mr_ctrl_out_i.settings_ena = '0')
589                                             else
590                                         '1';
591                     
592                         global_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
593                         generic map (
594                             G_RESET_POLARITY    =&gt; '0'
595                         )
596                         port map(
597                             -- Clock and Reset
598                             clk                 =&gt; clk_sys,                         -- IN
599                             arst                =&gt; res_n,                           -- IN
600                     
601                             -- Flip flop input / output
602                             d                   =&gt; res_core_d_n,                    -- IN
603                             q                   =&gt; res_core_n,                      -- OUT
604                     
605                             -- Scan mode control
606                             scan_enable         =&gt; scan_enable                      -- IN
607                         );
608                     
609                         -----------------------------------------------------------------------------------------------
610                         -- Reset propagation to output
611                         -----------------------------------------------------------------------------------------------
612                         res_soft_n &lt;= soft_res_q_n;
613                     
614                         -----------------------------------------------------------------------------------------------
615                         -----------------------------------------------------------------------------------------------
616                         -- Control registers - Write Data to Driving Bus connection
617                         -----------------------------------------------------------------------------------------------
618                         -----------------------------------------------------------------------------------------------
619                     
620                         mr_tx_priority(0)       &lt;= mr_ctrl_out_i.tx_priority_txt1p;
621                         mr_tx_command_txbi(0)   &lt;= mr_ctrl_out_i.tx_command_txb1;
622                     
623                         mr_tx_priority(1)       &lt;= mr_ctrl_out_i.tx_priority_txt2p when (mr_ctrl_out_i.mode_txbbm = '0')
624                                                                                    else
625                                                    mr_ctrl_out_i.tx_priority_txt1p;
626                     
627                         mr_tx_command_txbi(1)   &lt;= mr_ctrl_out_i.tx_command_txb2 when (mr_ctrl_out_i.mode_txbbm = '0')
628                                                                                  else
629                                                    mr_ctrl_out_i.tx_command_txb1 or mr_ctrl_out_i.tx_command_txb2;
630                     
631                         mt_2_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 2) generate
632                             mr_tx_priority(2)       &lt;= mr_ctrl_out_i.tx_priority_txt3p;
633                             mr_tx_command_txbi(2)   &lt;= mr_ctrl_out_i.tx_command_txb3;
634                         end generate;
635                     
636                         mt_3_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 3) generate
637                             mr_tx_priority(3)       &lt;= mr_ctrl_out_i.tx_priority_txt4p when (mr_ctrl_out_i.mode_txbbm = '0')
638                                                                                        else
639                                                        mr_ctrl_out_i.tx_priority_txt3p;
640                     
641                             mr_tx_command_txbi(3)   &lt;= mr_ctrl_out_i.tx_command_txb4 when (mr_ctrl_out_i.mode_txbbm = '0')
642                                                                                      else
643                                                        mr_ctrl_out_i.tx_command_txb3 or mr_ctrl_out_i.tx_command_txb4;
644                         end generate;
645                     
646                         mt_4_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 4) generate
647                             mr_tx_priority(4)       &lt;= mr_ctrl_out_i.tx_priority_txt5p;
648                             mr_tx_command_txbi(4)   &lt;= mr_ctrl_out_i.tx_command_txb5;
649                         end generate;
650                     
651                         mt_5_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 5) generate
652                             mr_tx_priority(5)       &lt;= mr_ctrl_out_i.tx_priority_txt6p when (mr_ctrl_out_i.mode_txbbm = '0')
653                                                                                        else
654                                                        mr_ctrl_out_i.tx_priority_txt5p;
655                     
656                             mr_tx_command_txbi(5)   &lt;= mr_ctrl_out_i.tx_command_txb6 when (mr_ctrl_out_i.mode_txbbm = '0')
657                                                                                      else
658                                                        mr_ctrl_out_i.tx_command_txb5 or mr_ctrl_out_i.tx_command_txb6;
659                         end generate;
660                     
661                         mt_6_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 6) generate
662                             mr_tx_priority(6)       &lt;= mr_ctrl_out_i.tx_priority_txt7p;
663                             mr_tx_command_txbi(6)   &lt;= mr_ctrl_out_i.tx_command_txb7;
664                         end generate;
665                     
666                         mt_7_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 7) generate
667                             mr_tx_priority(7)       &lt;= mr_ctrl_out_i.tx_priority_txt8p when (mr_ctrl_out_i.mode_txbbm = '0')
668                                                                                        else
669                                                        mr_ctrl_out_i.tx_priority_txt7p;
670                     
671                             mr_tx_command_txbi(7)   &lt;= mr_ctrl_out_i.tx_command_txb8 when (mr_ctrl_out_i.mode_txbbm = '0')
672                                                                                      else
673                                                        mr_ctrl_out_i.tx_command_txb7 or mr_ctrl_out_i.tx_command_txb8;
674                         end generate;
675                     
676                         -----------------------------------------------------------------------------------------------
677                         -----------------------------------------------------------------------------------------------
678                         -- Control registers - Read Data to status signals connection
679                         -----------------------------------------------------------------------------------------------
680                         -----------------------------------------------------------------------------------------------
681                     
682                         -- DEVICE ID
683                         mr_ctrl_in.device_id_device_id &lt;= G_DEVICE_ID;
684                     
685                         -- VERSION
686                         mr_ctrl_in.version_ver_minor &lt;= G_VERSION_MINOR;
687                         mr_ctrl_in.version_ver_major &lt;= G_VERSION_MAJOR;
688                     
689                         -- STATUS
690                         mr_ctrl_in.status_idle &lt;= '1' when (cc_stat.is_bus_off = '1') else
691                                                   '1' when (cc_stat.is_idle = '1') else
692        1/1                                        '0';
693        1/1              mr_ctrl_in.status_ewl &lt;= cc_stat.status_ewl;
694        1/1              mr_ctrl_in.status_txs &lt;= cc_stat.is_transmitter;
695        1/1              mr_ctrl_in.status_rxs &lt;= cc_stat.is_receiver;
696                     
697                         -- Go through TXT Buffers and check at least one is empty
698                         txnf_calc_proc : process(txtb_state)
699                         begin
700                             mr_ctrl_in.status_txnf &lt;= '0';
701                             for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
702                                 if (txtb_state(i) = TXT_ETY) then
703                                     mr_ctrl_in.status_txnf &lt;= '1';
704                                 end if;
705                             end loop;
706                         end process;
707                     
708                         mr_ctrl_in.status_rxne &lt;= not rx_empty;
709        1/1              mr_ctrl_in.status_dor &lt;= rx_data_overrun;
710        1/1              mr_ctrl_in.status_eft &lt;= pc_dbg.is_err;
711        1/1              mr_ctrl_in.status_pexs &lt;= cc_stat.status_pexs;
712                         mr_ctrl_in.status_rxpe &lt;= rx_parity_error;
713        1/1          
714        1/1              -- TXT Buffer parity error and double parity error
715        1/1              txpe_flag_proc : process(res_n, clk_sys)
716                         begin
717                             if (res_n = '0') then
718        1/1                      mr_ctrl_in.status_txpe &lt;= '0';
719        1/1                      mr_ctrl_in.status_txdpe &lt;= '0';
720                             elsif rising_edge(clk_sys) then
721                                 for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
722                                     if (txtb_parity_error_valid(i) = '1') then
723        1/1                              mr_ctrl_in.status_txpe &lt;= '1';
724        1/1                          end if;
725                     
726                                     if (txtb_bb_parity_error(i) = '1') then
727        1/1                              mr_ctrl_in.status_txdpe &lt;= '1';
728        1/1                          end if;
729                                 end loop;
730                     
731                                 if (mr_ctrl_out_i.command_ctxpe = '1') then
732                                     mr_ctrl_in.status_txpe &lt;= '0';
733                                 end if;
734                     
735                                 if (mr_ctrl_out_i.command_ctxdpe = '1') then
736                                     mr_ctrl_in.status_txdpe &lt;= '0';
737                                 end if;
738                             end if;
739                         end process;
740                     
741                         mr_ctrl_in.status_stcnt &lt;= '1' when G_SUP_TRAFFIC_CTRS
742                                                        else
743                                                    '0';
744                         mr_ctrl_in.status_sprt &lt;= '1' when G_SUP_PARITY
745                                                       else
746                                                   '0';
747                         mr_ctrl_in.status_strgs &lt;= '1' when G_SUP_TEST_REGISTERS
748                                                        else
749                                                    '0';
750                     
751                         -- INT_STAT
752                         mr_ctrl_in.int_stat_rxi    &lt;= mr_int_stat_rxi_o;
753                         mr_ctrl_in.int_stat_txi    &lt;= mr_int_stat_txi_o;
754                         mr_ctrl_in.int_stat_ewli   &lt;= mr_int_stat_ewli_o;
755                         mr_ctrl_in.int_stat_doi    &lt;= mr_int_stat_doi_o;
756                         mr_ctrl_in.int_stat_fcsi   &lt;= mr_int_stat_fcsi_o;
757                         mr_ctrl_in.int_stat_ali    &lt;= mr_int_stat_ali_o;
758                         mr_ctrl_in.int_stat_bei    &lt;= mr_int_stat_bei_o;
759                         mr_ctrl_in.int_stat_ofi    &lt;= mr_int_stat_ofi_o;
760                         mr_ctrl_in.int_stat_rxfi   &lt;= mr_int_stat_rxfi_o;
761                         mr_ctrl_in.int_stat_bsi    &lt;= mr_int_stat_bsi_o;
762                         mr_ctrl_in.int_stat_rbnei  &lt;= mr_int_stat_rbnei_o;
763                         mr_ctrl_in.int_stat_txbhci &lt;= mr_int_stat_txbhci_o;
764                     
765                         -- INT_ENA_SET
766                         mr_ctrl_in.int_ena_set_int_ena_set &lt;= mr_int_ena_set_int_ena_set_o;
767                     
768                         -- INT_MASK_SET
769                         mr_ctrl_in.int_mask_set_int_mask_set &lt;= mr_int_mask_set_int_mask_set_o;
770                     
771                         -- FAULT_STATE
772                         mr_ctrl_in.fault_state_era &lt;= cc_stat.is_err_active;
773                         mr_ctrl_in.fault_state_erp &lt;= cc_stat.is_err_passive;
774                         mr_ctrl_in.fault_state_bof &lt;= cc_stat.is_bus_off;
775                     
776                         -- REC
777                         mr_ctrl_in.rec_rec_val &lt;= cc_stat.rx_err_ctr;
778                     
779                         -- TEC
780                         mr_ctrl_in.tec_tec_val &lt;= cc_stat.tx_err_ctr;
781                     
782                         -- ERR_NORM
783                         mr_ctrl_in.err_norm_err_norm_val &lt;= cc_stat.norm_err_ctr;
784                         mr_ctrl_in.err_fd_err_fd_val     &lt;= cc_stat.data_err_ctr;
785                     
786                         -- FILTER_STATUS
787                         mr_ctrl_in.filter_status_sfa &lt;= '1' when G_SUP_FILTA else
788                                                         '0';
789                     
790                         mr_ctrl_in.filter_status_sfb &lt;= '1' when G_SUP_FILTB else
791                                                         '0';
792                     
793                         mr_ctrl_in.filter_status_sfc &lt;= '1' when G_SUP_FILTC else
794                                                         '0';
795                     
796                         mr_ctrl_in.filter_status_sfr &lt;= '1' when G_SUP_RANGE else
797                                                         '0';
798                     
799                         -- RX_MEM_INFO
800                         mr_ctrl_in.rx_mem_info_rx_buff_size &lt;= std_logic_vector(to_unsigned(G_RX_BUFF_SIZE, 13));
801                         mr_ctrl_in.rx_mem_info_rx_mem_free  &lt;= rx_mem_free;
802                     
803                         -- RX_POINTERS
804                         mr_ctrl_in.rx_pointers_rx_wpp &lt;= rx_write_pointer;
805                         mr_ctrl_in.rx_pointers_rx_rpp &lt;= rx_read_pointer;
806                     
807                         -- RX_STATUS register
808                         mr_ctrl_in.rx_status_rxe   &lt;= rx_empty;
809                         mr_ctrl_in.rx_status_rxf   &lt;= rx_full;
810                         mr_ctrl_in.rx_status_rxmof &lt;= rx_mof;
811                         mr_ctrl_in.rx_status_rxfrc &lt;= rx_frame_count;
812        1/1          
813        1/1              -- RX_DATA register - Read data word from RX Buffer FIFO.
814                         mr_ctrl_in.rx_data_rx_data &lt;= rxb_port_b_data_out;
815        1/1          
816        1/1              -- TX_STATUS register
817        1/1              tx_status_proc : process(txtb_state)
818        1/1                  variable txtb_state_padded : t_txt_bufs_state(7 downto 0);
819        1/1              begin
820        1/1                  txtb_state_padded := (others =&gt; (others =&gt; '0'));
821        1/1                  txtb_state_padded(G_TXT_BUFFER_COUNT - 1 downto 0) := txtb_state;
822        1/1          
823                             mr_ctrl_in.tx_status_tx1s &lt;= txtb_state_padded(0);
824                             mr_ctrl_in.tx_status_tx2s &lt;= txtb_state_padded(1);
825                             mr_ctrl_in.tx_status_tx3s &lt;= txtb_state_padded(2);
826                             mr_ctrl_in.tx_status_tx4s &lt;= txtb_state_padded(3);
827                             mr_ctrl_in.tx_status_tx5s &lt;= txtb_state_padded(4);
828                             mr_ctrl_in.tx_status_tx6s &lt;= txtb_state_padded(5);
829                             mr_ctrl_in.tx_status_tx7s &lt;= txtb_state_padded(6);
830                             mr_ctrl_in.tx_status_tx8s &lt;= txtb_state_padded(7);
831                         end process;
832                     
833                         -- TXTB_INFO
834                         mr_ctrl_in.txtb_info_txt_buffer_count &lt;= std_logic_vector(to_unsigned(G_TXT_BUFFER_COUNT, 4));
835                     
836                         -- ERR_CAPT
837                         mr_ctrl_in.err_capt_err_pos  &lt;= cc_stat.err_pos;
838                         mr_ctrl_in.err_capt_err_type &lt;= cc_stat.err_type;
839                     
840                         -- RETR_CTR
841                         mr_ctrl_in.retr_ctr_retr_ctr_val &lt;= cc_stat.retr_ctr;
842                     
843                         -- ALC
844                         mr_ctrl_in.alc_alc_bit      &lt;= cc_stat.alc_bit;
845                         mr_ctrl_in.alc_alc_id_field &lt;= cc_stat.alc_id_field;
846                     
847                         -- TS_INFO
848                         mr_ctrl_in.ts_info_ts_bits &lt;= std_logic_vector(to_unsigned(G_TS_BITS, 6));
849                     
850                         -- TRV_DELAY
851                         mr_ctrl_in.trv_delay_trv_delay_value &lt;= trv_delay;
852                     
853                         -- RX_FR_CTR
854                         mr_ctrl_in.rx_fr_ctr_rx_fr_ctr_val &lt;= cc_stat.rx_frame_ctr;
855                     
856                         -- TX_FR_CTR
857                         mr_ctrl_in.tx_fr_ctr_tx_fr_ctr_val &lt;= cc_stat.tx_frame_ctr;
858                     
859                         -- DEBUG
860                         mr_ctrl_in.debug_register_stuff_count   &lt;= cc_stat.bst_ctr;
861                         mr_ctrl_in.debug_register_destuff_count &lt;= cc_stat.dst_ctr;
862                         mr_ctrl_in.debug_register_pc_arb        &lt;= pc_dbg.is_arbitration;
863                         mr_ctrl_in.debug_register_pc_con        &lt;= pc_dbg.is_control;
864                         mr_ctrl_in.debug_register_pc_dat        &lt;= pc_dbg.is_data;
865                         mr_ctrl_in.debug_register_pc_stc        &lt;= pc_dbg.is_stuff_count;
866                         mr_ctrl_in.debug_register_pc_crc        &lt;= pc_dbg.is_crc;
867                         mr_ctrl_in.debug_register_pc_crcd       &lt;= pc_dbg.is_crc_delim;
868                         mr_ctrl_in.debug_register_pc_ack        &lt;= pc_dbg.is_ack;
869                         mr_ctrl_in.debug_register_pc_ackd       &lt;= pc_dbg.is_ack_delim;
870                         mr_ctrl_in.debug_register_pc_eof        &lt;= pc_dbg.is_eof;
871                         mr_ctrl_in.debug_register_pc_int        &lt;= pc_dbg.is_intermission;
872                         mr_ctrl_in.debug_register_pc_susp       &lt;= pc_dbg.is_suspend;
873                         mr_ctrl_in.debug_register_pc_ovr        &lt;= pc_dbg.is_overload;
874                         mr_ctrl_in.debug_register_pc_sof        &lt;= pc_dbg.is_sof;
875                     
876                         -- YOLO
877                         mr_ctrl_in.yolo_reg_yolo_val &lt;= YOLO_VAL_RSTVAL;
878                     
879                         -- TIMESTAMP_LOW, TIMESTAMP_HIGH
880                         mr_ctrl_in.timestamp_low_timestamp_low   &lt;= timestamp(31 downto 0);
881                         mr_ctrl_in.timestamp_high_timestamp_high &lt;= timestamp(63 downto 32);
882                     
883                         -- &lt;RELEASE_OFF&gt;
884                         -- pragma translate_off
885                         -----------------------------------------------------------------------------------------------
886                         -- Assertions / Functional coverage
887                         -----------------------------------------------------------------------------------------------
888                     
889                         -- psl default clock is rising_edge(clk_sys);
890                     
891                         -- psl no_simul_two_reg_block_access_asrt : assert never
892                         --   (control_registers_cs_reg = '1' and test_registers_cs_reg = '1')
893                         --   report &quot;Control registers and test registers can't be accessed at once!&quot;;
894                     
895                         -- psl no_rxpe_when_parity_disabled_cov : assert never
896                         --  (mr_ctrl_out_i.settings_pchke = '0' and rx_parity_error = '1')
897                         --  report &quot;RX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
898                     
899                         -- psl no_txpe_when_parity_disabled_cov : assert never
900                         --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txpe = '1')
901                         --  report &quot;TX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
902                     
903                         -- psl no_txdpe_when_parity_disabled_cov : assert never
904        <font color = "grey">unreachable  </font>    --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txdpe = '1')
905        <font color = "grey">unreachable  </font>    --  report &quot;TX Double parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>81</td><td>73</td><td>90.12</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>81</td><td>73</td><td>90.12</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
            ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
                 -----------------1-----------------     -----2-----     -----3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       382
 EXPRESSION (SCS = '1')
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 -----------------------1-----------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 ----------------------1---------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 EXPRESSION (CONTROL_REGISTERS_CS_REG = '1')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 EXPRESSION (TEST_REGISTERS_CS_REG = '1')
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
                 --------------1-------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
            ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
                 --------------1-------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 SUB-EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
                 ---------------1--------------    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       628
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       630
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB1 OR MR_CTRL_OUT_I.TX_COMMAND_TXB2)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       639
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       641
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB3 OR MR_CTRL_OUT_I.TX_COMMAND_TXB4)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       653
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB5 OR MR_CTRL_OUT_I.TX_COMMAND_TXB6)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       663
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       665
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB7 OR MR_CTRL_OUT_I.TX_COMMAND_TXB8)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       682
 EXPRESSION (CC_STAT.IS_BUS_OFF = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       683
 EXPRESSION (CC_STAT.IS_IDLE = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       733
 EXPRESSION G_SUP_TRAFFIC_CTRS
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       736
 EXPRESSION G_SUP_PARITY
            ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       739
 EXPRESSION G_SUP_TEST_REGISTERS
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       779
 EXPRESSION G_SUP_FILTA
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION G_SUP_FILTB
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       785
 EXPRESSION G_SUP_FILTC
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION G_SUP_RANGE
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">451</td>
<td class="rt">413</td>
<td class="rt">91.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">5566</td>
<td class="rt">5214</td>
<td class="rt">93.68 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2783</td>
<td class="rt">2655</td>
<td class="rt">95.40 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2783</td>
<td class="rt">2559</td>
<td class="rt">91.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">221</td>
<td class="rt">209</td>
<td class="rt">94.57 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">2792</td>
<td class="rt">2704</td>
<td class="rt">96.85 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1396</td>
<td class="rt">1376</td>
<td class="rt">98.57 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1396</td>
<td class="rt">1328</td>
<td class="rt">95.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">230</td>
<td class="rt">204</td>
<td class="rt">88.70 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">2774</td>
<td class="rt">2510</td>
<td class="rt">90.48 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1387</td>
<td class="rt">1279</td>
<td class="rt">92.21 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1387</td>
<td class="rt">1231</td>
<td class="rt">88.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_SOFT_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RES_CORE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ADRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SCS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SRD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SWR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SBE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TXBBM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[7:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[26:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_OFFSET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_PASSIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_BUS_OFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RETR_CTR[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.BST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CONTROL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_OVERLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_INTERMISSION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_RXB[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FULL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_EMPTY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MEM_FREE[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_DATA_OVERRUN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_CS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_COMMAND_TXBI[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_STATE(0)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(1)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(2)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(3)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(4)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(5)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(6)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(7)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PARITY_ERROR_VALID[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRV_DELAY[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_EWLI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_DOI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_FCSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_ALI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_OFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RBNEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXBHCI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_ENA_SET_INT_ENA_SET_O[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>MR_CTRL_OUT_I.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TXBBM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[7:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[26:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_OFFSET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEVICE_ID_DEVICE_ID[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MINOR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MAJOR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_DOR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXNF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EFT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STCNT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STRGS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_SPRT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_BOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.REC_REC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TEC_TEC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFC</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_BUFF_SIZE[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXMOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.RX_DATA_RX_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX1S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX2S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX3S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX4S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX5S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX6S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX7S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX8S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TXTB_INFO_TXT_BUFFER_COUNT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RETR_CTR_RETR_CTR_VAL[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TS_INFO_TS_BITS[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.TRV_DELAY_TRV_DELAY_VALUE[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.RX_FR_CTR_RX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TX_FR_CTR_TX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_STUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_DESTUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ARB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CON</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_DAT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_STC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRCD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACKD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_INT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SUSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_OVR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.YOLO_REG_YOLO_VAL[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_OUT_I.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_IN.TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CAN_CORE_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REG_LOCK_1_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REG_LOCK_2_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SOFT_RES_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SOFT_RES_Q_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RES_CORE_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CONTROL_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLK_CONTROL_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLK_TEST_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CTR_PRES_SEL_Q[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod79.html" >CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">57</td>
<td class="rt">55</td>
<td class="rt">96.49 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">374</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">382</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">388</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">393</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">403</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">425</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">429</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">592</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">628</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">682</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">694</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">709</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">733</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">736</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">739</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">779</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">782</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">785</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
374            end generate txtb_port_a_cs_gen;
                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
382            -- Chip selects for register map blocks
                                                      
383            -----------------------------------------------------------------------------------------------
                                                                                                              
384            control_registers_cs <= '1' when (adress(11 downto 8) = CONTROL_REGISTERS_BLOCK) and
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
388        
           
389            test_registers_cs <= '1' when (adress(11 downto 8) = TEST_REGISTERS_BLOCK) and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
393        
           
394            -----------------------------------------------------------------------------------------------
                                                                                                              
395            -- Registering control registers chip select
                                                           
396            -----------------------------------------------------------------------------------------------
                                                                                                              
397            chip_sel_reg_proc : process(res_n, clk_sys)
                                                          
398            begin
                    
399                if (res_n = '0') then
                                        
400                    control_registers_cs_reg  <= '0';
                                                        
401                    test_registers_cs_reg <= '0';
                                                    
402                elsif (rising_edge(clk_sys)) then
                                                    
403                    control_registers_cs_reg  <= control_registers_cs;
                                                                         
404                    test_registers_cs_reg <= test_registers_cs;
                                                                  
405                end if;
                          
406            end process;
                           
407        
           
408            -----------------------------------------------------------------------------------------------
                                                                                                              
409            -- Read data multiplexor. Use registered version of chip select signals since read data are
                                                                                                          
410            -- returned one clock cycle later!
                                                 
411            -----------------------------------------------------------------------------------------------
                                                                                                              
412            data_out <= control_registers_rdata when (control_registers_cs_reg = '1') else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
403                    control_registers_cs_reg  <= control_registers_cs;
                       <font color = "green">-1-</font>                                                  
404                    test_registers_cs_reg <= test_registers_cs;
           <font color = "green">            ==></font>
405                end if;
406            end process;
               <font color = "green">-2-</font>            
407        
           <font color = "green">==></font>
408            -----------------------------------------------------------------------------------------------
409            -- Read data multiplexor. Use registered version of chip select signals since read data are
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
416            -----------------------------------------------------------------------------------------------
                                                                                                              
417            -- Clock gating - Ungate clocks for read or write. Note that write enable / read enable is
                                                                                                         
418            -- still brought also to register map! This is for FPGA implementation where clock gate is
                                                                                                         
419            -- transparent!
                              
420            -----------------------------------------------------------------------------------------------
                                                                                                              
421            control_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
                                          <font color = "green">-1-</font>  
422                                       else
                                              
423                                   '0';
                                          
424        
           
425            test_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
425            test_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
                                       
426                                    else
                                           
427                                '0';
                                       
428        
           
429            clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                          
430            generic map(
                           
431                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
432            )
                
433            port map(
                        
434                clk_in             => clk_sys,                          -- IN
                                                                                
435                clk_en             => control_regs_clk_en,              -- IN
                                                                                
436                scan_enable        => scan_enable,                      -- IN
                                                                                
437        
           
438                clk_out            => clk_control_regs                  -- OUT
                                                                                 
439            );
                 
440        
           
441            clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                       
442            generic map(
                           
443                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
444            )
                
445            port map(
                        
446                clk_in             => clk_sys,                          -- IN
                                                                                
447                clk_en             => test_regs_clk_en,                 -- IN
                                                                                
448                scan_enable        => scan_enable,                      -- IN
                                                                                
449        
           
450                clk_out            => clk_test_regs                     -- OUT
                                                                                 
451            );
                 
452        
           
453            -----------------------------------------------------------------------------------------------
                                                                                                              
454            -- Control registers instance
                                            
455            -----------------------------------------------------------------------------------------------
                                                                                                              
456            control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
                                                                                               
457            generic map(
                           
458                DATA_WIDTH            => 32,
                                               
459                ADDRESS_WIDTH         => 16,
                                               
460                REGISTERED_READ       => true,
                                                 
461                CLEAR_READ_DATA       => false,
                                                  
462                SUP_FILT_A            => G_SUP_FILTA,
                                                        
463                SUP_RANGE             => G_SUP_RANGE,
                                                        
464                SUP_FILT_C            => G_SUP_FILTC,
                                                        
465                SUP_FILT_B            => G_SUP_FILTB,
                                                        
466                SUP_TRAFFIC_CTRS      => G_SUP_TRAFFIC_CTRS
                                                              
467            )
                
468            port map(
                        
469                clk_sys               => clk_control_regs,              -- IN
                                                                                
470                res_n                 => soft_res_q_n,                  -- IN
                                                                                
471                address               => adress,                        -- IN
                                                                                
472                w_data                => data_in,                       -- IN
                                                                                
473                r_data                => control_registers_rdata,       -- OUT
                                                                                 
474                cs                    => control_registers_cs,          -- IN
                                                                                
475                read                  => srd,                           -- IN
                                                                                
476                write                 => swr,                           -- IN
                                                                                
477                be                    => sbe,                           -- IN
                                                                                
478                lock_1                => reg_lock_1_active,             -- IN
                                                                                
479                lock_2                => reg_lock_2_active,             -- IN
                                                                                
480                control_registers_out => mr_ctrl_out_i,                 -- OUT
                                                                                 
481                control_registers_in  => mr_ctrl_in                     -- IN
                                                                                
482            );
                 
483            mr_ctrl_out <= mr_ctrl_out_i;
                                            
484        
           
485            -----------------------------------------------------------------------------------------------
                                                                                                              
486            -- Test registers instance
                                         
487            -----------------------------------------------------------------------------------------------
                                                                                                              
488            test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
                                                                           
489                test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
                                                                                             
490                generic map (
                                
491                    DATA_WIDTH          => 32,
                                                 
492                    ADDRESS_WIDTH       => 16,
                                                 
493                    REGISTERED_READ     => true,
                                                   
494                    CLEAR_READ_DATA     => false
                                                   
495                )
                    
496                port map(
                            
497                    clk_sys             => clk_test_regs,               -- IN
                                                                                
498                    res_n               => soft_res_q_n,                -- IN
                                                                                
499                    address             => adress,                      -- IN
                                                                                
500                    w_data              => data_in,                     -- IN
                                                                                
501                    r_data              => test_registers_rdata,        -- OUT
                                                                                 
502                    cs                  => test_registers_cs,           -- IN
                                                                                
503                    read                => srd,                         -- IN
                                                                                
504                    write               => swr,                         -- IN
                                                                                
505                    be                  => sbe,                         -- IN
                                                                                
506                    lock_1              => reg_lock_1_active,           -- IN
                                                                                
507                    lock_2              => reg_lock_2_active,           -- IN
                                                                                
508                    test_registers_out  => mr_tst_out_i,                -- OUT
                                                                                 
509                    test_registers_in   => mr_tst_in                    -- IN
                                                                                
510                );
                     
511        
           
512                -- Padding to full width of possible TXT Buffers
                                                                   
513                txt_buf_test_data_padding_gen : for i in 0 to 7 generate
                                                                           
514        
           
515                    txt_buf_padding_index_gen_true : if (i < G_TXT_BUFFER_COUNT) generate
                                                                                            
516                        mr_tst_rdata_tst_rdata_txb_i(i) <= mr_tst_rdata_tst_rdata_txb(i);
                                                                                            
517                    end generate txt_buf_padding_index_gen_true;
                                                                   
518        
           
519                    txt_buf_padding_index_gen_false : if (i >= G_TXT_BUFFER_COUNT) generate
                                                                                              
520                        mr_tst_rdata_tst_rdata_txb_i(i) <= (others => '0');
                                                                              
521                    end generate txt_buf_padding_index_gen_false;
                                                                    
522        
           
523                end generate;
                                
524        
           
525                -- Select test read data from RX buffer and TXT buffers
                                                                          
526                with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata <=
                                                                                              
527                         mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
                                                       <font color = "green">-1-</font>  
                                                       <font color = "green">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
429            clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                          
430            generic map(
                           
431                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
432            )
                
433            port map(
                        
434                clk_in             => clk_sys,                          -- IN
                                                                                
435                clk_en             => control_regs_clk_en,              -- IN
                                                                                
436                scan_enable        => scan_enable,                      -- IN
                                                                                
437        
           
438                clk_out            => clk_control_regs                  -- OUT
                                                                                 
439            );
                 
440        
           
441            clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                       
442            generic map(
                           
443                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
444            )
                
445            port map(
                        
446                clk_in             => clk_sys,                          -- IN
                                                                                
447                clk_en             => test_regs_clk_en,                 -- IN
                                                                                
448                scan_enable        => scan_enable,                      -- IN
                                                                                
449        
           
450                clk_out            => clk_test_regs                     -- OUT
                                                                                 
451            );
                 
452        
           
453            -----------------------------------------------------------------------------------------------
                                                                                                              
454            -- Control registers instance
                                            
455            -----------------------------------------------------------------------------------------------
                                                                                                              
456            control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
                                                                                               
457            generic map(
                           
458                DATA_WIDTH            => 32,
                                               
459                ADDRESS_WIDTH         => 16,
                                               
460                REGISTERED_READ       => true,
                                                 
461                CLEAR_READ_DATA       => false,
                                                  
462                SUP_FILT_A            => G_SUP_FILTA,
                                                        
463                SUP_RANGE             => G_SUP_RANGE,
                                                        
464                SUP_FILT_C            => G_SUP_FILTC,
                                                        
465                SUP_FILT_B            => G_SUP_FILTB,
                                                        
466                SUP_TRAFFIC_CTRS      => G_SUP_TRAFFIC_CTRS
                                                              
467            )
                
468            port map(
                        
469                clk_sys               => clk_control_regs,              -- IN
                                                                                
470                res_n                 => soft_res_q_n,                  -- IN
                                                                                
471                address               => adress,                        -- IN
                                                                                
472                w_data                => data_in,                       -- IN
                                                                                
473                r_data                => control_registers_rdata,       -- OUT
                                                                                 
474                cs                    => control_registers_cs,          -- IN
                                                                                
475                read                  => srd,                           -- IN
                                                                                
476                write                 => swr,                           -- IN
                                                                                
477                be                    => sbe,                           -- IN
                                                                                
478                lock_1                => reg_lock_1_active,             -- IN
                                                                                
479                lock_2                => reg_lock_2_active,             -- IN
                                                                                
480                control_registers_out => mr_ctrl_out_i,                 -- OUT
                                                                                 
481                control_registers_in  => mr_ctrl_in                     -- IN
                                                                                
482            );
                 
483            mr_ctrl_out <= mr_ctrl_out_i;
                                            
484        
           
485            -----------------------------------------------------------------------------------------------
                                                                                                              
486            -- Test registers instance
                                         
487            -----------------------------------------------------------------------------------------------
                                                                                                              
488            test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
                                                                           
489                test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
                                                                                             
490                generic map (
                                
491                    DATA_WIDTH          => 32,
                                                 
492                    ADDRESS_WIDTH       => 16,
                                                 
493                    REGISTERED_READ     => true,
                                                   
494                    CLEAR_READ_DATA     => false
                                                   
495                )
                    
496                port map(
                            
497                    clk_sys             => clk_test_regs,               -- IN
                                                                                
498                    res_n               => soft_res_q_n,                -- IN
                                                                                
499                    address             => adress,                      -- IN
                                                                                
500                    w_data              => data_in,                     -- IN
                                                                                
501                    r_data              => test_registers_rdata,        -- OUT
                                                                                 
502                    cs                  => test_registers_cs,           -- IN
                                                                                
503                    read                => srd,                         -- IN
                                                                                
504                    write               => swr,                         -- IN
                                                                                
505                    be                  => sbe,                         -- IN
                                                                                
506                    lock_1              => reg_lock_1_active,           -- IN
                                                                                
507                    lock_2              => reg_lock_2_active,           -- IN
                                                                                
508                    test_registers_out  => mr_tst_out_i,                -- OUT
                                                                                 
509                    test_registers_in   => mr_tst_in                    -- IN
                                                                                
510                );
                     
511        
           
512                -- Padding to full width of possible TXT Buffers
                                                                   
513                txt_buf_test_data_padding_gen : for i in 0 to 7 generate
                                                                           
514        
           
515                    txt_buf_padding_index_gen_true : if (i < G_TXT_BUFFER_COUNT) generate
                                                                                            
516                        mr_tst_rdata_tst_rdata_txb_i(i) <= mr_tst_rdata_tst_rdata_txb(i);
                                                                                            
517                    end generate txt_buf_padding_index_gen_true;
                                                                   
518        
           
519                    txt_buf_padding_index_gen_false : if (i >= G_TXT_BUFFER_COUNT) generate
                                                                                              
520                        mr_tst_rdata_tst_rdata_txb_i(i) <= (others => '0');
                                                                              
521                    end generate txt_buf_padding_index_gen_false;
                                                                    
522        
           
523                end generate;
                                
524        
           
525                -- Select test read data from RX buffer and TXT buffers
                                                                          
526                with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata <=
                                                                                              
527                         mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
                                                       <font color = "green">-1-</font>  
                                                       <font color = "green">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
592            global_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
                                                                      
593            generic map (
                            
594                G_RESET_POLARITY    => '0'
                                             
595            )
                
596            port map(
                        
597                -- Clock and Reset
                                     
598                clk                 => clk_sys,                         -- IN
                                                                                
599                arst                => res_n,                           -- IN
                                                                                
600        
           
601                -- Flip flop input / output
                                              
602                d                   => res_core_d_n,                    -- IN
                                                                                
603                q                   => res_core_n,                      -- OUT
                                                                                 
604        
           
605                -- Scan mode control
                                       
606                scan_enable         => scan_enable                      -- IN
                                                                                
607            );
                 
608        
           
609            -----------------------------------------------------------------------------------------------
                                                                                                              
610            -- Reset propagation to output
                                             
611            -----------------------------------------------------------------------------------------------
                                                                                                              
612            res_soft_n <= soft_res_q_n;
                                          
613        
           
614            -----------------------------------------------------------------------------------------------
                                                                                                              
615            -----------------------------------------------------------------------------------------------
                                                                                                              
616            -- Control registers - Write Data to Driving Bus connection
                                                                          
617            -----------------------------------------------------------------------------------------------
                                                                                                              
618            -----------------------------------------------------------------------------------------------
                                                                                                              
619        
           
620            mr_tx_priority(0)       <= mr_ctrl_out_i.tx_priority_txt1p;
                                                                          
621            mr_tx_command_txbi(0)   <= mr_ctrl_out_i.tx_command_txb1;
                                                                        
622        
           
623            mr_tx_priority(1)       <= mr_ctrl_out_i.tx_priority_txt2p when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
628                                                                     else
                                                                            
629                                       mr_ctrl_out_i.tx_command_txb1 or mr_ctrl_out_i.tx_command_txb2;
                                                                                                         
630        
           
631            mt_2_txt_buffs : if (G_TXT_BUFFER_COUNT > 2) generate
                                                                    
632                mr_tx_priority(2)       <= mr_ctrl_out_i.tx_priority_txt3p;
                                                                              
633                mr_tx_command_txbi(2)   <= mr_ctrl_out_i.tx_command_txb3;
                                                                            
634            end generate;
                            
635        
           
636            mt_3_txt_buffs : if (G_TXT_BUFFER_COUNT > 3) generate
                                                                    
637                mr_tx_priority(3)       <= mr_ctrl_out_i.tx_priority_txt4p when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                              <font color = "green">-1-</font>  
                                                                              <font color = "green">==></font>  
                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
639                                           mr_ctrl_out_i.tx_priority_txt3p;
                                                                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- ((MR_CTRL_OUT_I.MODE_TXBBM = '0')) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
651            mt_5_txt_buffs : if (G_TXT_BUFFER_COUNT > 5) generate
                                                                    
652                mr_tx_priority(5)       <= mr_ctrl_out_i.tx_priority_txt6p when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                              <font color = "green">-1-</font>  
                                                                              <font color = "green">==></font>  
                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
663                mr_tx_command_txbi(6)   <= mr_ctrl_out_i.tx_command_txb7;
                                                                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- ((MR_CTRL_OUT_I.MODE_TXBBM = '0')) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
682            -- DEVICE ID
                           
683            mr_ctrl_in.device_id_device_id <= G_DEVICE_ID;
                                                             
684        
           
685            -- VERSION
                         
686            mr_ctrl_in.version_ver_minor <= G_VERSION_MINOR;
                                                               
687            mr_ctrl_in.version_ver_major <= G_VERSION_MAJOR;
                                                               
688        
           
689            -- STATUS
                        
690            mr_ctrl_in.status_idle <= '1' when (cc_stat.is_bus_off = '1') else
                                             <font color = "green">-1-</font>  
691                                      '1' when (cc_stat.is_idle = '1') else
                                             <font color = "green">-2-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
           <font color = "green">                              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
694            mr_ctrl_in.status_txs <= cc_stat.is_transmitter;
               <font color = "green">-1-</font>                                                
695            mr_ctrl_in.status_rxs <= cc_stat.is_receiver;
           <font color = "green">    ==></font>
696        
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
709            mr_ctrl_in.status_dor <= rx_data_overrun;
               <font color = "green">-1-</font>                                         
710            mr_ctrl_in.status_eft <= pc_dbg.is_err;
           <font color = "green">    ==></font>
711            mr_ctrl_in.status_pexs <= cc_stat.status_pexs;
712            mr_ctrl_in.status_rxpe <= rx_parity_error;
               <font color = "green">-2-</font>                                          
713        
714            -- TXT Buffer parity error and double parity error
                                          <font color = "green">-3-</font>                       
715            txpe_flag_proc : process(res_n, clk_sys)
           <font color = "green">    ==></font>
716            begin
               MISSING_ELSE
           <font color = "green">    ==></font>
717                if (res_n = '0') then
718                    mr_ctrl_in.status_txpe <= '0';
                       <font color = "green">-4-</font>                              
719                    mr_ctrl_in.status_txdpe <= '0';
           <font color = "green">            ==></font>
720                elsif rising_edge(clk_sys) then
                   MISSING_ELSE
           <font color = "green">        ==></font>
721                    for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
722                        if (txtb_parity_error_valid(i) = '1') then
723                            mr_ctrl_in.status_txpe <= '1';
                               <font color = "green">-5-</font>                              
724                        end if;
           <font color = "green">                ==></font>
725        
           MISSING_ELSE
           <font color = "green">==></font>
726                        if (txtb_bb_parity_error(i) = '1') then
727                            mr_ctrl_in.status_txdpe <= '1';
                               <font color = "green">-6-</font>                               
728                        end if;
           <font color = "green">                ==></font>
729                    end loop;
                       MISSING_ELSE
           <font color = "green">            ==></font>
730        
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733                    end if;
                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_TRAFFIC_CTRS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
736                        mr_ctrl_in.status_txdpe <= '0';
                                                          
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_PARITY) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
739            end process;
                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_TEST_REGISTERS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
779            -- TEC
                     
780            mr_ctrl_in.tec_tec_val <= cc_stat.tx_err_ctr;
                                                            
781        
           
782            -- ERR_NORM
                          
783            mr_ctrl_in.err_norm_err_norm_val <= cc_stat.norm_err_ctr;
                                                                        
784            mr_ctrl_in.err_fd_err_fd_val     <= cc_stat.data_err_ctr;
                                                                        
785        
           
786            -- FILTER_STATUS
                               
787            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
782            -- ERR_NORM
                          
783            mr_ctrl_in.err_norm_err_norm_val <= cc_stat.norm_err_ctr;
                                                                        
784            mr_ctrl_in.err_fd_err_fd_val     <= cc_stat.data_err_ctr;
                                                                        
785        
           
786            -- FILTER_STATUS
                               
787            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
785        
           
786            -- FILTER_STATUS
                               
787            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
788                                            '0';
                                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_RANGE) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_207'>
<a name="inst_tag_207_Line"></a>
<b>Line Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>31</td><td>31</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>403</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>692</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>709</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>812</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">VHDL_PROCESS</td><td>904</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
402                             elsif (rising_edge(clk_sys)) then
403        1/1                      control_registers_cs_reg  &lt;= control_registers_cs;
404        1/1                      test_registers_cs_reg &lt;= test_registers_cs;
405        1/1                  end if;
406                         end process;
407        1/1          
408        1/1              -----------------------------------------------------------------------------------------------
409                         -- Read data multiplexor. Use registered version of chip select signals since read data are
410                         -- returned one clock cycle later!
411                         -----------------------------------------------------------------------------------------------
412                         data_out &lt;= control_registers_rdata when (control_registers_cs_reg = '1') else
413                                        test_registers_rdata when (test_registers_cs_reg = '1') else
414                                             (others =&gt; '0');
415                     
416                         -----------------------------------------------------------------------------------------------
417                         -- Clock gating - Ungate clocks for read or write. Note that write enable / read enable is
418                         -- still brought also to register map! This is for FPGA implementation where clock gate is
419                         -- transparent!
420                         -----------------------------------------------------------------------------------------------
421                         control_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
422                                                    else
423                                                '0';
424                     
425                         test_regs_clk_en &lt;= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
426                                                 else
427                                             '0';
428                     
429                         clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
430                         generic map(
431                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
432                         )
433                         port map(
434                             clk_in             =&gt; clk_sys,                          -- IN
435                             clk_en             =&gt; control_regs_clk_en,              -- IN
436                             scan_enable        =&gt; scan_enable,                      -- IN
437                     
438                             clk_out            =&gt; clk_control_regs                  -- OUT
439                         );
440                     
441                         clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
442                         generic map(
443                             G_TECHNOLOGY       =&gt; G_TECHNOLOGY
444                         )
445                         port map(
446                             clk_in             =&gt; clk_sys,                          -- IN
447                             clk_en             =&gt; test_regs_clk_en,                 -- IN
448                             scan_enable        =&gt; scan_enable,                      -- IN
449                     
450                             clk_out            =&gt; clk_test_regs                     -- OUT
451                         );
452                     
453                         -----------------------------------------------------------------------------------------------
454                         -- Control registers instance
455                         -----------------------------------------------------------------------------------------------
456                         control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
457                         generic map(
458                             DATA_WIDTH            =&gt; 32,
459                             ADDRESS_WIDTH         =&gt; 16,
460                             REGISTERED_READ       =&gt; true,
461                             CLEAR_READ_DATA       =&gt; false,
462                             SUP_FILT_A            =&gt; G_SUP_FILTA,
463                             SUP_RANGE             =&gt; G_SUP_RANGE,
464                             SUP_FILT_C            =&gt; G_SUP_FILTC,
465                             SUP_FILT_B            =&gt; G_SUP_FILTB,
466                             SUP_TRAFFIC_CTRS      =&gt; G_SUP_TRAFFIC_CTRS
467                         )
468                         port map(
469                             clk_sys               =&gt; clk_control_regs,              -- IN
470                             res_n                 =&gt; soft_res_q_n,                  -- IN
471                             address               =&gt; adress,                        -- IN
472                             w_data                =&gt; data_in,                       -- IN
473                             r_data                =&gt; control_registers_rdata,       -- OUT
474                             cs                    =&gt; control_registers_cs,          -- IN
475                             read                  =&gt; srd,                           -- IN
476                             write                 =&gt; swr,                           -- IN
477                             be                    =&gt; sbe,                           -- IN
478                             lock_1                =&gt; reg_lock_1_active,             -- IN
479                             lock_2                =&gt; reg_lock_2_active,             -- IN
480                             control_registers_out =&gt; mr_ctrl_out_i,                 -- OUT
481                             control_registers_in  =&gt; mr_ctrl_in                     -- IN
482                         );
483                         mr_ctrl_out &lt;= mr_ctrl_out_i;
484                     
485                         -----------------------------------------------------------------------------------------------
486                         -- Test registers instance
487                         -----------------------------------------------------------------------------------------------
488                         test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
489                             test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
490                             generic map (
491                                 DATA_WIDTH          =&gt; 32,
492                                 ADDRESS_WIDTH       =&gt; 16,
493                                 REGISTERED_READ     =&gt; true,
494                                 CLEAR_READ_DATA     =&gt; false
495                             )
496                             port map(
497                                 clk_sys             =&gt; clk_test_regs,               -- IN
498                                 res_n               =&gt; soft_res_q_n,                -- IN
499                                 address             =&gt; adress,                      -- IN
500                                 w_data              =&gt; data_in,                     -- IN
501                                 r_data              =&gt; test_registers_rdata,        -- OUT
502                                 cs                  =&gt; test_registers_cs,           -- IN
503                                 read                =&gt; srd,                         -- IN
504                                 write               =&gt; swr,                         -- IN
505                                 be                  =&gt; sbe,                         -- IN
506                                 lock_1              =&gt; reg_lock_1_active,           -- IN
507                                 lock_2              =&gt; reg_lock_2_active,           -- IN
508                                 test_registers_out  =&gt; mr_tst_out_i,                -- OUT
509                                 test_registers_in   =&gt; mr_tst_in                    -- IN
510                             );
511                     
512                             -- Padding to full width of possible TXT Buffers
513                             txt_buf_test_data_padding_gen : for i in 0 to 7 generate
514                     
515                                 txt_buf_padding_index_gen_true : if (i &lt; G_TXT_BUFFER_COUNT) generate
516                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= mr_tst_rdata_tst_rdata_txb(i);
517                                 end generate txt_buf_padding_index_gen_true;
518                     
519                                 txt_buf_padding_index_gen_false : if (i &gt;= G_TXT_BUFFER_COUNT) generate
520                                     mr_tst_rdata_tst_rdata_txb_i(i) &lt;= (others =&gt; '0');
521                                 end generate txt_buf_padding_index_gen_false;
522                     
523                             end generate;
524                     
525                             -- Select test read data from RX buffer and TXT buffers
526                             with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata &lt;=
527                                      mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
528                                 mr_tst_rdata_tst_rdata_txb_i(0) when TMTGT_TXTBUF1,
529                                 mr_tst_rdata_tst_rdata_txb_i(1) when TMTGT_TXTBUF2,
530                                 mr_tst_rdata_tst_rdata_txb_i(2) when TMTGT_TXTBUF3,
531                                 mr_tst_rdata_tst_rdata_txb_i(3) when TMTGT_TXTBUF4,
532                                 mr_tst_rdata_tst_rdata_txb_i(4) when TMTGT_TXTBUF5,
533                                 mr_tst_rdata_tst_rdata_txb_i(5) when TMTGT_TXTBUF6,
534                                 mr_tst_rdata_tst_rdata_txb_i(6) when TMTGT_TXTBUF7,
535                                 mr_tst_rdata_tst_rdata_txb_i(7) when TMTGT_TXTBUF8,
536                                                 (others =&gt; '0') when others;
537                     
538                         end generate test_registers_gen_true;
539                     
540                         test_registers_gen_false : if (not G_SUP_TEST_REGISTERS) generate
541                             test_registers_rdata &lt;= (others =&gt; '0');
542                             mr_tst_in.tst_rdata_tst_rdata &lt;= (others =&gt; '0');
543                             mr_tst_out_i &lt;= ('0', '0', (others =&gt; '0'), (others =&gt; '0'), (others =&gt; '0'));
544                             mr_tst_rdata_tst_rdata_txb_i &lt;= (others =&gt; (others =&gt; '0'));
545                         end generate;
546                     
547                         mr_tst_out &lt;= mr_tst_out_i;
548                     
549                         -----------------------------------------------------------------------------------------------
550                         -- Lock signals
551                         -----------------------------------------------------------------------------------------------
552                         -- Lock 1 - Locked when MODE[TSTM] = 0
553                         reg_lock_1_active &lt;= not mr_ctrl_out_i.mode_tstm;
554                     
555                         -- Lock 2 - Locked when SETTINGS[ENA] = 1
556                         reg_lock_2_active &lt;= mr_ctrl_out_i.settings_ena;
557                     
558                         -----------------------------------------------------------------------------------------------
559                         -- Two reset registers:
560                         --  1. Soft reset - Resets memory registers
561                         --  2. Core reset - Resets rest of the core when disabled.
562                         --
563                         -- Both need to be gated to inactive value in Scan mode since they reset other flops.
564                         -----------------------------------------------------------------------------------------------
565                     
566                         -- Writing MODE[RST] = 1 causes Soft Reset
567                         soft_res_d_n &lt;= not mr_ctrl_out_i.mode_rst;
568                     
569                         soft_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
570                         generic map (
571                             G_RESET_POLARITY    =&gt; '0'
572                         )
573                         port map(
574                             -- Clock and Reset
575                             clk                 =&gt; clk_sys,                         -- IN
576                             arst                =&gt; res_n,                           -- IN
577                     
578                             -- Flip flop input / output
579                             d                   =&gt; soft_res_d_n,                    -- IN
580                             q                   =&gt; soft_res_q_n,                    -- OUT
581                     
582                             -- Scan mode control
583                             scan_enable         =&gt; scan_enable                      -- IN
584                         );
585                     
586                         -- Reset of the rest of core is the same as soft reset, but it is also active when
587                         -- SETTINGS[ENA] = '0'. Thus disabled node has all of its logic in reset!
588                         res_core_d_n &lt;= '0' when (mr_ctrl_out_i.mode_rst = '1' or mr_ctrl_out_i.settings_ena = '0')
589                                             else
590                                         '1';
591                     
592                         global_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
593                         generic map (
594                             G_RESET_POLARITY    =&gt; '0'
595                         )
596                         port map(
597                             -- Clock and Reset
598                             clk                 =&gt; clk_sys,                         -- IN
599                             arst                =&gt; res_n,                           -- IN
600                     
601                             -- Flip flop input / output
602                             d                   =&gt; res_core_d_n,                    -- IN
603                             q                   =&gt; res_core_n,                      -- OUT
604                     
605                             -- Scan mode control
606                             scan_enable         =&gt; scan_enable                      -- IN
607                         );
608                     
609                         -----------------------------------------------------------------------------------------------
610                         -- Reset propagation to output
611                         -----------------------------------------------------------------------------------------------
612                         res_soft_n &lt;= soft_res_q_n;
613                     
614                         -----------------------------------------------------------------------------------------------
615                         -----------------------------------------------------------------------------------------------
616                         -- Control registers - Write Data to Driving Bus connection
617                         -----------------------------------------------------------------------------------------------
618                         -----------------------------------------------------------------------------------------------
619                     
620                         mr_tx_priority(0)       &lt;= mr_ctrl_out_i.tx_priority_txt1p;
621                         mr_tx_command_txbi(0)   &lt;= mr_ctrl_out_i.tx_command_txb1;
622                     
623                         mr_tx_priority(1)       &lt;= mr_ctrl_out_i.tx_priority_txt2p when (mr_ctrl_out_i.mode_txbbm = '0')
624                                                                                    else
625                                                    mr_ctrl_out_i.tx_priority_txt1p;
626                     
627                         mr_tx_command_txbi(1)   &lt;= mr_ctrl_out_i.tx_command_txb2 when (mr_ctrl_out_i.mode_txbbm = '0')
628                                                                                  else
629                                                    mr_ctrl_out_i.tx_command_txb1 or mr_ctrl_out_i.tx_command_txb2;
630                     
631                         mt_2_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 2) generate
632                             mr_tx_priority(2)       &lt;= mr_ctrl_out_i.tx_priority_txt3p;
633                             mr_tx_command_txbi(2)   &lt;= mr_ctrl_out_i.tx_command_txb3;
634                         end generate;
635                     
636                         mt_3_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 3) generate
637                             mr_tx_priority(3)       &lt;= mr_ctrl_out_i.tx_priority_txt4p when (mr_ctrl_out_i.mode_txbbm = '0')
638                                                                                        else
639                                                        mr_ctrl_out_i.tx_priority_txt3p;
640                     
641                             mr_tx_command_txbi(3)   &lt;= mr_ctrl_out_i.tx_command_txb4 when (mr_ctrl_out_i.mode_txbbm = '0')
642                                                                                      else
643                                                        mr_ctrl_out_i.tx_command_txb3 or mr_ctrl_out_i.tx_command_txb4;
644                         end generate;
645                     
646                         mt_4_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 4) generate
647                             mr_tx_priority(4)       &lt;= mr_ctrl_out_i.tx_priority_txt5p;
648                             mr_tx_command_txbi(4)   &lt;= mr_ctrl_out_i.tx_command_txb5;
649                         end generate;
650                     
651                         mt_5_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 5) generate
652                             mr_tx_priority(5)       &lt;= mr_ctrl_out_i.tx_priority_txt6p when (mr_ctrl_out_i.mode_txbbm = '0')
653                                                                                        else
654                                                        mr_ctrl_out_i.tx_priority_txt5p;
655                     
656                             mr_tx_command_txbi(5)   &lt;= mr_ctrl_out_i.tx_command_txb6 when (mr_ctrl_out_i.mode_txbbm = '0')
657                                                                                      else
658                                                        mr_ctrl_out_i.tx_command_txb5 or mr_ctrl_out_i.tx_command_txb6;
659                         end generate;
660                     
661                         mt_6_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 6) generate
662                             mr_tx_priority(6)       &lt;= mr_ctrl_out_i.tx_priority_txt7p;
663                             mr_tx_command_txbi(6)   &lt;= mr_ctrl_out_i.tx_command_txb7;
664                         end generate;
665                     
666                         mt_7_txt_buffs : if (G_TXT_BUFFER_COUNT &gt; 7) generate
667                             mr_tx_priority(7)       &lt;= mr_ctrl_out_i.tx_priority_txt8p when (mr_ctrl_out_i.mode_txbbm = '0')
668                                                                                        else
669                                                        mr_ctrl_out_i.tx_priority_txt7p;
670                     
671                             mr_tx_command_txbi(7)   &lt;= mr_ctrl_out_i.tx_command_txb8 when (mr_ctrl_out_i.mode_txbbm = '0')
672                                                                                      else
673                                                        mr_ctrl_out_i.tx_command_txb7 or mr_ctrl_out_i.tx_command_txb8;
674                         end generate;
675                     
676                         -----------------------------------------------------------------------------------------------
677                         -----------------------------------------------------------------------------------------------
678                         -- Control registers - Read Data to status signals connection
679                         -----------------------------------------------------------------------------------------------
680                         -----------------------------------------------------------------------------------------------
681                     
682                         -- DEVICE ID
683                         mr_ctrl_in.device_id_device_id &lt;= G_DEVICE_ID;
684                     
685                         -- VERSION
686                         mr_ctrl_in.version_ver_minor &lt;= G_VERSION_MINOR;
687                         mr_ctrl_in.version_ver_major &lt;= G_VERSION_MAJOR;
688                     
689                         -- STATUS
690                         mr_ctrl_in.status_idle &lt;= '1' when (cc_stat.is_bus_off = '1') else
691                                                   '1' when (cc_stat.is_idle = '1') else
692        1/1                                        '0';
693        1/1              mr_ctrl_in.status_ewl &lt;= cc_stat.status_ewl;
694        1/1              mr_ctrl_in.status_txs &lt;= cc_stat.is_transmitter;
695        1/1              mr_ctrl_in.status_rxs &lt;= cc_stat.is_receiver;
696                     
697                         -- Go through TXT Buffers and check at least one is empty
698                         txnf_calc_proc : process(txtb_state)
699                         begin
700                             mr_ctrl_in.status_txnf &lt;= '0';
701                             for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
702                                 if (txtb_state(i) = TXT_ETY) then
703                                     mr_ctrl_in.status_txnf &lt;= '1';
704                                 end if;
705                             end loop;
706                         end process;
707                     
708                         mr_ctrl_in.status_rxne &lt;= not rx_empty;
709        1/1              mr_ctrl_in.status_dor &lt;= rx_data_overrun;
710        1/1              mr_ctrl_in.status_eft &lt;= pc_dbg.is_err;
711        1/1              mr_ctrl_in.status_pexs &lt;= cc_stat.status_pexs;
712                         mr_ctrl_in.status_rxpe &lt;= rx_parity_error;
713        1/1          
714        1/1              -- TXT Buffer parity error and double parity error
715        1/1              txpe_flag_proc : process(res_n, clk_sys)
716                         begin
717                             if (res_n = '0') then
718        1/1                      mr_ctrl_in.status_txpe &lt;= '0';
719        1/1                      mr_ctrl_in.status_txdpe &lt;= '0';
720                             elsif rising_edge(clk_sys) then
721                                 for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
722                                     if (txtb_parity_error_valid(i) = '1') then
723        1/1                              mr_ctrl_in.status_txpe &lt;= '1';
724        1/1                          end if;
725                     
726                                     if (txtb_bb_parity_error(i) = '1') then
727        1/1                              mr_ctrl_in.status_txdpe &lt;= '1';
728        1/1                          end if;
729                                 end loop;
730                     
731                                 if (mr_ctrl_out_i.command_ctxpe = '1') then
732                                     mr_ctrl_in.status_txpe &lt;= '0';
733                                 end if;
734                     
735                                 if (mr_ctrl_out_i.command_ctxdpe = '1') then
736                                     mr_ctrl_in.status_txdpe &lt;= '0';
737                                 end if;
738                             end if;
739                         end process;
740                     
741                         mr_ctrl_in.status_stcnt &lt;= '1' when G_SUP_TRAFFIC_CTRS
742                                                        else
743                                                    '0';
744                         mr_ctrl_in.status_sprt &lt;= '1' when G_SUP_PARITY
745                                                       else
746                                                   '0';
747                         mr_ctrl_in.status_strgs &lt;= '1' when G_SUP_TEST_REGISTERS
748                                                        else
749                                                    '0';
750                     
751                         -- INT_STAT
752                         mr_ctrl_in.int_stat_rxi    &lt;= mr_int_stat_rxi_o;
753                         mr_ctrl_in.int_stat_txi    &lt;= mr_int_stat_txi_o;
754                         mr_ctrl_in.int_stat_ewli   &lt;= mr_int_stat_ewli_o;
755                         mr_ctrl_in.int_stat_doi    &lt;= mr_int_stat_doi_o;
756                         mr_ctrl_in.int_stat_fcsi   &lt;= mr_int_stat_fcsi_o;
757                         mr_ctrl_in.int_stat_ali    &lt;= mr_int_stat_ali_o;
758                         mr_ctrl_in.int_stat_bei    &lt;= mr_int_stat_bei_o;
759                         mr_ctrl_in.int_stat_ofi    &lt;= mr_int_stat_ofi_o;
760                         mr_ctrl_in.int_stat_rxfi   &lt;= mr_int_stat_rxfi_o;
761                         mr_ctrl_in.int_stat_bsi    &lt;= mr_int_stat_bsi_o;
762                         mr_ctrl_in.int_stat_rbnei  &lt;= mr_int_stat_rbnei_o;
763                         mr_ctrl_in.int_stat_txbhci &lt;= mr_int_stat_txbhci_o;
764                     
765                         -- INT_ENA_SET
766                         mr_ctrl_in.int_ena_set_int_ena_set &lt;= mr_int_ena_set_int_ena_set_o;
767                     
768                         -- INT_MASK_SET
769                         mr_ctrl_in.int_mask_set_int_mask_set &lt;= mr_int_mask_set_int_mask_set_o;
770                     
771                         -- FAULT_STATE
772                         mr_ctrl_in.fault_state_era &lt;= cc_stat.is_err_active;
773                         mr_ctrl_in.fault_state_erp &lt;= cc_stat.is_err_passive;
774                         mr_ctrl_in.fault_state_bof &lt;= cc_stat.is_bus_off;
775                     
776                         -- REC
777                         mr_ctrl_in.rec_rec_val &lt;= cc_stat.rx_err_ctr;
778                     
779                         -- TEC
780                         mr_ctrl_in.tec_tec_val &lt;= cc_stat.tx_err_ctr;
781                     
782                         -- ERR_NORM
783                         mr_ctrl_in.err_norm_err_norm_val &lt;= cc_stat.norm_err_ctr;
784                         mr_ctrl_in.err_fd_err_fd_val     &lt;= cc_stat.data_err_ctr;
785                     
786                         -- FILTER_STATUS
787                         mr_ctrl_in.filter_status_sfa &lt;= '1' when G_SUP_FILTA else
788                                                         '0';
789                     
790                         mr_ctrl_in.filter_status_sfb &lt;= '1' when G_SUP_FILTB else
791                                                         '0';
792                     
793                         mr_ctrl_in.filter_status_sfc &lt;= '1' when G_SUP_FILTC else
794                                                         '0';
795                     
796                         mr_ctrl_in.filter_status_sfr &lt;= '1' when G_SUP_RANGE else
797                                                         '0';
798                     
799                         -- RX_MEM_INFO
800                         mr_ctrl_in.rx_mem_info_rx_buff_size &lt;= std_logic_vector(to_unsigned(G_RX_BUFF_SIZE, 13));
801                         mr_ctrl_in.rx_mem_info_rx_mem_free  &lt;= rx_mem_free;
802                     
803                         -- RX_POINTERS
804                         mr_ctrl_in.rx_pointers_rx_wpp &lt;= rx_write_pointer;
805                         mr_ctrl_in.rx_pointers_rx_rpp &lt;= rx_read_pointer;
806                     
807                         -- RX_STATUS register
808                         mr_ctrl_in.rx_status_rxe   &lt;= rx_empty;
809                         mr_ctrl_in.rx_status_rxf   &lt;= rx_full;
810                         mr_ctrl_in.rx_status_rxmof &lt;= rx_mof;
811                         mr_ctrl_in.rx_status_rxfrc &lt;= rx_frame_count;
812        1/1          
813        1/1              -- RX_DATA register - Read data word from RX Buffer FIFO.
814                         mr_ctrl_in.rx_data_rx_data &lt;= rxb_port_b_data_out;
815        1/1          
816        1/1              -- TX_STATUS register
817        1/1              tx_status_proc : process(txtb_state)
818        1/1                  variable txtb_state_padded : t_txt_bufs_state(7 downto 0);
819        1/1              begin
820        1/1                  txtb_state_padded := (others =&gt; (others =&gt; '0'));
821        1/1                  txtb_state_padded(G_TXT_BUFFER_COUNT - 1 downto 0) := txtb_state;
822        1/1          
823                             mr_ctrl_in.tx_status_tx1s &lt;= txtb_state_padded(0);
824                             mr_ctrl_in.tx_status_tx2s &lt;= txtb_state_padded(1);
825                             mr_ctrl_in.tx_status_tx3s &lt;= txtb_state_padded(2);
826                             mr_ctrl_in.tx_status_tx4s &lt;= txtb_state_padded(3);
827                             mr_ctrl_in.tx_status_tx5s &lt;= txtb_state_padded(4);
828                             mr_ctrl_in.tx_status_tx6s &lt;= txtb_state_padded(5);
829                             mr_ctrl_in.tx_status_tx7s &lt;= txtb_state_padded(6);
830                             mr_ctrl_in.tx_status_tx8s &lt;= txtb_state_padded(7);
831                         end process;
832                     
833                         -- TXTB_INFO
834                         mr_ctrl_in.txtb_info_txt_buffer_count &lt;= std_logic_vector(to_unsigned(G_TXT_BUFFER_COUNT, 4));
835                     
836                         -- ERR_CAPT
837                         mr_ctrl_in.err_capt_err_pos  &lt;= cc_stat.err_pos;
838                         mr_ctrl_in.err_capt_err_type &lt;= cc_stat.err_type;
839                     
840                         -- RETR_CTR
841                         mr_ctrl_in.retr_ctr_retr_ctr_val &lt;= cc_stat.retr_ctr;
842                     
843                         -- ALC
844                         mr_ctrl_in.alc_alc_bit      &lt;= cc_stat.alc_bit;
845                         mr_ctrl_in.alc_alc_id_field &lt;= cc_stat.alc_id_field;
846                     
847                         -- TS_INFO
848                         mr_ctrl_in.ts_info_ts_bits &lt;= std_logic_vector(to_unsigned(G_TS_BITS, 6));
849                     
850                         -- TRV_DELAY
851                         mr_ctrl_in.trv_delay_trv_delay_value &lt;= trv_delay;
852                     
853                         -- RX_FR_CTR
854                         mr_ctrl_in.rx_fr_ctr_rx_fr_ctr_val &lt;= cc_stat.rx_frame_ctr;
855                     
856                         -- TX_FR_CTR
857                         mr_ctrl_in.tx_fr_ctr_tx_fr_ctr_val &lt;= cc_stat.tx_frame_ctr;
858                     
859                         -- DEBUG
860                         mr_ctrl_in.debug_register_stuff_count   &lt;= cc_stat.bst_ctr;
861                         mr_ctrl_in.debug_register_destuff_count &lt;= cc_stat.dst_ctr;
862                         mr_ctrl_in.debug_register_pc_arb        &lt;= pc_dbg.is_arbitration;
863                         mr_ctrl_in.debug_register_pc_con        &lt;= pc_dbg.is_control;
864                         mr_ctrl_in.debug_register_pc_dat        &lt;= pc_dbg.is_data;
865                         mr_ctrl_in.debug_register_pc_stc        &lt;= pc_dbg.is_stuff_count;
866                         mr_ctrl_in.debug_register_pc_crc        &lt;= pc_dbg.is_crc;
867                         mr_ctrl_in.debug_register_pc_crcd       &lt;= pc_dbg.is_crc_delim;
868                         mr_ctrl_in.debug_register_pc_ack        &lt;= pc_dbg.is_ack;
869                         mr_ctrl_in.debug_register_pc_ackd       &lt;= pc_dbg.is_ack_delim;
870                         mr_ctrl_in.debug_register_pc_eof        &lt;= pc_dbg.is_eof;
871                         mr_ctrl_in.debug_register_pc_int        &lt;= pc_dbg.is_intermission;
872                         mr_ctrl_in.debug_register_pc_susp       &lt;= pc_dbg.is_suspend;
873                         mr_ctrl_in.debug_register_pc_ovr        &lt;= pc_dbg.is_overload;
874                         mr_ctrl_in.debug_register_pc_sof        &lt;= pc_dbg.is_sof;
875                     
876                         -- YOLO
877                         mr_ctrl_in.yolo_reg_yolo_val &lt;= YOLO_VAL_RSTVAL;
878                     
879                         -- TIMESTAMP_LOW, TIMESTAMP_HIGH
880                         mr_ctrl_in.timestamp_low_timestamp_low   &lt;= timestamp(31 downto 0);
881                         mr_ctrl_in.timestamp_high_timestamp_high &lt;= timestamp(63 downto 32);
882                     
883                         -- &lt;RELEASE_OFF&gt;
884                         -- pragma translate_off
885                         -----------------------------------------------------------------------------------------------
886                         -- Assertions / Functional coverage
887                         -----------------------------------------------------------------------------------------------
888                     
889                         -- psl default clock is rising_edge(clk_sys);
890                     
891                         -- psl no_simul_two_reg_block_access_asrt : assert never
892                         --   (control_registers_cs_reg = '1' and test_registers_cs_reg = '1')
893                         --   report &quot;Control registers and test registers can't be accessed at once!&quot;;
894                     
895                         -- psl no_rxpe_when_parity_disabled_cov : assert never
896                         --  (mr_ctrl_out_i.settings_pchke = '0' and rx_parity_error = '1')
897                         --  report &quot;RX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
898                     
899                         -- psl no_txpe_when_parity_disabled_cov : assert never
900                         --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txpe = '1')
901                         --  report &quot;TX Parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
902                     
903                         -- psl no_txdpe_when_parity_disabled_cov : assert never
904        <font color = "grey">unreachable  </font>    --  (mr_ctrl_out_i.settings_pchke = '0' and mr_ctrl_in.status_txdpe = '1')
905        <font color = "grey">unreachable  </font>    --  report &quot;TX Double parity error generated when SETTINGS[PCHKE] is disabled.&quot;;
</pre>
<hr>
<a name="inst_tag_207_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>77</td><td>71</td><td>92.21</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>77</td><td>71</td><td>92.21</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
            ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       374
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))
                 -----------------1-----------------     -----2-----     -----3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       382
 EXPRESSION (SCS = '1')
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            ------------------------------------1------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       388
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = CONTROL_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 -----------------------1-----------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       393
 SUB-EXPRESSION ((ADRESS(11 DOWNTO 8) = TEST_REGISTERS_BLOCK) AND (CAN_CORE_CS = '1'))
                 ----------------------1---------------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       416
 EXPRESSION (CONTROL_REGISTERS_CS_REG = '1')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       417
 EXPRESSION (TEST_REGISTERS_CS_REG = '1')
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
            -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (CONTROL_REGISTERS_CS = '1'))
                 --------------1-------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       425
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
            ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION (((SRD = '1') OR (SWR = '1')) AND (TEST_REGISTERS_CS = '1'))
                 --------------1-------------     ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       429
 SUB-EXPRESSION ((SRD = '1') OR (SWR = '1'))
                 -----1-----    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
            -----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       592
 SUB-EXPRESSION ((MR_CTRL_OUT_I.MODE_RST = '1') OR (MR_CTRL_OUT_I.SETTINGS_ENA = '0'))
                 ---------------1--------------    -----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       628
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       630
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB1 OR MR_CTRL_OUT_I.TX_COMMAND_TXB2)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       639
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       641
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB3 OR MR_CTRL_OUT_I.TX_COMMAND_TXB4)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       651
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       653
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB5 OR MR_CTRL_OUT_I.TX_COMMAND_TXB6)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       663
 EXPRESSION (MR_CTRL_OUT_I.MODE_TXBBM = '0')
            ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       665
 EXPRESSION (MR_CTRL_OUT_I.TX_COMMAND_TXB7 OR MR_CTRL_OUT_I.TX_COMMAND_TXB8)
             --------------1--------------    --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       682
 EXPRESSION (CC_STAT.IS_BUS_OFF = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       683
 EXPRESSION (CC_STAT.IS_IDLE = '1')
            -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       733
 EXPRESSION G_SUP_TRAFFIC_CTRS
            ---------1--------
 Exclude Annotation:  Unreachable due to generic 
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       736
 EXPRESSION G_SUP_PARITY
            ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       739
 EXPRESSION G_SUP_TEST_REGISTERS
            ----------1---------
 Exclude Annotation:  Unreachable due to generic 
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       779
 EXPRESSION G_SUP_FILTA
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       782
 EXPRESSION G_SUP_FILTB
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       785
 EXPRESSION G_SUP_FILTC
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       788
 EXPRESSION G_SUP_RANGE
            -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_207_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">437</td>
<td class="rt">414</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">5366</td>
<td class="rt">5214</td>
<td class="rt">97.17 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2683</td>
<td class="rt">2655</td>
<td class="rt">98.96 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2683</td>
<td class="rt">2559</td>
<td class="rt">95.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">221</td>
<td class="rt">210</td>
<td class="rt">95.02 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">2780</td>
<td class="rt">2704</td>
<td class="rt">97.27 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1390</td>
<td class="rt">1376</td>
<td class="rt">98.99 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1390</td>
<td class="rt">1328</td>
<td class="rt">95.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Signals</td>
<td class="rt">216</td>
<td class="rt">204</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">2586</td>
<td class="rt">2510</td>
<td class="rt">97.06 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1293</td>
<td class="rt">1279</td>
<td class="rt">98.92 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1293</td>
<td class="rt">1231</td>
<td class="rt">95.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_SOFT_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RES_CORE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ADRESS[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SCS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SRD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SWR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SBE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_TXBBM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.EWL_EW_LIMIT[7:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[26:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_OFFSET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_CTRL_OUT.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TST_OUT.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_ERR_PASSIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_BUS_OFF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_TRANSMITTER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_RECEIVER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.IS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_ERR_CTR[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.NORM_ERR_CTR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DATA_ERR_CTR[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RETR_CTR[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.RX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.TX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.BST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.DST_CTR[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CC_STAT.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ARBITRATION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CONTROL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_DATA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_STUFF_COUNT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_CRC_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ACK_DELIM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_OVERLOAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_ERR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_INTERMISSION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PC_DBG.IS_SUSPEND</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_RXB[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FULL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_EMPTY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MEM_FREE[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_READ_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_DATA_OVERRUN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_MOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_ADDRESS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_CS[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_PORT_A_BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(0)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(1)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(2)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(3)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(4)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(5)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(6)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_PRIORITY(7)[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>MR_TX_COMMAND_TXBI[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TXTB_STATE(0)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(1)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(2)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(3)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(4)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(5)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(6)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_STATE(7)[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_PARITY_ERROR_VALID[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[4]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[6]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>TXTB_BB_PARITY_ERROR[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRV_DELAY[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_EWLI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_DOI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_FCSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_ALI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_OFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RXFI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_BSI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_RBNEI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_STAT_TXBHCI_O</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_ENA_SET_INT_ENA_SET_O[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_INT_MASK_SET_INT_MASK_SET_O[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Exclude Annotation</td></tr><tr>
<td>MR_CTRL_OUT_I.MODE_RST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_BMM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_STM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_AFM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_FDE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TTTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ROM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_ACF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TSTM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_TXBBM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.MODE_SAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_RTRTH[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ILBP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_ENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_NISOFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PEX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_TBFBO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_FDRF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_ERCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CPEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.COMMAND_CTXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_ENA_CLR_INT_ENA_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_SET_INT_MASK_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.INT_MASK_CLR_INT_MASK_CLR[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PROP[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_PH2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_BRP[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_SJW[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PROP_FD[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH1_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_PH2_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_BRP_FD[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.BTR_FD_SJW_FD[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.EWL_EW_LIMIT[7:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.ERP_ERP_LIMIT[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_CTPV[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PTX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_PRX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_ENORM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.CTR_PRES_EFD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_MASK_BIT_MASK_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_A_VAL_BIT_VAL_A_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_MASK_BIT_MASK_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_B_VAL_BIT_VAL_B_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_MASK_BIT_MASK_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_C_VAL_BIT_VAL_C_VAL[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_LOW_BIT_RAN_LOW_VAL[28:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[26:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_RAN_HIGH_BIT_RAN_HIGH_VAL[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FANE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FAFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FBFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FCFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.FILTER_CONTROL_FRFE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXCA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB5</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB6</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_COMMAND_TXB8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT1P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT2P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT3P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT4P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT5P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT6P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT7P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.TX_PRIORITY_TXT8P[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_OFFSET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_OUT_I.SSP_CFG_SSP_SRC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEVICE_ID_DEVICE_ID[15:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MINOR[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.VERSION_VER_MAJOR[7:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXNE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_DOR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXNF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EFT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_EWL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_PEXS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_RXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_TXDPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STCNT</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_STRGS</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.STATUS_SPRT</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_EWLI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_DOI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_FCSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_ALI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_OFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RXFI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_BSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_RBNEI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_STAT_TXBHCI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_ENA_SET_INT_ENA_SET[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.INT_MASK_SET_INT_MASK_SET[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_ERP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FAULT_STATE_BOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.REC_REC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TEC_TEC_VAL[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_NORM_ERR_NORM_VAL[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[11]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_FD_ERR_FD_VAL[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFA</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFB</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFC</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.FILTER_STATUS_SFR</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_BUFF_SIZE[12:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.RX_MEM_INFO_RX_MEM_FREE[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_WPP[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_POINTERS_RX_RPP[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXMOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_STATUS_RXFRC[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_DATA_RX_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX1S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX2S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX3S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX4S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX5S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX6S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX7S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_STATUS_TX8S[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TXTB_INFO_TXT_BUFFER_COUNT[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_POS[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ERR_CAPT_ERR_TYPE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RETR_CTR_RETR_CTR_VAL[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_BIT[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.ALC_ALC_ID_FIELD[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TS_INFO_TS_BITS[5:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.TRV_DELAY_TRV_DELAY_VALUE[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.RX_FR_CTR_RX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TX_FR_CTR_TX_FR_CTR_VAL[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_STUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_DESTUFF_COUNT[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ARB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CON</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_DAT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_STC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRC</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_CRCD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_ACKD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_EOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_INT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SUSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_OVR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.DEBUG_REGISTER_PC_SOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.YOLO_REG_YOLO_VAL[31:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td> Driven by constant </td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_LOW_TIMESTAMP_LOW[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_CTRL_IN.TIMESTAMP_HIGH_TIMESTAMP_HIGH[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_OUT_I.TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_IN.TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(0)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(1)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(2)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(3)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(4)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(5)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(6)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA_TXB_I(7)[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CAN_CORE_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGISTERS_CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGISTERS_CS_REG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGISTERS_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>REG_LOCK_1_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>REG_LOCK_2_ACTIVE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>SOFT_RES_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>SOFT_RES_Q_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>RES_CORE_D_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CONTROL_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>TEST_REGS_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CLK_CONTROL_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CLK_TEST_REGS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td></td>
</tr><tr>
<td>CTR_PRES_SEL_Q[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td></td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_207_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod79.html#inst_tag_207" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">55</td>
<td class="rt">55</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">374</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">382</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">388</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">393</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">403</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">425</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">429</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">592</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">628</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">639</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">651</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">682</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">694</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">709</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">733</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">736</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">739</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">779</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">782</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">785</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">788</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
374            end generate txtb_port_a_cs_gen;
                                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (((ADRESS(11 DOWNTO 8) = BUF_ADDR(I)) AND (SCS = '1') AND (SWR = '1'))) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
382            -- Chip selects for register map blocks
                                                      
383            -----------------------------------------------------------------------------------------------
                                                                                                              
384            control_registers_cs <= '1' when (adress(11 downto 8) = CONTROL_REGISTERS_BLOCK) and
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
388        
           
389            test_registers_cs <= '1' when (adress(11 downto 8) = TEST_REGISTERS_BLOCK) and
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
393        
           
394            -----------------------------------------------------------------------------------------------
                                                                                                              
395            -- Registering control registers chip select
                                                           
396            -----------------------------------------------------------------------------------------------
                                                                                                              
397            chip_sel_reg_proc : process(res_n, clk_sys)
                                                          
398            begin
                    
399                if (res_n = '0') then
                                        
400                    control_registers_cs_reg  <= '0';
                                                        
401                    test_registers_cs_reg <= '0';
                                                    
402                elsif (rising_edge(clk_sys)) then
                                                    
403                    control_registers_cs_reg  <= control_registers_cs;
                                                                         
404                    test_registers_cs_reg <= test_registers_cs;
                                                                  
405                end if;
                          
406            end process;
                           
407        
           
408            -----------------------------------------------------------------------------------------------
                                                                                                              
409            -- Read data multiplexor. Use registered version of chip select signals since read data are
                                                                                                          
410            -- returned one clock cycle later!
                                                 
411            -----------------------------------------------------------------------------------------------
                                                                                                              
412            data_out <= control_registers_rdata when (control_registers_cs_reg = '1') else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
403                    control_registers_cs_reg  <= control_registers_cs;
                       <font color = "green">-1-</font>                                                  
404                    test_registers_cs_reg <= test_registers_cs;
           <font color = "green">            ==></font>
405                end if;
406            end process;
               <font color = "green">-2-</font>            
407        
           <font color = "green">==></font>
408            -----------------------------------------------------------------------------------------------
409            -- Read data multiplexor. Use registered version of chip select signals since read data are
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
416            -----------------------------------------------------------------------------------------------
                                                                                                              
417            -- Clock gating - Ungate clocks for read or write. Note that write enable / read enable is
                                                                                                         
418            -- still brought also to register map! This is for FPGA implementation where clock gate is
                                                                                                         
419            -- transparent!
                              
420            -----------------------------------------------------------------------------------------------
                                                                                                              
421            control_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (control_registers_cs = '1')
                                          <font color = "green">-1-</font>  
422                                       else
                                              
423                                   '0';
                                          
424        
           
425            test_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
                                       <font color = "green">-2-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
425            test_regs_clk_en <= '1' when (srd = '1' or swr = '1') and (test_registers_cs = '1')
                                       
426                                    else
                                           
427                                '0';
                                       
428        
           
429            clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                          
430            generic map(
                           
431                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
432            )
                
433            port map(
                        
434                clk_in             => clk_sys,                          -- IN
                                                                                
435                clk_en             => control_regs_clk_en,              -- IN
                                                                                
436                scan_enable        => scan_enable,                      -- IN
                                                                                
437        
           
438                clk_out            => clk_control_regs                  -- OUT
                                                                                 
439            );
                 
440        
           
441            clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                       
442            generic map(
                           
443                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
444            )
                
445            port map(
                        
446                clk_in             => clk_sys,                          -- IN
                                                                                
447                clk_en             => test_regs_clk_en,                 -- IN
                                                                                
448                scan_enable        => scan_enable,                      -- IN
                                                                                
449        
           
450                clk_out            => clk_test_regs                     -- OUT
                                                                                 
451            );
                 
452        
           
453            -----------------------------------------------------------------------------------------------
                                                                                                              
454            -- Control registers instance
                                            
455            -----------------------------------------------------------------------------------------------
                                                                                                              
456            control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
                                                                                               
457            generic map(
                           
458                DATA_WIDTH            => 32,
                                               
459                ADDRESS_WIDTH         => 16,
                                               
460                REGISTERED_READ       => true,
                                                 
461                CLEAR_READ_DATA       => false,
                                                  
462                SUP_FILT_A            => G_SUP_FILTA,
                                                        
463                SUP_RANGE             => G_SUP_RANGE,
                                                        
464                SUP_FILT_C            => G_SUP_FILTC,
                                                        
465                SUP_FILT_B            => G_SUP_FILTB,
                                                        
466                SUP_TRAFFIC_CTRS      => G_SUP_TRAFFIC_CTRS
                                                              
467            )
                
468            port map(
                        
469                clk_sys               => clk_control_regs,              -- IN
                                                                                
470                res_n                 => soft_res_q_n,                  -- IN
                                                                                
471                address               => adress,                        -- IN
                                                                                
472                w_data                => data_in,                       -- IN
                                                                                
473                r_data                => control_registers_rdata,       -- OUT
                                                                                 
474                cs                    => control_registers_cs,          -- IN
                                                                                
475                read                  => srd,                           -- IN
                                                                                
476                write                 => swr,                           -- IN
                                                                                
477                be                    => sbe,                           -- IN
                                                                                
478                lock_1                => reg_lock_1_active,             -- IN
                                                                                
479                lock_2                => reg_lock_2_active,             -- IN
                                                                                
480                control_registers_out => mr_ctrl_out_i,                 -- OUT
                                                                                 
481                control_registers_in  => mr_ctrl_in                     -- IN
                                                                                
482            );
                 
483            mr_ctrl_out <= mr_ctrl_out_i;
                                            
484        
           
485            -----------------------------------------------------------------------------------------------
                                                                                                              
486            -- Test registers instance
                                         
487            -----------------------------------------------------------------------------------------------
                                                                                                              
488            test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
                                                                           
489                test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
                                                                                             
490                generic map (
                                
491                    DATA_WIDTH          => 32,
                                                 
492                    ADDRESS_WIDTH       => 16,
                                                 
493                    REGISTERED_READ     => true,
                                                   
494                    CLEAR_READ_DATA     => false
                                                   
495                )
                    
496                port map(
                            
497                    clk_sys             => clk_test_regs,               -- IN
                                                                                
498                    res_n               => soft_res_q_n,                -- IN
                                                                                
499                    address             => adress,                      -- IN
                                                                                
500                    w_data              => data_in,                     -- IN
                                                                                
501                    r_data              => test_registers_rdata,        -- OUT
                                                                                 
502                    cs                  => test_registers_cs,           -- IN
                                                                                
503                    read                => srd,                         -- IN
                                                                                
504                    write               => swr,                         -- IN
                                                                                
505                    be                  => sbe,                         -- IN
                                                                                
506                    lock_1              => reg_lock_1_active,           -- IN
                                                                                
507                    lock_2              => reg_lock_2_active,           -- IN
                                                                                
508                    test_registers_out  => mr_tst_out_i,                -- OUT
                                                                                 
509                    test_registers_in   => mr_tst_in                    -- IN
                                                                                
510                );
                     
511        
           
512                -- Padding to full width of possible TXT Buffers
                                                                   
513                txt_buf_test_data_padding_gen : for i in 0 to 7 generate
                                                                           
514        
           
515                    txt_buf_padding_index_gen_true : if (i < G_TXT_BUFFER_COUNT) generate
                                                                                            
516                        mr_tst_rdata_tst_rdata_txb_i(i) <= mr_tst_rdata_tst_rdata_txb(i);
                                                                                            
517                    end generate txt_buf_padding_index_gen_true;
                                                                   
518        
           
519                    txt_buf_padding_index_gen_false : if (i >= G_TXT_BUFFER_COUNT) generate
                                                                                              
520                        mr_tst_rdata_tst_rdata_txb_i(i) <= (others => '0');
                                                                              
521                    end generate txt_buf_padding_index_gen_false;
                                                                    
522        
           
523                end generate;
                                
524        
           
525                -- Select test read data from RX buffer and TXT buffers
                                                                          
526                with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata <=
                                                                                              
527                         mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
                                                       <font color = "green">-1-</font>  
                                                       <font color = "green">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
429            clk_gate_control_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                          
430            generic map(
                           
431                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
432            )
                
433            port map(
                        
434                clk_in             => clk_sys,                          -- IN
                                                                                
435                clk_en             => control_regs_clk_en,              -- IN
                                                                                
436                scan_enable        => scan_enable,                      -- IN
                                                                                
437        
           
438                clk_out            => clk_control_regs                  -- OUT
                                                                                 
439            );
                 
440        
           
441            clk_gate_test_regs_comp : entity ctu_can_fd_rtl.clk_gate
                                                                       
442            generic map(
                           
443                G_TECHNOLOGY       => G_TECHNOLOGY
                                                     
444            )
                
445            port map(
                        
446                clk_in             => clk_sys,                          -- IN
                                                                                
447                clk_en             => test_regs_clk_en,                 -- IN
                                                                                
448                scan_enable        => scan_enable,                      -- IN
                                                                                
449        
           
450                clk_out            => clk_test_regs                     -- OUT
                                                                                 
451            );
                 
452        
           
453            -----------------------------------------------------------------------------------------------
                                                                                                              
454            -- Control registers instance
                                            
455            -----------------------------------------------------------------------------------------------
                                                                                                              
456            control_registers_reg_map_comp : entity ctu_can_fd_rtl.control_registers_reg_map
                                                                                               
457            generic map(
                           
458                DATA_WIDTH            => 32,
                                               
459                ADDRESS_WIDTH         => 16,
                                               
460                REGISTERED_READ       => true,
                                                 
461                CLEAR_READ_DATA       => false,
                                                  
462                SUP_FILT_A            => G_SUP_FILTA,
                                                        
463                SUP_RANGE             => G_SUP_RANGE,
                                                        
464                SUP_FILT_C            => G_SUP_FILTC,
                                                        
465                SUP_FILT_B            => G_SUP_FILTB,
                                                        
466                SUP_TRAFFIC_CTRS      => G_SUP_TRAFFIC_CTRS
                                                              
467            )
                
468            port map(
                        
469                clk_sys               => clk_control_regs,              -- IN
                                                                                
470                res_n                 => soft_res_q_n,                  -- IN
                                                                                
471                address               => adress,                        -- IN
                                                                                
472                w_data                => data_in,                       -- IN
                                                                                
473                r_data                => control_registers_rdata,       -- OUT
                                                                                 
474                cs                    => control_registers_cs,          -- IN
                                                                                
475                read                  => srd,                           -- IN
                                                                                
476                write                 => swr,                           -- IN
                                                                                
477                be                    => sbe,                           -- IN
                                                                                
478                lock_1                => reg_lock_1_active,             -- IN
                                                                                
479                lock_2                => reg_lock_2_active,             -- IN
                                                                                
480                control_registers_out => mr_ctrl_out_i,                 -- OUT
                                                                                 
481                control_registers_in  => mr_ctrl_in                     -- IN
                                                                                
482            );
                 
483            mr_ctrl_out <= mr_ctrl_out_i;
                                            
484        
           
485            -----------------------------------------------------------------------------------------------
                                                                                                              
486            -- Test registers instance
                                         
487            -----------------------------------------------------------------------------------------------
                                                                                                              
488            test_registers_gen_true : if (G_SUP_TEST_REGISTERS) generate
                                                                           
489                test_registers_reg_map_comp : entity ctu_can_fd_rtl.test_registers_reg_map
                                                                                             
490                generic map (
                                
491                    DATA_WIDTH          => 32,
                                                 
492                    ADDRESS_WIDTH       => 16,
                                                 
493                    REGISTERED_READ     => true,
                                                   
494                    CLEAR_READ_DATA     => false
                                                   
495                )
                    
496                port map(
                            
497                    clk_sys             => clk_test_regs,               -- IN
                                                                                
498                    res_n               => soft_res_q_n,                -- IN
                                                                                
499                    address             => adress,                      -- IN
                                                                                
500                    w_data              => data_in,                     -- IN
                                                                                
501                    r_data              => test_registers_rdata,        -- OUT
                                                                                 
502                    cs                  => test_registers_cs,           -- IN
                                                                                
503                    read                => srd,                         -- IN
                                                                                
504                    write               => swr,                         -- IN
                                                                                
505                    be                  => sbe,                         -- IN
                                                                                
506                    lock_1              => reg_lock_1_active,           -- IN
                                                                                
507                    lock_2              => reg_lock_2_active,           -- IN
                                                                                
508                    test_registers_out  => mr_tst_out_i,                -- OUT
                                                                                 
509                    test_registers_in   => mr_tst_in                    -- IN
                                                                                
510                );
                     
511        
           
512                -- Padding to full width of possible TXT Buffers
                                                                   
513                txt_buf_test_data_padding_gen : for i in 0 to 7 generate
                                                                           
514        
           
515                    txt_buf_padding_index_gen_true : if (i < G_TXT_BUFFER_COUNT) generate
                                                                                            
516                        mr_tst_rdata_tst_rdata_txb_i(i) <= mr_tst_rdata_tst_rdata_txb(i);
                                                                                            
517                    end generate txt_buf_padding_index_gen_true;
                                                                   
518        
           
519                    txt_buf_padding_index_gen_false : if (i >= G_TXT_BUFFER_COUNT) generate
                                                                                              
520                        mr_tst_rdata_tst_rdata_txb_i(i) <= (others => '0');
                                                                              
521                    end generate txt_buf_padding_index_gen_false;
                                                                    
522        
           
523                end generate;
                                
524        
           
525                -- Select test read data from RX buffer and TXT buffers
                                                                          
526                with mr_tst_out_i.tst_dest_tst_mtgt select mr_tst_in.tst_rdata_tst_rdata <=
                                                                                              
527                         mr_tst_rdata_tst_rdata_rxb when TMTGT_RXBUF,
                                                       <font color = "green">-1-</font>  
                                                       <font color = "green">==></font>  
                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
592            global_rst_rst_reg_inst : entity ctu_can_fd_rtl.rst_reg
                                                                      
593            generic map (
                            
594                G_RESET_POLARITY    => '0'
                                             
595            )
                
596            port map(
                        
597                -- Clock and Reset
                                     
598                clk                 => clk_sys,                         -- IN
                                                                                
599                arst                => res_n,                           -- IN
                                                                                
600        
           
601                -- Flip flop input / output
                                              
602                d                   => res_core_d_n,                    -- IN
                                                                                
603                q                   => res_core_n,                      -- OUT
                                                                                 
604        
           
605                -- Scan mode control
                                       
606                scan_enable         => scan_enable                      -- IN
                                                                                
607            );
                 
608        
           
609            -----------------------------------------------------------------------------------------------
                                                                                                              
610            -- Reset propagation to output
                                             
611            -----------------------------------------------------------------------------------------------
                                                                                                              
612            res_soft_n <= soft_res_q_n;
                                          
613        
           
614            -----------------------------------------------------------------------------------------------
                                                                                                              
615            -----------------------------------------------------------------------------------------------
                                                                                                              
616            -- Control registers - Write Data to Driving Bus connection
                                                                          
617            -----------------------------------------------------------------------------------------------
                                                                                                              
618            -----------------------------------------------------------------------------------------------
                                                                                                              
619        
           
620            mr_tx_priority(0)       <= mr_ctrl_out_i.tx_priority_txt1p;
                                                                          
621            mr_tx_command_txbi(0)   <= mr_ctrl_out_i.tx_command_txb1;
                                                                        
622        
           
623            mr_tx_priority(1)       <= mr_ctrl_out_i.tx_priority_txt2p when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                          <font color = "green">-1-</font>  
                                                                          <font color = "green">==></font>  
                                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
628                                                                     else
                                                                            
629                                       mr_ctrl_out_i.tx_command_txb1 or mr_ctrl_out_i.tx_command_txb2;
                                                                                                         
630        
           
631            mt_2_txt_buffs : if (G_TXT_BUFFER_COUNT > 2) generate
                                                                    
632                mr_tx_priority(2)       <= mr_ctrl_out_i.tx_priority_txt3p;
                                                                              
633                mr_tx_command_txbi(2)   <= mr_ctrl_out_i.tx_command_txb3;
                                                                            
634            end generate;
                            
635        
           
636            mt_3_txt_buffs : if (G_TXT_BUFFER_COUNT > 3) generate
                                                                    
637                mr_tx_priority(3)       <= mr_ctrl_out_i.tx_priority_txt4p when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                              <font color = "green">-1-</font>  
                                                                              <font color = "green">==></font>  
                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
639                                           mr_ctrl_out_i.tx_priority_txt3p;
                                                                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- ((MR_CTRL_OUT_I.MODE_TXBBM = '0')) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
651            mt_5_txt_buffs : if (G_TXT_BUFFER_COUNT > 5) generate
                                                                    
652                mr_tx_priority(5)       <= mr_ctrl_out_i.tx_priority_txt6p when (mr_ctrl_out_i.mode_txbbm = '0')
                                                                              <font color = "green">-1-</font>  
                                                                              <font color = "green">==></font>  
                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
663                mr_tx_command_txbi(6)   <= mr_ctrl_out_i.tx_command_txb7;
                                                                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- ((MR_CTRL_OUT_I.MODE_TXBBM = '0')) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
682            -- DEVICE ID
                           
683            mr_ctrl_in.device_id_device_id <= G_DEVICE_ID;
                                                             
684        
           
685            -- VERSION
                         
686            mr_ctrl_in.version_ver_minor <= G_VERSION_MINOR;
                                                               
687            mr_ctrl_in.version_ver_major <= G_VERSION_MAJOR;
                                                               
688        
           
689            -- STATUS
                        
690            mr_ctrl_in.status_idle <= '1' when (cc_stat.is_bus_off = '1') else
                                             <font color = "green">-1-</font>  
691                                      '1' when (cc_stat.is_idle = '1') else
                                             <font color = "green">-2-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
           <font color = "green">                              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
694            mr_ctrl_in.status_txs <= cc_stat.is_transmitter;
               <font color = "green">-1-</font>                                                
695            mr_ctrl_in.status_rxs <= cc_stat.is_receiver;
           <font color = "green">    ==></font>
696        
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
709            mr_ctrl_in.status_dor <= rx_data_overrun;
               <font color = "green">-1-</font>                                         
710            mr_ctrl_in.status_eft <= pc_dbg.is_err;
           <font color = "green">    ==></font>
711            mr_ctrl_in.status_pexs <= cc_stat.status_pexs;
712            mr_ctrl_in.status_rxpe <= rx_parity_error;
               <font color = "green">-2-</font>                                          
713        
714            -- TXT Buffer parity error and double parity error
                                          <font color = "green">-3-</font>                       
715            txpe_flag_proc : process(res_n, clk_sys)
           <font color = "green">    ==></font>
716            begin
               MISSING_ELSE
           <font color = "green">    ==></font>
717                if (res_n = '0') then
718                    mr_ctrl_in.status_txpe <= '0';
                       <font color = "green">-4-</font>                              
719                    mr_ctrl_in.status_txdpe <= '0';
           <font color = "green">            ==></font>
720                elsif rising_edge(clk_sys) then
                   MISSING_ELSE
           <font color = "green">        ==></font>
721                    for i in 0 to G_TXT_BUFFER_COUNT - 1 loop
722                        if (txtb_parity_error_valid(i) = '1') then
723                            mr_ctrl_in.status_txpe <= '1';
                               <font color = "green">-5-</font>                              
724                        end if;
           <font color = "green">                ==></font>
725        
           MISSING_ELSE
           <font color = "green">==></font>
726                        if (txtb_bb_parity_error(i) = '1') then
727                            mr_ctrl_in.status_txdpe <= '1';
                               <font color = "green">-6-</font>                               
728                        end if;
           <font color = "green">                ==></font>
729                    end loop;
                       MISSING_ELSE
           <font color = "green">            ==></font>
730        
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733                    end if;
                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_TRAFFIC_CTRS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Exclude Annotation</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
<td> Unreachable since expression is constant. </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
736                        mr_ctrl_in.status_txdpe <= '0';
                                                          
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_PARITY) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
739            end process;
                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_TEST_REGISTERS) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Exclude Annotation</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td></td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
<td> Unreachable, driven by constant. </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
779            -- TEC
                     
780            mr_ctrl_in.tec_tec_val <= cc_stat.tx_err_ctr;
                                                            
781        
           
782            -- ERR_NORM
                          
783            mr_ctrl_in.err_norm_err_norm_val <= cc_stat.norm_err_ctr;
                                                                        
784            mr_ctrl_in.err_fd_err_fd_val     <= cc_stat.data_err_ctr;
                                                                        
785        
           
786            -- FILTER_STATUS
                               
787            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
782            -- ERR_NORM
                          
783            mr_ctrl_in.err_norm_err_norm_val <= cc_stat.norm_err_ctr;
                                                                        
784            mr_ctrl_in.err_fd_err_fd_val     <= cc_stat.data_err_ctr;
                                                                        
785        
           
786            -- FILTER_STATUS
                               
787            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
785        
           
786            -- FILTER_STATUS
                               
787            mr_ctrl_in.filter_status_sfa <= '1' when G_SUP_FILTA else
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
788                                            '0';
                                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (G_SUP_RANGE) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_207">
    <li>
      <a href="#inst_tag_207_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_207_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_207_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_207_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.MEMORY_REGISTERS RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
