17939df3c9ac ("clk: renesas: rzg2l: Use core->name for clock name")
eaff33646f4c ("clk: renesas: rzg2l: Add SDHI clk mux support")
f294a0ea9d12 ("clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Controller")
70a4af3662e0 ("clk: renesas: r9a07g044: Add ethernet clock sources")
7c5a2561737d ("clk: renesas: rzg2l: Add support to handle MUX clocks")
