{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2038, "design__instance__area": 40606.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019926687702536583, "power__switching__total": 0.009296700358390808, "power__leakage__total": 5.155990265848232e-07, "power__total": 0.029223904013633728, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2819896340693705, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2819896340693705, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.688862875129105, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.365210205747647, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.688863, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.36521, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3050367544893812, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3050367544893812, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.188618570545627, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.8884569997842835, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -231.89809129341984, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.8884569997842835, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.49902, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.888457, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 58, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2713134516068758, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2713134516068758, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.32949949257255223, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.536502857325568, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.329499, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.536503, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26931649339600466, "clock__skew__worst_setup": 0.26930039516169235, "timing__hold__ws": 0.3265361407025647, "timing__setup__ws": -6.081562980900055, "timing__hold__tns": 0, "timing__setup__tns": -238.91079302233692, "timing__hold__wns": 0, "timing__setup__wns": -6.081562980900055, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.326536, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 175, "timing__setup_r2r__ws": -6.081563, "timing__setup_r2r_vio__count": 175, "design__die__bbox": "0.0 0.0 294.145 312.065", "design__core__bbox": "6.72 15.68 287.28 294.0", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 91792.4, "design__core__area": 78085.5, "design__instance__count__stdcell": 2038, "design__instance__area__stdcell": 40606.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.52003, "design__instance__utilization__stdcell": 0.52003, "floorplan__design__io": 107, "design__io__hpwl": 18750708, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 46405.6, "design__violations": 0, "design__instance__count__setup_buffer": 92, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1467, "route__net__special": 2, "route__drc_errors__iter:1": 232, "route__wirelength__iter:1": 51034, "route__drc_errors__iter:2": 50, "route__wirelength__iter:2": 50614, "route__drc_errors__iter:3": 14, "route__wirelength__iter:3": 50595, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 50582, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 50581, "route__drc_errors": 0, "route__wirelength": 50581, "route__vias": 8193, "route__vias__singlecut": 8193, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 638.95, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.27859085271681017, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.278574698971345, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6843273919006342, "timing__setup__ws__corner:min_tt_025C_5v00": 1.4571295693589095, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.684327, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.45713, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.29891154286698896, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.29891154286698896, "timing__hold__ws__corner:min_ss_125C_4v50": 1.1866985507925383, "timing__setup__ws__corner:min_ss_125C_4v50": -5.72530661307694, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -226.22599900368584, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.72530661307694, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.491186, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.725307, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 58, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26931649339600466, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.26930039516169235, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3265361407025647, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.597809374479236, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.326536, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.597809, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2862512252699202, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2862512252699202, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6943209537171323, "timing__setup__ws__corner:max_tt_025C_5v00": 1.2542873761310258, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.694321, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.254287, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.31236544790450393, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.31236544790450393, "timing__hold__ws__corner:max_ss_125C_4v50": 1.1886612031109782, "timing__setup__ws__corner:max_ss_125C_4v50": -6.081562980900055, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -238.91079302233692, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -6.081562980900055, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.508458, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -6.081563, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 59, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2741248694516464, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2741248694516464, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3330633640935434, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.454623906943768, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.333063, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.454624, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99631, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99964, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00369011, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00112323, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000331445, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00112323, "ir__voltage__worst": 5, "ir__drop__avg": 0.00036, "ir__drop__worst": 0.00369, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}