{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737665006176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737665006186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 01:43:26 2025 " "Processing started: Fri Jan 24 01:43:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737665006186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665006186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665006186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737665006628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737665006628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/uart/rtl/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/uart/rtl/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737665016326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "even_odd_T UART.sv(160) " "Verilog HDL Implicit Net warning at UART.sv(160): created implicit net for \"even_odd_T\"" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737665016326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UART.sv(45) " "Verilog HDL assignment warning at UART.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART.sv(59) " "Verilog HDL assignment warning at UART.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tx UART.sv(115) " "Verilog HDL Always Construct warning at UART.sv(115): inferring latch(es) for variable \"Tx\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out UART.sv(115) " "Verilog HDL Always Construct warning at UART.sv(115): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_flag UART.sv(115) " "Verilog HDL Always Construct warning at UART.sv(115): inferring latch(es) for variable \"error_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_flag UART.sv(115) " "Inferred latch for \"error_flag\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] UART.sv(115) " "Inferred latch for \"data_out\[0\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] UART.sv(115) " "Inferred latch for \"data_out\[1\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] UART.sv(115) " "Inferred latch for \"data_out\[2\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016356 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] UART.sv(115) " "Inferred latch for \"data_out\[3\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016366 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] UART.sv(115) " "Inferred latch for \"data_out\[4\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016366 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] UART.sv(115) " "Inferred latch for \"data_out\[5\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016366 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] UART.sv(115) " "Inferred latch for \"data_out\[6\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016366 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] UART.sv(115) " "Inferred latch for \"data_out\[7\]\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016366 "|UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx UART.sv(115) " "Inferred latch for \"Tx\" at UART.sv(115)" {  } { { "../rtl/UART.sv" "" { Text "C:/Users/PC/Desktop/fyd/UART/rtl/UART.sv" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665016366 "|UART"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737665016930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737665017096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737665017196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737665017196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737665017226 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737665017226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737665017226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737665017226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737665017236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 01:43:37 2025 " "Processing ended: Fri Jan 24 01:43:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737665017236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737665017236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737665017236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737665017236 ""}
