INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/project/project.srcs/sources_1/new/imageReader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageReader
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/project/project.srcs/sim_1/new/imread_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imr_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/Project/Vivado/project/project.srcs/sim_1/new/imread_tb.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Vivado/project/project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
