Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  4 01:23:17 2022
| Host         : DESKTOP-07VUEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_teclado_timing_summary_routed.rpt -pb top_module_teclado_timing_summary_routed.pb -rpx top_module_teclado_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_teclado
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 32 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.856        0.000                      0                   32        0.082        0.000                      0                   32        2.633        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         95.856        0.000                      0                   32        0.308        0.000                      0                   32       49.500        0.000                       0                    34  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       95.872        0.000                      0                   32        0.308        0.000                      0                   32       49.500        0.000                       0                    34  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         95.856        0.000                      0                   32        0.082        0.000                      0                   32  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       95.856        0.000                      0                   32        0.082        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.856ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.129ns (53.563%)  route 1.846ns (46.437%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.535 r  en10kHz/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.799     1.334    en10kHz/data0[22]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.303     1.637 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.637    en10kHz/counter_0[22]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.081    97.493    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.493    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                 95.856    

Slack (MET) :             95.886ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.787ns (45.339%)  route 2.154ns (54.661%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.193 r  en10kHz/counter0_carry__1/O[1]
                         net (fo=1, routed)           1.108     1.300    en10kHz/data0[10]
    SLICE_X2Y145         LUT6 (Prop_lut6_I5_O)        0.303     1.603 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.603    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)        0.079    97.490    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         97.490    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 95.886    

Slack (MET) :             95.894ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 2.013ns (51.190%)  route 1.919ns (48.810%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.423 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.295    en10kHz/data0[21]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.299     1.594 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.594    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.077    97.489    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 95.894    

Slack (MET) :             95.948ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.033ns (52.390%)  route 1.848ns (47.610%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.440 r  en10kHz/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.801     1.240    en10kHz/data0[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.302     1.542 r  en10kHz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.542    en10kHz/counter_0[23]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.491    en10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 95.948    

Slack (MET) :             95.953ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.111ns (54.460%)  route 1.765ns (45.540%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.514 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.718     1.232    en10kHz/data0[24]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.306     1.538 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.538    en10kHz/counter_0[24]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.491    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 95.953    

Slack (MET) :             96.002ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.805ns (47.190%)  route 2.020ns (52.810%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.212 r  en10kHz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.973     1.185    en10kHz/data0[15]
    SLICE_X2Y147         LUT6 (Prop_lut6_I5_O)        0.302     1.487 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.487    en10kHz/counter_0[15]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y147         FDRE (Setup_fdre_C_D)        0.077    97.489    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 96.002    

Slack (MET) :             96.016ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.890ns (23.659%)  route 2.872ns (76.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X2Y144         FDRE                                         r  en10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.518    -1.820 f  en10kHz/counter_reg[7]/Q
                         net (fo=2, routed)           0.889    -0.931    en10kHz/counter[7]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.124    -0.807 r  en10kHz/counter[24]_i_5/O
                         net (fo=1, routed)           0.799    -0.008    en10kHz/counter[24]_i_5_n_0
    SLICE_X2Y146         LUT6 (Prop_lut6_I3_O)        0.124     0.116 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.183     1.300    en10kHz/counter[24]_i_2_n_0
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  en10kHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.424    en10kHz/counter_0[5]
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)        0.029    97.440    en10kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.440    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 96.016    

Slack (MET) :             96.040ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.899ns (50.794%)  route 1.840ns (49.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.309 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.793     1.102    en10kHz/data0[17]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.299     1.401 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_0[17]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.029    97.441    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.441    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 96.040    

Slack (MET) :             96.070ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 2.015ns (54.298%)  route 1.696ns (45.702%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.421 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.649     1.070    en10kHz/data0[18]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.303     1.373 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.373    en10kHz/counter_0[18]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.031    97.443    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.443    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 96.070    

Slack (MET) :             96.083ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.901ns (50.737%)  route 1.846ns (49.263%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.307 r  en10kHz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.799     1.106    en10kHz/data0[14]
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.303     1.409 r  en10kHz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.409    en10kHz/counter_0[14]
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X2Y146         FDRE (Setup_fdre_C_D)        0.081    97.492    en10kHz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                 96.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe1/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe1/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.540    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe2/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe2/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.540    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.224    -0.125    en10kHz/counter[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.233    -0.513    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.120    -0.393    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.208%)  route 0.244ns (56.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  ffc0/Q_reg/Q
                         net (fo=5, routed)           0.244    -0.129    u1/sel0[0]
    SLICE_X0Y144         LUT3 (Prop_lut3_I2_O)        0.045    -0.084 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.084    ffc0/Q_reg_0
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.091    -0.423    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.287    -0.086    en10kHz/counter[5]
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.041 r  en10kHz/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.041    en10kHz/clk_out
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.407    en10kHz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.102%)  route 0.276ns (56.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.276    -0.073    en10kHz/counter[23]
    SLICE_X1Y147         LUT6 (Prop_lut6_I3_O)        0.045    -0.028 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    en10kHz/counter_0[19]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.092    -0.405    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.259    -0.128    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I0_O)        0.098    -0.030 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    u1/conta_o[1]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.407    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.225ns (45.563%)  route 0.269ns (54.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.269    -0.117    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT3 (Prop_lut3_I0_O)        0.097    -0.020 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    ffc1/Q_reg_1
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.407    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.444%)  route 0.321ns (60.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y147         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[20]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.121    -0.376    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.452%)  route 0.321ns (60.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y145         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.121    -0.377    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y143    en10kHz/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y144    en10kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y145    en10kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y145    en10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y145    en10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y146    en10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y146    en10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y147    en10kHz/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y143    en10kHz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y144    en10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y147    en10kHz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y146    en10kHz/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y147    en10kHz/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y143    en10kHz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y144    en10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y147    en10kHz/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y147    en10kHz/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y146    en10kHz/counter_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.872ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.129ns (53.563%)  route 1.846ns (46.437%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.535 r  en10kHz/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.799     1.334    en10kHz/data0[22]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.303     1.637 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.637    en10kHz/counter_0[22]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.211    97.427    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.081    97.508    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.508    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                 95.872    

Slack (MET) :             95.902ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.787ns (45.339%)  route 2.154ns (54.661%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.193 r  en10kHz/counter0_carry__1/O[1]
                         net (fo=1, routed)           1.108     1.300    en10kHz/data0[10]
    SLICE_X2Y145         LUT6 (Prop_lut6_I5_O)        0.303     1.603 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.603    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.211    97.426    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)        0.079    97.505    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         97.505    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 95.902    

Slack (MET) :             95.910ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 2.013ns (51.190%)  route 1.919ns (48.810%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.423 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.295    en10kHz/data0[21]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.299     1.594 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.594    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.211    97.427    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.077    97.504    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.504    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 95.910    

Slack (MET) :             95.964ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.033ns (52.390%)  route 1.848ns (47.610%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.440 r  en10kHz/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.801     1.240    en10kHz/data0[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.302     1.542 r  en10kHz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.542    en10kHz/counter_0[23]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.211    97.427    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.506    en10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.506    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 95.964    

Slack (MET) :             95.968ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.111ns (54.460%)  route 1.765ns (45.540%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.514 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.718     1.232    en10kHz/data0[24]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.306     1.538 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.538    en10kHz/counter_0[24]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.211    97.427    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.506    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.506    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 95.968    

Slack (MET) :             96.018ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.805ns (47.190%)  route 2.020ns (52.810%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.212 r  en10kHz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.973     1.185    en10kHz/data0[15]
    SLICE_X2Y147         LUT6 (Prop_lut6_I5_O)        0.302     1.487 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.487    en10kHz/counter_0[15]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.211    97.427    
    SLICE_X2Y147         FDRE (Setup_fdre_C_D)        0.077    97.504    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         97.504    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 96.018    

Slack (MET) :             96.032ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.890ns (23.659%)  route 2.872ns (76.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X2Y144         FDRE                                         r  en10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.518    -1.820 f  en10kHz/counter_reg[7]/Q
                         net (fo=2, routed)           0.889    -0.931    en10kHz/counter[7]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.124    -0.807 r  en10kHz/counter[24]_i_5/O
                         net (fo=1, routed)           0.799    -0.008    en10kHz/counter[24]_i_5_n_0
    SLICE_X2Y146         LUT6 (Prop_lut6_I3_O)        0.124     0.116 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.183     1.300    en10kHz/counter[24]_i_2_n_0
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  en10kHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.424    en10kHz/counter_0[5]
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.211    97.426    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)        0.029    97.455    en10kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.455    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 96.032    

Slack (MET) :             96.056ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.899ns (50.794%)  route 1.840ns (49.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.309 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.793     1.102    en10kHz/data0[17]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.299     1.401 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_0[17]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.211    97.427    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.029    97.456    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.456    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 96.056    

Slack (MET) :             96.085ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 2.015ns (54.298%)  route 1.696ns (45.702%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.421 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.649     1.070    en10kHz/data0[18]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.303     1.373 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.373    en10kHz/counter_0[18]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.211    97.427    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.031    97.458    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.458    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 96.085    

Slack (MET) :             96.099ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.901ns (50.737%)  route 1.846ns (49.263%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.307 r  en10kHz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.799     1.106    en10kHz/data0[14]
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.303     1.409 r  en10kHz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.409    en10kHz/counter_0[14]
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.211    97.426    
    SLICE_X2Y146         FDRE (Setup_fdre_C_D)        0.081    97.507    en10kHz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         97.507    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                 96.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe1/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe1/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.540    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe2/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe2/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.540    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.224    -0.125    en10kHz/counter[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.233    -0.513    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.120    -0.393    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.208%)  route 0.244ns (56.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  ffc0/Q_reg/Q
                         net (fo=5, routed)           0.244    -0.129    u1/sel0[0]
    SLICE_X0Y144         LUT3 (Prop_lut3_I2_O)        0.045    -0.084 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.084    ffc0/Q_reg_0
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.091    -0.423    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.287    -0.086    en10kHz/counter[5]
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.041 r  en10kHz/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.041    en10kHz/clk_out
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.407    en10kHz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.102%)  route 0.276ns (56.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.276    -0.073    en10kHz/counter[23]
    SLICE_X1Y147         LUT6 (Prop_lut6_I3_O)        0.045    -0.028 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    en10kHz/counter_0[19]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.092    -0.405    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.259    -0.128    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I0_O)        0.098    -0.030 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    u1/conta_o[1]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.407    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.225ns (45.563%)  route 0.269ns (54.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.269    -0.117    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT3 (Prop_lut3_I0_O)        0.097    -0.020 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    ffc1/Q_reg_1
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.407    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.444%)  route 0.321ns (60.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y147         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[20]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.217    -0.497    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.121    -0.376    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.452%)  route 0.321ns (60.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y145         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.121    -0.377    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y143    en10kHz/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y144    en10kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y145    en10kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y145    en10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y145    en10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y146    en10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y146    en10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X2Y147    en10kHz/counter_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y143    en10kHz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y144    en10kHz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y147    en10kHz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y146    en10kHz/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y147    en10kHz/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y143    en10kHz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y144    en10kHz/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y145    en10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y146    en10kHz/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y147    en10kHz/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y147    en10kHz/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y146    en10kHz/counter_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.856ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.129ns (53.563%)  route 1.846ns (46.437%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.535 r  en10kHz/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.799     1.334    en10kHz/data0[22]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.303     1.637 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.637    en10kHz/counter_0[22]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.081    97.493    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.493    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                 95.856    

Slack (MET) :             95.886ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.787ns (45.339%)  route 2.154ns (54.661%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.193 r  en10kHz/counter0_carry__1/O[1]
                         net (fo=1, routed)           1.108     1.300    en10kHz/data0[10]
    SLICE_X2Y145         LUT6 (Prop_lut6_I5_O)        0.303     1.603 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.603    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)        0.079    97.490    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         97.490    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 95.886    

Slack (MET) :             95.894ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 2.013ns (51.190%)  route 1.919ns (48.810%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.423 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.295    en10kHz/data0[21]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.299     1.594 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.594    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.077    97.489    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 95.894    

Slack (MET) :             95.948ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.033ns (52.390%)  route 1.848ns (47.610%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.440 r  en10kHz/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.801     1.240    en10kHz/data0[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.302     1.542 r  en10kHz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.542    en10kHz/counter_0[23]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.491    en10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 95.948    

Slack (MET) :             95.953ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.111ns (54.460%)  route 1.765ns (45.540%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.514 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.718     1.232    en10kHz/data0[24]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.306     1.538 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.538    en10kHz/counter_0[24]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.491    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 95.953    

Slack (MET) :             96.002ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.805ns (47.190%)  route 2.020ns (52.810%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.212 r  en10kHz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.973     1.185    en10kHz/data0[15]
    SLICE_X2Y147         LUT6 (Prop_lut6_I5_O)        0.302     1.487 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.487    en10kHz/counter_0[15]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y147         FDRE (Setup_fdre_C_D)        0.077    97.489    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 96.002    

Slack (MET) :             96.016ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.890ns (23.659%)  route 2.872ns (76.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X2Y144         FDRE                                         r  en10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.518    -1.820 f  en10kHz/counter_reg[7]/Q
                         net (fo=2, routed)           0.889    -0.931    en10kHz/counter[7]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.124    -0.807 r  en10kHz/counter[24]_i_5/O
                         net (fo=1, routed)           0.799    -0.008    en10kHz/counter[24]_i_5_n_0
    SLICE_X2Y146         LUT6 (Prop_lut6_I3_O)        0.124     0.116 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.183     1.300    en10kHz/counter[24]_i_2_n_0
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  en10kHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.424    en10kHz/counter_0[5]
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)        0.029    97.440    en10kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.440    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 96.016    

Slack (MET) :             96.040ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.899ns (50.794%)  route 1.840ns (49.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.309 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.793     1.102    en10kHz/data0[17]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.299     1.401 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_0[17]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.029    97.441    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.441    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 96.040    

Slack (MET) :             96.070ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 2.015ns (54.298%)  route 1.696ns (45.702%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.421 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.649     1.070    en10kHz/data0[18]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.303     1.373 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.373    en10kHz/counter_0[18]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.031    97.443    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.443    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 96.070    

Slack (MET) :             96.083ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.901ns (50.737%)  route 1.846ns (49.263%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.307 r  en10kHz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.799     1.106    en10kHz/data0[14]
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.303     1.409 r  en10kHz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.409    en10kHz/counter_0[14]
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X2Y146         FDRE (Setup_fdre_C_D)        0.081    97.492    en10kHz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                 96.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe1/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe1/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.226    -0.275    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.314    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe2/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe2/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.226    -0.275    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.314    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.224    -0.125    en10kHz/counter[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.233    -0.513    
                         clock uncertainty            0.226    -0.287    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.120    -0.167    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.208%)  route 0.244ns (56.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  ffc0/Q_reg/Q
                         net (fo=5, routed)           0.244    -0.129    u1/sel0[0]
    SLICE_X0Y144         LUT3 (Prop_lut3_I2_O)        0.045    -0.084 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.084    ffc0/Q_reg_0
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.091    -0.197    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.287    -0.086    en10kHz/counter[5]
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.041 r  en10kHz/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.041    en10kHz/clk_out
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.181    en10kHz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.102%)  route 0.276ns (56.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.276    -0.073    en10kHz/counter[23]
    SLICE_X1Y147         LUT6 (Prop_lut6_I3_O)        0.045    -0.028 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    en10kHz/counter_0[19]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.092    -0.179    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.259    -0.128    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I0_O)        0.098    -0.030 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    u1/conta_o[1]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.181    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.225ns (45.563%)  route 0.269ns (54.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.269    -0.117    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT3 (Prop_lut3_I0_O)        0.097    -0.020 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    ffc1/Q_reg_1
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.181    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.444%)  route 0.321ns (60.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y147         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[20]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.121    -0.150    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.452%)  route 0.321ns (60.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y145         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.121    -0.151    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.856ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.129ns (53.563%)  route 1.846ns (46.437%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.535 r  en10kHz/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.799     1.334    en10kHz/data0[22]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.303     1.637 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.637    en10kHz/counter_0[22]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.081    97.493    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.493    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                 95.856    

Slack (MET) :             95.886ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.787ns (45.339%)  route 2.154ns (54.661%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.193 r  en10kHz/counter0_carry__1/O[1]
                         net (fo=1, routed)           1.108     1.300    en10kHz/data0[10]
    SLICE_X2Y145         LUT6 (Prop_lut6_I5_O)        0.303     1.603 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.603    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X2Y145         FDRE (Setup_fdre_C_D)        0.079    97.490    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         97.490    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 95.886    

Slack (MET) :             95.894ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 2.013ns (51.190%)  route 1.919ns (48.810%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.423 r  en10kHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.873     1.295    en10kHz/data0[21]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.299     1.594 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.594    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.077    97.489    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 95.894    

Slack (MET) :             95.948ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.033ns (52.390%)  route 1.848ns (47.610%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.440 r  en10kHz/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.801     1.240    en10kHz/data0[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.302     1.542 r  en10kHz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.542    en10kHz/counter_0[23]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.491    en10kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 95.948    

Slack (MET) :             95.953ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.111ns (54.460%)  route 1.765ns (45.540%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.201 r  en10kHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.201    en10kHz/counter0_carry__3_n_0
    SLICE_X3Y148         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.514 r  en10kHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.718     1.232    en10kHz/data0[24]
    SLICE_X2Y148         LUT6 (Prop_lut6_I5_O)        0.306     1.538 r  en10kHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.538    en10kHz/counter_0[24]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[24]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y148         FDRE (Setup_fdre_C_D)        0.079    97.491    en10kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.491    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 95.953    

Slack (MET) :             96.002ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.805ns (47.190%)  route 2.020ns (52.810%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.212 r  en10kHz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.973     1.185    en10kHz/data0[15]
    SLICE_X2Y147         LUT6 (Prop_lut6_I5_O)        0.302     1.487 r  en10kHz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.487    en10kHz/counter_0[15]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[15]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X2Y147         FDRE (Setup_fdre_C_D)        0.077    97.489    en10kHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         97.489    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 96.002    

Slack (MET) :             96.016ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.890ns (23.659%)  route 2.872ns (76.341%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X2Y144         FDRE                                         r  en10kHz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.518    -1.820 f  en10kHz/counter_reg[7]/Q
                         net (fo=2, routed)           0.889    -0.931    en10kHz/counter[7]
    SLICE_X2Y144         LUT4 (Prop_lut4_I3_O)        0.124    -0.807 r  en10kHz/counter[24]_i_5/O
                         net (fo=1, routed)           0.799    -0.008    en10kHz/counter[24]_i_5_n_0
    SLICE_X2Y146         LUT6 (Prop_lut6_I3_O)        0.124     0.116 r  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.183     1.300    en10kHz/counter[24]_i_2_n_0
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.124     1.424 r  en10kHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.424    en10kHz/counter_0[5]
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)        0.029    97.440    en10kHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.440    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 96.016    

Slack (MET) :             96.040ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.899ns (50.794%)  route 1.840ns (49.206%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.309 r  en10kHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.793     1.102    en10kHz/data0[17]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.299     1.401 r  en10kHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_0[17]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[17]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.029    97.441    en10kHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         97.441    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 96.040    

Slack (MET) :             96.070ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 2.015ns (54.298%)  route 1.696ns (45.702%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 98.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.087 r  en10kHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.087    en10kHz/counter0_carry__2_n_0
    SLICE_X3Y147         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.421 r  en10kHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.649     1.070    en10kHz/data0[18]
    SLICE_X1Y147         LUT6 (Prop_lut6_I5_O)        0.303     1.373 r  en10kHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.373    en10kHz/counter_0[18]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.590    98.051    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[18]/C
                         clock pessimism             -0.413    97.638    
                         clock uncertainty           -0.226    97.412    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.031    97.443    en10kHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         97.443    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                 96.070    

Slack (MET) :             96.083ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.901ns (50.737%)  route 1.846ns (49.263%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 98.050 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.709    -2.338    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.456    -1.882 r  en10kHz/counter_reg[0]/Q
                         net (fo=3, routed)           1.047    -0.835    en10kHz/counter[0]
    SLICE_X3Y143         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.255 r  en10kHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.255    en10kHz/counter0_carry_n_0
    SLICE_X3Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.141 r  en10kHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.141    en10kHz/counter0_carry__0_n_0
    SLICE_X3Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.027 r  en10kHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.027    en10kHz/counter0_carry__1_n_0
    SLICE_X3Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.307 r  en10kHz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.799     1.106    en10kHz/data0[14]
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.303     1.409 r  en10kHz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.409    en10kHz/counter_0[14]
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.589    98.050    en10kHz/CLK_10MHZ
    SLICE_X2Y146         FDRE                                         r  en10kHz/counter_reg[14]/C
                         clock pessimism             -0.413    97.637    
                         clock uncertainty           -0.226    97.411    
    SLICE_X2Y146         FDRE (Setup_fdre_C_D)        0.081    97.492    en10kHz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         97.492    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                 96.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe1/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe1/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.226    -0.275    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.314    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.005%)  route 0.141ns (49.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  en10kHz/clk_out_reg/Q
                         net (fo=6, routed)           0.141    -0.232    ffe2/en_10kHz
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffe2/CLK_10MHZ
    SLICE_X0Y143         FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.226    -0.275    
    SLICE_X0Y143         FDRE (Hold_fdre_C_CE)       -0.039    -0.314    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.292%)  route 0.224ns (51.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.224    -0.125    en10kHz/counter[23]
    SLICE_X2Y148         LUT6 (Prop_lut6_I3_O)        0.045    -0.080 r  en10kHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    en10kHz/counter_0[21]
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[21]/C
                         clock pessimism             -0.233    -0.513    
                         clock uncertainty            0.226    -0.287    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.120    -0.167    en10kHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.208%)  route 0.244ns (56.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  ffc0/Q_reg/Q
                         net (fo=5, routed)           0.244    -0.129    u1/sel0[0]
    SLICE_X0Y144         LUT3 (Prop_lut3_I2_O)        0.045    -0.084 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.084    ffc0/Q_reg_0
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc0/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.091    -0.197    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    en10kHz/CLK_10MHZ
    SLICE_X1Y144         FDRE                                         r  en10kHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 f  en10kHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.287    -0.086    en10kHz/counter[5]
    SLICE_X1Y143         LUT5 (Prop_lut5_I2_O)        0.045    -0.041 r  en10kHz/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.041    en10kHz/clk_out
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X1Y143         FDRE                                         r  en10kHz/clk_out_reg/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.091    -0.181    en10kHz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.102%)  route 0.276ns (56.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.276    -0.073    en10kHz/counter[23]
    SLICE_X1Y147         LUT6 (Prop_lut6_I3_O)        0.045    -0.028 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    en10kHz/counter_0[19]
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X1Y147         FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.092    -0.179    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.259    -0.128    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT4 (Prop_lut4_I0_O)        0.098    -0.030 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    u1/conta_o[1]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.181    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.225ns (45.563%)  route 0.269ns (54.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.598    -0.514    u1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.269    -0.117    u1/counter_o_OBUF[1]
    SLICE_X0Y144         LUT3 (Prop_lut3_I0_O)        0.097    -0.020 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    ffc1/Q_reg_1
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    ffc1/CLK_10MHZ
    SLICE_X0Y144         FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.226    -0.288    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.107    -0.181    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.444%)  route 0.321ns (60.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y147         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[20]
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872    -0.280    en10kHz/CLK_10MHZ
    SLICE_X2Y147         FDRE                                         r  en10kHz/counter_reg[20]/C
                         clock pessimism             -0.217    -0.497    
                         clock uncertainty            0.226    -0.271    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.121    -0.150    en10kHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 en10kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.452%)  route 0.321ns (60.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.599    -0.513    en10kHz/CLK_10MHZ
    SLICE_X2Y148         FDRE                                         r  en10kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  en10kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.321    -0.028    en10kHz/counter[23]
    SLICE_X2Y145         LUT6 (Prop_lut6_I3_O)        0.045     0.017 r  en10kHz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.017    en10kHz/counter_0[10]
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871    -0.281    en10kHz/CLK_10MHZ
    SLICE_X2Y145         FDRE                                         r  en10kHz/counter_reg[10]/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.121    -0.151    en10kHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.168    





