\hypertarget{pm_8hh_source}{}\doxysection{pm.\+hh}
\label{pm_8hh_source}\index{pm.hh@{pm.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::pm\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} pm : uint64\_t \{}
\DoxyCodeLine{00005         CPU\_CLK\_UNHALTED = 0x79, \textcolor{comment}{// Number cycles during which the processor is not halted and not in a thermal trip}}
\DoxyCodeLine{00006         INST\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions retired}}
\DoxyCodeLine{00007         DATA\_MEM\_REFS = 0x43, \textcolor{comment}{// All loads from any memory type. All stores to any memory typeEach part of a split is counted separately. The internal logic counts not only memory loads and stores but also internal retries. 80-\/bit floating point accesses are double counted}}
\DoxyCodeLine{00008         DCU\_LINES\_IN = 0x45, \textcolor{comment}{// Total lines allocated in the DCU}}
\DoxyCodeLine{00009         DCU\_M\_LINES\_IN = 0x46, \textcolor{comment}{// Number of M state lines allocated in the DCU}}
\DoxyCodeLine{00010         DCU\_M\_LINES\_OUT = 0x47, \textcolor{comment}{// Number of M state lines evicted from the DCU. This includes evictions via snoop HITM}}
\DoxyCodeLine{00011         DCU\_MISS\_OUTSTANDING = 0x48, \textcolor{comment}{// Weighted number of cycle while a DCU miss is outstanding}}
\DoxyCodeLine{00012         IFU\_IFETCH = 0x80, \textcolor{comment}{// Number of instruction fetches}}
\DoxyCodeLine{00013         IFU\_IFETCH\_MISS = 0x81, \textcolor{comment}{// Number of instruction fetch misses. All instructions fetches that do not hit the IFU (i.e.}}
\DoxyCodeLine{00014         ITLB\_MISS = 0x85, \textcolor{comment}{// Number of ITLB misses}}
\DoxyCodeLine{00015         IFU\_MEM\_STALL = 0x86, \textcolor{comment}{// Number of cycles instruction fetch is stalled for any reason. Includes IFU cache misses}}
\DoxyCodeLine{00016         ILD\_STALL = 0x87, \textcolor{comment}{// Number of cycles that the instruction length decoder is stalled}}
\DoxyCodeLine{00017         L2\_IFETCH = 0x28, \textcolor{comment}{// Number of L2 instruction fetches. This event indicates that a normal instruction fetch was received by the L2. The count includes only L2 cacheable instruction fetches: it does not include UC instruction fetches It does not include ITLB miss accesses}}
\DoxyCodeLine{00018         L2\_IFETCH\_\_MASK\_\_PM\_L2\_IFETCH\_\_I = 0x100, \textcolor{comment}{// Invalid state}}
\DoxyCodeLine{00019         L2\_IFETCH\_\_MASK\_\_PM\_L2\_IFETCH\_\_S = 0x200, \textcolor{comment}{// Shared state}}
\DoxyCodeLine{00020         L2\_IFETCH\_\_MASK\_\_PM\_L2\_IFETCH\_\_E = 0x400, \textcolor{comment}{// Exclusive state}}
\DoxyCodeLine{00021         L2\_IFETCH\_\_MASK\_\_PM\_L2\_IFETCH\_\_M = 0x800, \textcolor{comment}{// Modified state}}
\DoxyCodeLine{00022         L2\_ST = 0x2a, \textcolor{comment}{// Number of L2 data stores. This event indicates that a normal}}
\DoxyCodeLine{00023         L2\_ST\_\_MASK\_\_PM\_L2\_IFETCH\_\_I = 0x100, \textcolor{comment}{// Invalid state}}
\DoxyCodeLine{00024         L2\_ST\_\_MASK\_\_PM\_L2\_IFETCH\_\_S = 0x200, \textcolor{comment}{// Shared state}}
\DoxyCodeLine{00025         L2\_ST\_\_MASK\_\_PM\_L2\_IFETCH\_\_E = 0x400, \textcolor{comment}{// Exclusive state}}
\DoxyCodeLine{00026         L2\_ST\_\_MASK\_\_PM\_L2\_IFETCH\_\_M = 0x800, \textcolor{comment}{// Modified state}}
\DoxyCodeLine{00027         L2\_M\_LINES\_INM = 0x25, \textcolor{comment}{// Number of modified lines allocated in the L2}}
\DoxyCodeLine{00028         L2\_RQSTS = 0x2e, \textcolor{comment}{// Total number of L2 requests}}
\DoxyCodeLine{00029         L2\_RQSTS\_\_MASK\_\_PM\_L2\_IFETCH\_\_I = 0x100, \textcolor{comment}{// Invalid state}}
\DoxyCodeLine{00030         L2\_RQSTS\_\_MASK\_\_PM\_L2\_IFETCH\_\_S = 0x200, \textcolor{comment}{// Shared state}}
\DoxyCodeLine{00031         L2\_RQSTS\_\_MASK\_\_PM\_L2\_IFETCH\_\_E = 0x400, \textcolor{comment}{// Exclusive state}}
\DoxyCodeLine{00032         L2\_RQSTS\_\_MASK\_\_PM\_L2\_IFETCH\_\_M = 0x800, \textcolor{comment}{// Modified state}}
\DoxyCodeLine{00033         L2\_ADS = 0x21, \textcolor{comment}{// Number of L2 address strobes}}
\DoxyCodeLine{00034         L2\_DBUS\_BUSY = 0x22, \textcolor{comment}{// Number of cycles during which the L2 cache data bus was busy}}
\DoxyCodeLine{00035         L2\_DBUS\_BUSY\_RD = 0x23, \textcolor{comment}{// Number of cycles during which the data bus was busy transferring read data from L2 to the processor}}
\DoxyCodeLine{00036         BUS\_DRDY\_CLOCKS = 0x62, \textcolor{comment}{// Number of clocks during which DRDY\# is asserted. Utilization of the external system data bus during data transfers}}
\DoxyCodeLine{00037         BUS\_DRDY\_CLOCKS\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00038         BUS\_DRDY\_CLOCKS\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00039         BUS\_LOCK\_CLOCKS = 0x63, \textcolor{comment}{// Number of clocks during which LOCK\# is asserted on the external system bus}}
\DoxyCodeLine{00040         BUS\_LOCK\_CLOCKS\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00041         BUS\_LOCK\_CLOCKS\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00042         BUS\_REQ\_OUTSTANDING = 0x60, \textcolor{comment}{// Number of bus requests outstanding. This counter is incremented by the number of cacheable read bus requests outstanding in any given cycle}}
\DoxyCodeLine{00043         BUS\_TRANS\_BRD = 0x65, \textcolor{comment}{// Number of burst read transactions}}
\DoxyCodeLine{00044         BUS\_TRANS\_BRD\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00045         BUS\_TRANS\_BRD\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00046         BUS\_TRANS\_RFO = 0x66, \textcolor{comment}{// Number of completed read for ownership transactions}}
\DoxyCodeLine{00047         BUS\_TRANS\_RFO\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00048         BUS\_TRANS\_RFO\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00049         BUS\_TRANS\_WB = 0x67, \textcolor{comment}{// Number of completed write back transactions}}
\DoxyCodeLine{00050         BUS\_TRANS\_WB\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00051         BUS\_TRANS\_WB\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00052         BUS\_TRAN\_IFETCH = 0x68, \textcolor{comment}{// Number of completed instruction fetch transactions}}
\DoxyCodeLine{00053         BUS\_TRAN\_IFETCH\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00054         BUS\_TRAN\_IFETCH\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00055         BUS\_TRAN\_INVAL = 0x69, \textcolor{comment}{// Number of completed invalidate transactions}}
\DoxyCodeLine{00056         BUS\_TRAN\_INVAL\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00057         BUS\_TRAN\_INVAL\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00058         BUS\_TRAN\_PWR = 0x6a, \textcolor{comment}{// Number of completed partial write transactions}}
\DoxyCodeLine{00059         BUS\_TRAN\_PWR\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00060         BUS\_TRAN\_PWR\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00061         BUS\_TRANS\_P = 0x6b, \textcolor{comment}{// Number of completed partial transactions}}
\DoxyCodeLine{00062         BUS\_TRANS\_P\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00063         BUS\_TRANS\_P\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00064         BUS\_TRANS\_IO = 0x6c, \textcolor{comment}{// Number of completed I/O transactions}}
\DoxyCodeLine{00065         BUS\_TRANS\_IO\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00066         BUS\_TRANS\_IO\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00067         BUS\_TRAN\_DEF = 0x6d, \textcolor{comment}{// Number of completed deferred transactions}}
\DoxyCodeLine{00068         BUS\_TRAN\_DEF\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00069         BUS\_TRAN\_DEF\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00070         BUS\_TRAN\_BURST = 0x6e, \textcolor{comment}{// Number of completed burst transactions}}
\DoxyCodeLine{00071         BUS\_TRAN\_BURST\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00072         BUS\_TRAN\_BURST\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00073         BUS\_TRAN\_ANY = 0x70, \textcolor{comment}{// Number of all completed bus transactions. Address bus utilization can be calculated knowing the minimum address bus occupancy. Includes special cycles}}
\DoxyCodeLine{00074         BUS\_TRAN\_ANY\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00075         BUS\_TRAN\_ANY\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00076         BUS\_TRAN\_MEM = 0x6f, \textcolor{comment}{// Number of completed memory transactions}}
\DoxyCodeLine{00077         BUS\_TRAN\_MEM\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_SELF = 0x0, \textcolor{comment}{// Clocks when processor is driving bus}}
\DoxyCodeLine{00078         BUS\_TRAN\_MEM\_\_MASK\_\_PM\_BUS\_DRDY\_CLOCKS\_\_ANY = 0x2000, \textcolor{comment}{// Clocks when any agent is driving bus}}
\DoxyCodeLine{00079         BUS\_DATA\_RECV = 0x64, \textcolor{comment}{// Number of bus clock cycles during which this processor is receiving data}}
\DoxyCodeLine{00080         BUS\_BNR\_DRV = 0x61, \textcolor{comment}{// Number of bus clock cycles during which this processor is driving the BNR\# pin}}
\DoxyCodeLine{00081         BUS\_HIT\_DRV = 0x7a, \textcolor{comment}{// Number of bus clock cycles during which this processor is driving the HIT\# pin}}
\DoxyCodeLine{00082         BUS\_HITM\_DRV = 0x7b, \textcolor{comment}{// Number of bus clock cycles during which this processor is driving the HITM\# pin}}
\DoxyCodeLine{00083         BUS\_SNOOP\_STALL = 0x7e, \textcolor{comment}{// Number of clock cycles during which the bus is snoop stalled}}
\DoxyCodeLine{00084         FLOPS = 0xc1, \textcolor{comment}{// Number of computational floating-\/point operations retired. Excludes floating-\/point computational operations that cause traps or assists. Includes internal sub-\/operations for complex floating-\/point instructions like transcendentals. Excludes floating point loads and stores}}
\DoxyCodeLine{00085         FP\_COMP\_OPS\_EXE = 0x10, \textcolor{comment}{// Number of computational floating-\/point operations executed. The number of FADD}}
\DoxyCodeLine{00086         FP\_ASSIST = 0x11, \textcolor{comment}{// Number of floating-\/point exception cases handled by microcode.}}
\DoxyCodeLine{00087         MUL = 0x12, \textcolor{comment}{// Number of multiplies.This count includes integer as well as FP multiplies and is speculative}}
\DoxyCodeLine{00088         DIV = 0x13, \textcolor{comment}{// Number of divides.This count includes integer as well as FP divides and is speculative}}
\DoxyCodeLine{00089         CYCLES\_DIV\_BUSY = 0x14, \textcolor{comment}{// Number of cycles during which the divider is busy}}
\DoxyCodeLine{00090         LD\_BLOCKS = 0x3, \textcolor{comment}{// Number of load operations delayed due to store buffer blocks. Includes counts caused by preceding stores whose addresses are unknown}}
\DoxyCodeLine{00091         SB\_DRAINS = 0x4, \textcolor{comment}{// Number of store buffer drain cycles. Incremented every cycle the store buffer is draining. Draining is caused by serializing operations like CPUID}}
\DoxyCodeLine{00092         MISALIGN\_MEM\_REF = 0x5, \textcolor{comment}{// Number of misaligned data memory references. Incremented by 1 every cycle during which}}
\DoxyCodeLine{00093         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Number of micro-\/ops retired}}
\DoxyCodeLine{00094         INST\_DECODED = 0xd0, \textcolor{comment}{// Number of instructions decoded}}
\DoxyCodeLine{00095         HW\_INT\_RX = 0xc8, \textcolor{comment}{// Number of hardware interrupts received}}
\DoxyCodeLine{00096         CYCLES\_INT\_MASKED = 0xc6, \textcolor{comment}{// Number of processor cycles for which interrupts are disabled}}
\DoxyCodeLine{00097         CYCLES\_INT\_PENDING\_AND\_MASKED = 0xc7, \textcolor{comment}{// Number of processor cycles for which interrupts are disabled and interrupts are pending.}}
\DoxyCodeLine{00098         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Number of branch instructions retired}}
\DoxyCodeLine{00099         BR\_MISS\_PRED\_RETIRED = 0xc5, \textcolor{comment}{// Number of mispredicted branches retired}}
\DoxyCodeLine{00100         BR\_TAKEN\_RETIRED = 0xc9, \textcolor{comment}{// Number of taken branches retired}}
\DoxyCodeLine{00101         BR\_MISS\_PRED\_TAKEN\_RET = 0xca, \textcolor{comment}{// Number of taken mispredicted branches retired}}
\DoxyCodeLine{00102         BR\_INST\_DECODED = 0xe0, \textcolor{comment}{// Number of branch instructions decoded}}
\DoxyCodeLine{00103         BTB\_MISSES = 0xe2, \textcolor{comment}{// Number of branches for which the BTB did not produce a prediction}}
\DoxyCodeLine{00104         BR\_BOGUS = 0xe4, \textcolor{comment}{// Number of bogus branches}}
\DoxyCodeLine{00105         BACLEARS = 0xe6, \textcolor{comment}{// }}
\DoxyCodeLine{00106         RESOURCE\_STALLS = 0xa2, \textcolor{comment}{// Incremented by 1 during every cycle for which there is a resource related stall. Includes register renaming buffer entries}}
\DoxyCodeLine{00107         PARTIAL\_RAT\_STALLS = 0xd2, \textcolor{comment}{// Number of cycles or events for partial stalls. This includes flag partial stalls}}
\DoxyCodeLine{00108         SEGMENT\_REG\_LOADS = 0x6, \textcolor{comment}{// Number of segment register loads.}}
\DoxyCodeLine{00109         MMX\_SAT\_INSTR\_EXEC = 0xb1, \textcolor{comment}{// Number of MMX saturating instructions executed}}
\DoxyCodeLine{00110         MMX\_UOPS\_EXEC = 0xb2, \textcolor{comment}{// Number of MMX micro-\/ops executed}}
\DoxyCodeLine{00111         MMX\_INSTR\_TYPE\_EXEC = 0xb3, \textcolor{comment}{// Number of MMX instructions executed by type}}
\DoxyCodeLine{00112         MMX\_INSTR\_TYPE\_EXEC\_\_MASK\_\_PM\_MMX\_INSTR\_TYPE\_EXEC\_\_MUL = 0x100, \textcolor{comment}{// MMX packed multiply instructions executed}}
\DoxyCodeLine{00113         MMX\_INSTR\_TYPE\_EXEC\_\_MASK\_\_PM\_MMX\_INSTR\_TYPE\_EXEC\_\_SHIFT = 0x200, \textcolor{comment}{// MMX packed shift instructions executed}}
\DoxyCodeLine{00114         MMX\_INSTR\_TYPE\_EXEC\_\_MASK\_\_PM\_MMX\_INSTR\_TYPE\_EXEC\_\_PACK = 0x400, \textcolor{comment}{// MMX pack operation instructions executed}}
\DoxyCodeLine{00115         MMX\_INSTR\_TYPE\_EXEC\_\_MASK\_\_PM\_MMX\_INSTR\_TYPE\_EXEC\_\_UNPACK = 0x800, \textcolor{comment}{// MMX unpack operation instructions executed}}
\DoxyCodeLine{00116         MMX\_INSTR\_TYPE\_EXEC\_\_MASK\_\_PM\_MMX\_INSTR\_TYPE\_EXEC\_\_LOGICAL = 0x1000, \textcolor{comment}{// MMX packed logical instructions executed}}
\DoxyCodeLine{00117         MMX\_INSTR\_TYPE\_EXEC\_\_MASK\_\_PM\_MMX\_INSTR\_TYPE\_EXEC\_\_ARITH = 0x2000, \textcolor{comment}{// MMX packed arithmetic instructions executed}}
\DoxyCodeLine{00118         FP\_MMX\_TRANS = 0xcc, \textcolor{comment}{// Number of MMX transitions}}
\DoxyCodeLine{00119         FP\_MMX\_TRANS\_\_MASK\_\_PM\_FP\_MMX\_TRANS\_\_TO\_FP = 0x0, \textcolor{comment}{// From MMX instructions to floating-\/point instructions}}
\DoxyCodeLine{00120         FP\_MMX\_TRANS\_\_MASK\_\_PM\_FP\_MMX\_TRANS\_\_TO\_MMX = 0x100, \textcolor{comment}{// From floating-\/point instructions to MMX instructions}}
\DoxyCodeLine{00121         MMX\_ASSIST = 0xcd, \textcolor{comment}{// Number of MMX micro-\/ops executed}}
\DoxyCodeLine{00122         SEG\_RENAME\_STALLS = 0xd4, \textcolor{comment}{// Number of Segment Register Renaming Stalls}}
\DoxyCodeLine{00123         SEG\_RENAME\_STALLS\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_ES = 0x100, \textcolor{comment}{// Segment register ES}}
\DoxyCodeLine{00124         SEG\_RENAME\_STALLS\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_DS = 0x200, \textcolor{comment}{// Segment register DS}}
\DoxyCodeLine{00125         SEG\_RENAME\_STALLS\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_FS = 0x400, \textcolor{comment}{// Segment register FS}}
\DoxyCodeLine{00126         SEG\_RENAME\_STALLS\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_GS = 0x800, \textcolor{comment}{// Segment register GS}}
\DoxyCodeLine{00127         SEG\_REG\_RENAMES = 0xd5, \textcolor{comment}{// Number of Segment Register Renames}}
\DoxyCodeLine{00128         SEG\_REG\_RENAMES\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_ES = 0x100, \textcolor{comment}{// Segment register ES}}
\DoxyCodeLine{00129         SEG\_REG\_RENAMES\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_DS = 0x200, \textcolor{comment}{// Segment register DS}}
\DoxyCodeLine{00130         SEG\_REG\_RENAMES\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_FS = 0x400, \textcolor{comment}{// Segment register FS}}
\DoxyCodeLine{00131         SEG\_REG\_RENAMES\_\_MASK\_\_PM\_SEG\_RENAME\_STALLS\_\_GS = 0x800, \textcolor{comment}{// Segment register GS}}
\DoxyCodeLine{00132         RET\_SEG\_RENAMES = 0xd6, \textcolor{comment}{// Number of segment register rename events retired}}
\DoxyCodeLine{00133         EMON\_KNI\_PREF\_DISPATCHED = 0x7, \textcolor{comment}{// Number of Streaming SIMD extensions prefetch/weakly-\/ordered instructions dispatched (speculative prefetches are included in counting). Pentium III and later}}
\DoxyCodeLine{00134         EMON\_KNI\_PREF\_DISPATCHED\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_NTA = 0x0, \textcolor{comment}{// Prefetch NTA}}
\DoxyCodeLine{00135         EMON\_KNI\_PREF\_DISPATCHED\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_T1 = 0x100, \textcolor{comment}{// Prefetch T1}}
\DoxyCodeLine{00136         EMON\_KNI\_PREF\_DISPATCHED\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_T2 = 0x200, \textcolor{comment}{// Prefetch T2}}
\DoxyCodeLine{00137         EMON\_KNI\_PREF\_DISPATCHED\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_WEAK = 0x300, \textcolor{comment}{// Weakly ordered stores}}
\DoxyCodeLine{00138         EMON\_KNI\_PREF\_MISS = 0x4b, \textcolor{comment}{// Number of prefetch/weakly-\/ordered instructions that miss all caches. Pentium III and later}}
\DoxyCodeLine{00139         EMON\_KNI\_PREF\_MISS\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_NTA = 0x0, \textcolor{comment}{// Prefetch NTA}}
\DoxyCodeLine{00140         EMON\_KNI\_PREF\_MISS\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_T1 = 0x100, \textcolor{comment}{// Prefetch T1}}
\DoxyCodeLine{00141         EMON\_KNI\_PREF\_MISS\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_T2 = 0x200, \textcolor{comment}{// Prefetch T2}}
\DoxyCodeLine{00142         EMON\_KNI\_PREF\_MISS\_\_MASK\_\_PM\_EMON\_KNI\_PREF\_DISPATCHED\_\_WEAK = 0x300, \textcolor{comment}{// Weakly ordered stores}}
\DoxyCodeLine{00143         EMON\_EST\_TRANS = 0x58, \textcolor{comment}{// Number of Enhanced Intel SpeedStep technology transitions}}
\DoxyCodeLine{00144         EMON\_EST\_TRANS\_\_MASK\_\_PM\_EMON\_EST\_TRANS\_\_ALL = 0x0, \textcolor{comment}{// All transitions}}
\DoxyCodeLine{00145         EMON\_EST\_TRANS\_\_MASK\_\_PM\_EMON\_EST\_TRANS\_\_FREQ = 0x200, \textcolor{comment}{// Only frequency transitions}}
\DoxyCodeLine{00146         EMON\_THERMAL\_TRIP = 0x59, \textcolor{comment}{// Duration/occurrences in thermal trip; to count the number of thermal trips; edge detect must be used}}
\DoxyCodeLine{00147         BR\_INST\_EXEC = 0x88, \textcolor{comment}{// Branch instructions executed (not necessarily retired)}}
\DoxyCodeLine{00148         BR\_MISSP\_EXEC = 0x89, \textcolor{comment}{// Branch instructions executed that were mispredicted at execution}}
\DoxyCodeLine{00149         BR\_BAC\_MISSP\_EXEC = 0x8a, \textcolor{comment}{// Branch instructions executed that were mispredicted at Front End (BAC)}}
\DoxyCodeLine{00150         BR\_CND\_EXEC = 0x8b, \textcolor{comment}{// Conditional branch instructions executed}}
\DoxyCodeLine{00151         BR\_CND\_MISSP\_EXEC = 0x8c, \textcolor{comment}{// Conditional branch instructions executed that were mispredicted}}
\DoxyCodeLine{00152         BR\_IND\_EXEC = 0x8d, \textcolor{comment}{// Indirect branch instructions executed}}
\DoxyCodeLine{00153         BR\_IND\_MISSP\_EXEC = 0x8e, \textcolor{comment}{// Indirect branch instructions executed that were mispredicted}}
\DoxyCodeLine{00154         BR\_RET\_EXEC = 0x8f, \textcolor{comment}{// Return branch instructions executed}}
\DoxyCodeLine{00155         BR\_RET\_MISSP\_EXEC = 0x90, \textcolor{comment}{// Return branch instructions executed that were mispredicted at Execution}}
\DoxyCodeLine{00156         BR\_RET\_BAC\_MISSP\_EXEC = 0x91, \textcolor{comment}{// Return branch instructions executed that were mispredicted at Front End (BAC)}}
\DoxyCodeLine{00157         BR\_CALL\_EXEC = 0x92, \textcolor{comment}{// CALL instructions executed}}
\DoxyCodeLine{00158         BR\_CALL\_MISSP\_EXEC = 0x93, \textcolor{comment}{// CALL instructions executed that were mispredicted}}
\DoxyCodeLine{00159         BR\_IND\_CALL\_EXEC = 0x94, \textcolor{comment}{// Indirect CALL instructions executed}}
\DoxyCodeLine{00160         EMON\_SIMD\_INSTR\_RETIRED = 0xce, \textcolor{comment}{// Number of retired MMX instructions}}
\DoxyCodeLine{00161         EMON\_SYNCH\_UOPS = 0xd3, \textcolor{comment}{// Sync micro-\/ops}}
\DoxyCodeLine{00162         EMON\_ESP\_UOPS = 0xd7, \textcolor{comment}{// Total number of micro-\/ops}}
\DoxyCodeLine{00163         EMON\_FUSED\_UOPS\_RET = 0xda, \textcolor{comment}{// Total number of micro-\/ops}}
\DoxyCodeLine{00164         EMON\_FUSED\_UOPS\_RET\_\_MASK\_\_PM\_EMON\_FUSED\_UOPS\_RET\_\_ALL = 0x0, \textcolor{comment}{// All fused micro-\/ops}}
\DoxyCodeLine{00165         EMON\_FUSED\_UOPS\_RET\_\_MASK\_\_PM\_EMON\_FUSED\_UOPS\_RET\_\_LD\_OP = 0x100, \textcolor{comment}{// Only load+Op micro-\/ops}}
\DoxyCodeLine{00166         EMON\_FUSED\_UOPS\_RET\_\_MASK\_\_PM\_EMON\_FUSED\_UOPS\_RET\_\_STD\_STA = 0x200, \textcolor{comment}{// Only std+sta micro-\/ops}}
\DoxyCodeLine{00167         EMON\_UNFUSION = 0xdb, \textcolor{comment}{// Number of unfusion events in the ROB}}
\DoxyCodeLine{00168         EMON\_PREF\_RQSTS\_UP = 0xf0, \textcolor{comment}{// Number of upward prefetches issued}}
\DoxyCodeLine{00169         EMON\_PREF\_RQSTS\_DN = 0xf8, \textcolor{comment}{// Number of downward prefetches issued}}
\DoxyCodeLine{00170         EMON\_SSE\_SSE2\_INST\_RETIRED = 0xd8, \textcolor{comment}{// Streaming SIMD extensions instructions retired}}
\DoxyCodeLine{00171         EMON\_SSE\_SSE2\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE\_PACKED\_SCALAR\_SINGLE = 0x0, \textcolor{comment}{// SSE Packed Single and Scalar Single}}
\DoxyCodeLine{00172         EMON\_SSE\_SSE2\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE\_SCALAR\_SINGLE = 0x100, \textcolor{comment}{// SSE Scalar Single}}
\DoxyCodeLine{00173         EMON\_SSE\_SSE2\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE2\_PACKED\_DOUBLE = 0x200, \textcolor{comment}{// SSE2 Packed Double}}
\DoxyCodeLine{00174         EMON\_SSE\_SSE2\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE2\_SCALAR\_DOUBLE = 0x300, \textcolor{comment}{// SSE2 Scalar Double}}
\DoxyCodeLine{00175         EMON\_SSE\_SSE2\_COMP\_INST\_RETIRED = 0xd9, \textcolor{comment}{// Computational SSE instructions retired}}
\DoxyCodeLine{00176         EMON\_SSE\_SSE2\_COMP\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE\_PACKED\_SCALAR\_SINGLE = 0x0, \textcolor{comment}{// SSE Packed Single and Scalar Single}}
\DoxyCodeLine{00177         EMON\_SSE\_SSE2\_COMP\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE\_SCALAR\_SINGLE = 0x100, \textcolor{comment}{// SSE Scalar Single}}
\DoxyCodeLine{00178         EMON\_SSE\_SSE2\_COMP\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE2\_PACKED\_DOUBLE = 0x200, \textcolor{comment}{// SSE2 Packed Double}}
\DoxyCodeLine{00179         EMON\_SSE\_SSE2\_COMP\_INST\_RETIRED\_\_MASK\_\_PM\_EMON\_SSE\_SSE2\_INST\_RETIRED\_\_SSE2\_SCALAR\_DOUBLE = 0x300, \textcolor{comment}{// SSE2 Scalar Double}}
\DoxyCodeLine{00180         L2\_LD = 0x29, \textcolor{comment}{// Number of L2 data loads}}
\DoxyCodeLine{00181         L2\_LD\_\_MASK\_\_PM\_L2\_LD\_\_I = 0x100, \textcolor{comment}{// Invalid state}}
\DoxyCodeLine{00182         L2\_LD\_\_MASK\_\_PM\_L2\_LD\_\_S = 0x200, \textcolor{comment}{// Shared state}}
\DoxyCodeLine{00183         L2\_LD\_\_MASK\_\_PM\_L2\_LD\_\_E = 0x400, \textcolor{comment}{// Exclusive state}}
\DoxyCodeLine{00184         L2\_LD\_\_MASK\_\_PM\_L2\_LD\_\_M = 0x800, \textcolor{comment}{// Modified state}}
\DoxyCodeLine{00185         L2\_LD\_\_MASK\_\_PM\_L2\_LD\_\_EXCL\_HW\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetched lines}}
\DoxyCodeLine{00186         L2\_LD\_\_MASK\_\_PM\_L2\_LD\_\_ONLY\_HW\_PREFETCH = 0x1000, \textcolor{comment}{// Only hardware prefetched lines}}
\DoxyCodeLine{00187         L2\_LD\_\_MASK\_\_PM\_L2\_LD\_\_NON\_HW\_PREFETCH = 0x2000, \textcolor{comment}{// Non hardware prefetched lines}}
\DoxyCodeLine{00188         L2\_LINES\_IN = 0x24, \textcolor{comment}{// Number of L2 lines allocated}}
\DoxyCodeLine{00189         L2\_LINES\_IN\_\_MASK\_\_PM\_L2\_LD\_\_I = 0x100, \textcolor{comment}{// Invalid state}}
\DoxyCodeLine{00190         L2\_LINES\_IN\_\_MASK\_\_PM\_L2\_LD\_\_S = 0x200, \textcolor{comment}{// Shared state}}
\DoxyCodeLine{00191         L2\_LINES\_IN\_\_MASK\_\_PM\_L2\_LD\_\_E = 0x400, \textcolor{comment}{// Exclusive state}}
\DoxyCodeLine{00192         L2\_LINES\_IN\_\_MASK\_\_PM\_L2\_LD\_\_M = 0x800, \textcolor{comment}{// Modified state}}
\DoxyCodeLine{00193         L2\_LINES\_IN\_\_MASK\_\_PM\_L2\_LD\_\_EXCL\_HW\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetched lines}}
\DoxyCodeLine{00194         L2\_LINES\_IN\_\_MASK\_\_PM\_L2\_LD\_\_ONLY\_HW\_PREFETCH = 0x1000, \textcolor{comment}{// Only hardware prefetched lines}}
\DoxyCodeLine{00195         L2\_LINES\_IN\_\_MASK\_\_PM\_L2\_LD\_\_NON\_HW\_PREFETCH = 0x2000, \textcolor{comment}{// Non hardware prefetched lines}}
\DoxyCodeLine{00196         L2\_LINES\_OUT = 0x26, \textcolor{comment}{// Number of L2 lines evicted}}
\DoxyCodeLine{00197         L2\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_I = 0x100, \textcolor{comment}{// Invalid state}}
\DoxyCodeLine{00198         L2\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_S = 0x200, \textcolor{comment}{// Shared state}}
\DoxyCodeLine{00199         L2\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_E = 0x400, \textcolor{comment}{// Exclusive state}}
\DoxyCodeLine{00200         L2\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_M = 0x800, \textcolor{comment}{// Modified state}}
\DoxyCodeLine{00201         L2\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_EXCL\_HW\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetched lines}}
\DoxyCodeLine{00202         L2\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_ONLY\_HW\_PREFETCH = 0x1000, \textcolor{comment}{// Only hardware prefetched lines}}
\DoxyCodeLine{00203         L2\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_NON\_HW\_PREFETCH = 0x2000, \textcolor{comment}{// Non hardware prefetched lines}}
\DoxyCodeLine{00204         L2\_M\_LINES\_OUT = 0x27, \textcolor{comment}{// Number of L2 M-\/state lines evicted}}
\DoxyCodeLine{00205         L2\_M\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_I = 0x100, \textcolor{comment}{// Invalid state}}
\DoxyCodeLine{00206         L2\_M\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_S = 0x200, \textcolor{comment}{// Shared state}}
\DoxyCodeLine{00207         L2\_M\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_E = 0x400, \textcolor{comment}{// Exclusive state}}
\DoxyCodeLine{00208         L2\_M\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_M = 0x800, \textcolor{comment}{// Modified state}}
\DoxyCodeLine{00209         L2\_M\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_EXCL\_HW\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetched lines}}
\DoxyCodeLine{00210         L2\_M\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_ONLY\_HW\_PREFETCH = 0x1000, \textcolor{comment}{// Only hardware prefetched lines}}
\DoxyCodeLine{00211         L2\_M\_LINES\_OUT\_\_MASK\_\_PM\_L2\_LD\_\_NON\_HW\_PREFETCH = 0x2000, \textcolor{comment}{// Non hardware prefetched lines}}
\DoxyCodeLine{00212         }
\DoxyCodeLine{00213     \};}
\DoxyCodeLine{00214 \};}
\DoxyCodeLine{00215 }
\DoxyCodeLine{00216 \textcolor{keyword}{namespace }pm = optkit::intel::pm;}

\end{DoxyCode}
