TimeQuest Timing Analyzer report for processador
Sun Aug 11 19:49:46 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'
 15. Slow Model Recovery: 'clk'
 16. Slow Model Removal: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk'
 18. Slow Model Minimum Pulse Width: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'
 30. Fast Model Recovery: 'clk'
 31. Fast Model Removal: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; clk                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                         ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load } ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 186.95 MHz ; 186.95 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -4.349 ; -265.965      ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.340  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -0.959 ; -18.028       ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; -0.332 ; -0.984        ;
+---------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.432 ; -1.565        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.039 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -1.627 ; -167.730      ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.349 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.387      ;
; -4.347 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.287      ;
; -4.347 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.287      ;
; -4.347 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.287      ;
; -4.347 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.287      ;
; -4.272 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.211      ;
; -4.272 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.211      ;
; -4.272 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.211      ;
; -4.272 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.211      ;
; -4.259 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.199      ;
; -4.259 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.199      ;
; -4.259 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.199      ;
; -4.259 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.199      ;
; -4.250 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.288      ;
; -4.237 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.177      ;
; -4.237 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.177      ;
; -4.237 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.177      ;
; -4.237 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.096     ; 5.177      ;
; -4.225 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.164      ;
; -4.225 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.164      ;
; -4.225 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.164      ;
; -4.225 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.164      ;
; -4.200 ; datapath:DP|regfile:u1|reg16:rq|Q[0]                                                         ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.238      ;
; -4.191 ; datapath:DP|regfile:u1|reg16:rq|Q[1]                                                         ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.229      ;
; -4.181 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 5.218      ;
; -4.168 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.206      ;
; -4.147 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.086      ;
; -4.147 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.086      ;
; -4.147 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.086      ;
; -4.147 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.086      ;
; -4.105 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.044      ;
; -4.105 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.044      ;
; -4.105 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.044      ;
; -4.105 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.097     ; 5.044      ;
; -4.089 ; datapath:DP|regfile:u1|reg16:rq|Q[5]                                                         ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.125      ;
; -4.082 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 5.119      ;
; -4.069 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.107      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.041 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.983      ;
; -4.032 ; datapath:DP|regfile:u1|reg16:rq|Q[0]                                                         ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 5.069      ;
; -4.023 ; datapath:DP|regfile:u1|reg16:rq|Q[1]                                                         ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; 0.001      ; 5.060      ;
; -4.019 ; datapath:DP|regfile:u1|reg16:rq|Q[0]                                                         ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.057      ;
; -4.010 ; datapath:DP|regfile:u1|reg16:rq|Q[1]                                                         ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.048      ;
; -4.001 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.940      ;
; -4.001 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.940      ;
; -4.001 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.940      ;
; -4.001 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.940      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.938      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.940      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.938      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.938      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.938      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.940      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.940      ;
; -3.998 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.940      ;
; -3.992 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 5.029      ;
; -3.969 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.909      ;
; -3.969 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.909      ;
; -3.969 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.909      ;
; -3.969 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.909      ;
; -3.964 ; datapath:DP|regfile:u1|reg16:rq|Q[2]                                                         ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 5.002      ;
; -3.912 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; 0.002      ; 4.950      ;
; -3.907 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; 0.004      ; 4.947      ;
; -3.900 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.937      ;
; -3.897 ; datapath:DP|regfile:u1|reg16:rq|Q[3]                                                         ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; 0.002      ; 4.935      ;
; -3.895 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.833      ;
; -3.895 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.833      ;
; -3.895 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.833      ;
; -3.895 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.098     ; 4.833      ;
; -3.893 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.930      ;
; -3.889 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.829      ;
; -3.889 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.829      ;
; -3.889 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.829      ;
; -3.889 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.829      ;
; -3.886 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; 0.004      ; 4.926      ;
; -3.886 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; 0.004      ; 4.926      ;
; -3.882 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.821      ;
; -3.882 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.821      ;
; -3.882 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.821      ;
; -3.882 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.821      ;
; -3.861 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; 0.010      ; 4.907      ;
; -3.859 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.088     ; 4.807      ;
; -3.859 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.088     ; 4.807      ;
; -3.859 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.088     ; 4.807      ;
; -3.859 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.088     ; 4.807      ;
; -3.854 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.796      ;
; -3.854 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.796      ;
; -3.854 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.796      ;
; -3.854 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.094     ; 4.796      ;
; -3.843 ; datapath:DP|regfile:u1|reg16:rq|Q[0]                                                         ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.880      ;
; -3.834 ; datapath:DP|regfile:u1|reg16:rq|Q[1]                                                         ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; 0.001      ; 4.871      ;
; -3.830 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[3] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.769      ;
; -3.830 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[3] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.769      ;
; -3.830 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[3] ; clk          ; clk         ; 1.000        ; -0.097     ; 4.769      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'                                                                                                                                     ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                     ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.340 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[1] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500        ; 1.543      ; 0.722      ;
; 0.350 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[2] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500        ; 1.542      ; 0.710      ;
; 0.386 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500        ; 1.542      ; 0.711      ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.959 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 1.915      ;
; -0.922 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 1.952      ;
; -0.919 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 1.955      ;
; -0.852 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[1]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.366      ; 2.030      ;
; -0.849 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[0]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.366      ; 2.033      ;
; -0.798 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.359      ; 2.077      ;
; -0.709 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.359      ; 2.166      ;
; -0.708 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[2]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.366      ; 2.174      ;
; -0.707 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.359      ; 2.168      ;
; -0.684 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.356      ; 2.188      ;
; -0.670 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.364      ; 2.210      ;
; -0.552 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 2.322      ;
; -0.459 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 1.915      ;
; -0.422 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 1.952      ;
; -0.419 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 1.955      ;
; -0.388 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.355      ; 2.483      ;
; -0.388 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.355      ; 2.483      ;
; -0.388 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.355      ; 2.483      ;
; -0.388 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.355      ; 2.483      ;
; -0.388 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.355      ; 2.483      ;
; -0.388 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.355      ; 2.483      ;
; -0.388 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.355      ; 2.483      ;
; -0.374 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 2.500      ;
; -0.352 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[1]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.366      ; 2.030      ;
; -0.349 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[0]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.366      ; 2.033      ;
; -0.342 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[3]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.365      ; 2.539      ;
; -0.342 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[2]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.365      ; 2.539      ;
; -0.342 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[1]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.365      ; 2.539      ;
; -0.342 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[0]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.365      ; 2.539      ;
; -0.336 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[3]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.368      ; 2.548      ;
; -0.322 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.356      ; 2.550      ;
; -0.322 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.356      ; 2.550      ;
; -0.322 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.356      ; 2.550      ;
; -0.322 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.356      ; 2.550      ;
; -0.322 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.356      ; 2.550      ;
; -0.322 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.356      ; 2.550      ;
; -0.298 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.359      ; 2.077      ;
; -0.253 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.359      ; 2.622      ;
; -0.251 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.452      ; 2.685      ;
; -0.251 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.452      ; 2.685      ;
; -0.251 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.452      ; 2.685      ;
; -0.251 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.452      ; 2.685      ;
; -0.209 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.359      ; 2.166      ;
; -0.208 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[2]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.366      ; 2.174      ;
; -0.207 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.359      ; 2.168      ;
; -0.196 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.354      ; 2.674      ;
; -0.196 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.354      ; 2.674      ;
; -0.190 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 2.684      ;
; -0.184 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.356      ; 2.188      ;
; -0.170 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.364      ; 2.210      ;
; -0.134 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.364      ; 2.746      ;
; -0.052 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 2.322      ;
; 0.017  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 2.891      ;
; 0.017  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 2.891      ;
; 0.034  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.358      ; 2.908      ;
; 0.068  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 2.364      ; 2.948      ;
; 0.112  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.355      ; 2.483      ;
; 0.112  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.355      ; 2.483      ;
; 0.112  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.355      ; 2.483      ;
; 0.112  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.355      ; 2.483      ;
; 0.112  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.355      ; 2.483      ;
; 0.112  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.355      ; 2.483      ;
; 0.112  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg2|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.355      ; 2.483      ;
; 0.126  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 2.500      ;
; 0.158  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[3]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.365      ; 2.539      ;
; 0.158  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[2]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.365      ; 2.539      ;
; 0.158  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[1]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.365      ; 2.539      ;
; 0.158  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|temp_address[0]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.365      ; 2.539      ;
; 0.164  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|registradorclr:u4|Q_internal[3]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.368      ; 2.548      ;
; 0.178  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.356      ; 2.550      ;
; 0.178  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.356      ; 2.550      ;
; 0.178  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.356      ; 2.550      ;
; 0.178  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.356      ; 2.550      ;
; 0.178  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.356      ; 2.550      ;
; 0.178  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg0|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.356      ; 2.550      ;
; 0.247  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.359      ; 2.622      ;
; 0.249  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.452      ; 2.685      ;
; 0.249  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.452      ; 2.685      ;
; 0.249  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.452      ; 2.685      ;
; 0.249  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.452      ; 2.685      ;
; 0.304  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.354      ; 2.674      ;
; 0.304  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.354      ; 2.674      ;
; 0.310  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 2.684      ;
; 0.366  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.364      ; 2.746      ;
; 0.503  ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[5]       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Store                                                 ; clk                                         ; clk         ; 0.000        ; 0.234      ; 1.003      ;
; 0.517  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 2.891      ;
; 0.517  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg3|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 2.891      ;
; 0.534  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.358      ; 2.908      ;
; 0.568  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load   ; datapath:DP|regfile:u1|reg16:reg1|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 2.364      ; 2.948      ;
; 0.674  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Fetch  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode                                                ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.940      ;
; 0.736  ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[5]       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.JumpIfZero                                            ; clk                                         ; clk         ; 0.000        ; -0.001     ; 1.001      ;
; 0.879  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.145      ;
; 0.884  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LoadConst                                             ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.150      ;
; 0.885  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.151      ;
; 0.885  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LDAI                                                  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.151      ;
; 0.886  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load                                                  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.152      ;
; 0.897  ; RAM:DMem|temp_address[0]                      ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                         ; clk         ; 0.000        ; 0.087      ; 1.218      ;
; 0.902  ; datapath:DP|regfile:u1|reg16:rp|Q[7]          ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk                                         ; clk         ; 0.000        ; 0.059      ; 1.195      ;
; 0.902  ; datapath:DP|regfile:u1|reg16:rp|Q[2]          ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                         ; clk         ; 0.000        ; 0.059      ; 1.195      ;
; 0.902  ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[12]      ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Store                                                 ; clk                                         ; clk         ; 0.000        ; 0.239      ; 1.407      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                     ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; -0.332 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[2] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; -0.500       ; 1.542      ; 0.710      ;
; -0.331 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; -0.500       ; 1.542      ; 0.711      ;
; -0.321 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[1] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; -0.500       ; 1.543      ; 0.722      ;
+--------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                               ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.432 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[2] ; clk          ; clk         ; 1.000        ; -0.002     ; 1.466      ;
; -0.432 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[1] ; clk          ; clk         ; 1.000        ; -0.002     ; 1.466      ;
; -0.432 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[0] ; clk          ; clk         ; 1.000        ; -0.002     ; 1.466      ;
; -0.269 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 1.305      ;
+--------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.039 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.305      ;
; 1.202 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[2] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.466      ;
; 1.202 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[1] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.466      ;
; 1.202 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[0] ; clk          ; clk         ; 0.000        ; -0.002     ; 1.466      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[0]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[0]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[1]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[1]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[2]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[2]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[3]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[3]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[0]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[0]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[13]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[13]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[5]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[5]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[8]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[8]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Fetch                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Fetch                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.JumpIfZero                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.JumpIfZero                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LDAI                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LDAI                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LoadConst                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LoadConst                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Saltar                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Saltar                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Store                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Store                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[12]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[12]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[13]                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|stateReg.Load|regout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|stateReg.Load|regout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port     ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; ALU_Sel[*]    ; clk                                         ; 6.679 ; 6.679 ; Rise       ; clk                                         ;
;  ALU_Sel[0]   ; clk                                         ; 6.600 ; 6.600 ; Rise       ; clk                                         ;
;  ALU_Sel[1]   ; clk                                         ; 6.679 ; 6.679 ; Rise       ; clk                                         ;
; I_rd          ; clk                                         ; 6.397 ; 6.397 ; Rise       ; clk                                         ;
; RAMOut[*]     ; clk                                         ; 9.861 ; 9.861 ; Rise       ; clk                                         ;
;  RAMOut[0]    ; clk                                         ; 9.762 ; 9.762 ; Rise       ; clk                                         ;
;  RAMOut[1]    ; clk                                         ; 9.421 ; 9.421 ; Rise       ; clk                                         ;
;  RAMOut[2]    ; clk                                         ; 9.591 ; 9.591 ; Rise       ; clk                                         ;
;  RAMOut[3]    ; clk                                         ; 9.473 ; 9.473 ; Rise       ; clk                                         ;
;  RAMOut[4]    ; clk                                         ; 9.473 ; 9.473 ; Rise       ; clk                                         ;
;  RAMOut[5]    ; clk                                         ; 9.861 ; 9.861 ; Rise       ; clk                                         ;
;  RAMOut[6]    ; clk                                         ; 9.629 ; 9.629 ; Rise       ; clk                                         ;
;  RAMOut[7]    ; clk                                         ; 9.647 ; 9.647 ; Rise       ; clk                                         ;
; RAM_addr[*]   ; clk                                         ; 6.964 ; 6.964 ; Rise       ; clk                                         ;
;  RAM_addr[0]  ; clk                                         ; 6.859 ; 6.859 ; Rise       ; clk                                         ;
;  RAM_addr[1]  ; clk                                         ; 6.623 ; 6.623 ; Rise       ; clk                                         ;
;  RAM_addr[2]  ; clk                                         ; 6.696 ; 6.696 ; Rise       ; clk                                         ;
;  RAM_addr[3]  ; clk                                         ; 6.964 ; 6.964 ; Rise       ; clk                                         ;
; RAM_en        ; clk                                         ; 8.359 ; 8.359 ; Rise       ; clk                                         ;
; RAM_rw        ; clk                                         ; 6.615 ; 6.615 ; Rise       ; clk                                         ;
; RF_RPaddr[*]  ; clk                                         ; 8.701 ; 8.701 ; Rise       ; clk                                         ;
;  RF_RPaddr[0] ; clk                                         ; 7.974 ; 7.974 ; Rise       ; clk                                         ;
;  RF_RPaddr[1] ; clk                                         ; 8.701 ; 8.701 ; Rise       ; clk                                         ;
;  RF_RPaddr[2] ; clk                                         ; 7.768 ; 7.768 ; Rise       ; clk                                         ;
; RF_Waddr[*]   ; clk                                         ; 8.294 ; 8.294 ; Rise       ; clk                                         ;
;  RF_Waddr[0]  ; clk                                         ; 8.294 ; 8.294 ; Rise       ; clk                                         ;
;  RF_Waddr[1]  ; clk                                         ; 7.855 ; 7.855 ; Rise       ; clk                                         ;
; dataOut[*]    ; clk                                         ; 6.742 ; 6.742 ; Rise       ; clk                                         ;
;  dataOut[0]   ; clk                                         ; 6.259 ; 6.259 ; Rise       ; clk                                         ;
;  dataOut[1]   ; clk                                         ; 6.708 ; 6.708 ; Rise       ; clk                                         ;
;  dataOut[2]   ; clk                                         ; 6.400 ; 6.400 ; Rise       ; clk                                         ;
;  dataOut[3]   ; clk                                         ; 6.228 ; 6.228 ; Rise       ; clk                                         ;
;  dataOut[4]   ; clk                                         ; 6.274 ; 6.274 ; Rise       ; clk                                         ;
;  dataOut[5]   ; clk                                         ; 6.742 ; 6.742 ; Rise       ; clk                                         ;
;  dataOut[6]   ; clk                                         ; 6.305 ; 6.305 ; Rise       ; clk                                         ;
;  dataOut[7]   ; clk                                         ; 5.941 ; 5.941 ; Rise       ; clk                                         ;
; I_data[*]     ; clk                                         ; 7.443 ; 7.443 ; Fall       ; clk                                         ;
;  I_data[0]    ; clk                                         ; 6.361 ; 6.361 ; Fall       ; clk                                         ;
;  I_data[1]    ; clk                                         ; 7.443 ; 7.443 ; Fall       ; clk                                         ;
;  I_data[2]    ; clk                                         ; 7.049 ; 7.049 ; Fall       ; clk                                         ;
;  I_data[5]    ; clk                                         ; 6.885 ; 6.885 ; Fall       ; clk                                         ;
;  I_data[8]    ; clk                                         ; 6.884 ; 6.884 ; Fall       ; clk                                         ;
;  I_data[9]    ; clk                                         ; 7.433 ; 7.433 ; Fall       ; clk                                         ;
;  I_data[12]   ; clk                                         ; 6.571 ; 6.571 ; Fall       ; clk                                         ;
;  I_data[13]   ; clk                                         ; 6.598 ; 6.598 ; Fall       ; clk                                         ;
;  I_data[14]   ; clk                                         ; 7.153 ; 7.153 ; Fall       ; clk                                         ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 4.844 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 5.327 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 5.327 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 4.888 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 4.844 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 5.327 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 5.327 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 4.888 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port     ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; ALU_Sel[*]    ; clk                                         ; 6.600 ; 6.600 ; Rise       ; clk                                         ;
;  ALU_Sel[0]   ; clk                                         ; 6.600 ; 6.600 ; Rise       ; clk                                         ;
;  ALU_Sel[1]   ; clk                                         ; 6.679 ; 6.679 ; Rise       ; clk                                         ;
; I_rd          ; clk                                         ; 6.397 ; 6.397 ; Rise       ; clk                                         ;
; RAMOut[*]     ; clk                                         ; 9.421 ; 9.421 ; Rise       ; clk                                         ;
;  RAMOut[0]    ; clk                                         ; 9.762 ; 9.762 ; Rise       ; clk                                         ;
;  RAMOut[1]    ; clk                                         ; 9.421 ; 9.421 ; Rise       ; clk                                         ;
;  RAMOut[2]    ; clk                                         ; 9.591 ; 9.591 ; Rise       ; clk                                         ;
;  RAMOut[3]    ; clk                                         ; 9.473 ; 9.473 ; Rise       ; clk                                         ;
;  RAMOut[4]    ; clk                                         ; 9.473 ; 9.473 ; Rise       ; clk                                         ;
;  RAMOut[5]    ; clk                                         ; 9.861 ; 9.861 ; Rise       ; clk                                         ;
;  RAMOut[6]    ; clk                                         ; 9.629 ; 9.629 ; Rise       ; clk                                         ;
;  RAMOut[7]    ; clk                                         ; 9.647 ; 9.647 ; Rise       ; clk                                         ;
; RAM_addr[*]   ; clk                                         ; 6.623 ; 6.623 ; Rise       ; clk                                         ;
;  RAM_addr[0]  ; clk                                         ; 6.859 ; 6.859 ; Rise       ; clk                                         ;
;  RAM_addr[1]  ; clk                                         ; 6.623 ; 6.623 ; Rise       ; clk                                         ;
;  RAM_addr[2]  ; clk                                         ; 6.696 ; 6.696 ; Rise       ; clk                                         ;
;  RAM_addr[3]  ; clk                                         ; 6.964 ; 6.964 ; Rise       ; clk                                         ;
; RAM_en        ; clk                                         ; 7.744 ; 7.744 ; Rise       ; clk                                         ;
; RAM_rw        ; clk                                         ; 6.615 ; 6.615 ; Rise       ; clk                                         ;
; RF_RPaddr[*]  ; clk                                         ; 6.718 ; 6.718 ; Rise       ; clk                                         ;
;  RF_RPaddr[0] ; clk                                         ; 6.718 ; 6.718 ; Rise       ; clk                                         ;
;  RF_RPaddr[1] ; clk                                         ; 7.745 ; 7.745 ; Rise       ; clk                                         ;
;  RF_RPaddr[2] ; clk                                         ; 7.046 ; 7.046 ; Rise       ; clk                                         ;
; RF_Waddr[*]   ; clk                                         ; 7.360 ; 7.360 ; Rise       ; clk                                         ;
;  RF_Waddr[0]  ; clk                                         ; 7.935 ; 7.935 ; Rise       ; clk                                         ;
;  RF_Waddr[1]  ; clk                                         ; 7.360 ; 7.360 ; Rise       ; clk                                         ;
; dataOut[*]    ; clk                                         ; 5.941 ; 5.941 ; Rise       ; clk                                         ;
;  dataOut[0]   ; clk                                         ; 6.259 ; 6.259 ; Rise       ; clk                                         ;
;  dataOut[1]   ; clk                                         ; 6.708 ; 6.708 ; Rise       ; clk                                         ;
;  dataOut[2]   ; clk                                         ; 6.400 ; 6.400 ; Rise       ; clk                                         ;
;  dataOut[3]   ; clk                                         ; 6.228 ; 6.228 ; Rise       ; clk                                         ;
;  dataOut[4]   ; clk                                         ; 6.274 ; 6.274 ; Rise       ; clk                                         ;
;  dataOut[5]   ; clk                                         ; 6.742 ; 6.742 ; Rise       ; clk                                         ;
;  dataOut[6]   ; clk                                         ; 6.305 ; 6.305 ; Rise       ; clk                                         ;
;  dataOut[7]   ; clk                                         ; 5.941 ; 5.941 ; Rise       ; clk                                         ;
; I_data[*]     ; clk                                         ; 6.361 ; 6.361 ; Fall       ; clk                                         ;
;  I_data[0]    ; clk                                         ; 6.361 ; 6.361 ; Fall       ; clk                                         ;
;  I_data[1]    ; clk                                         ; 7.443 ; 7.443 ; Fall       ; clk                                         ;
;  I_data[2]    ; clk                                         ; 7.049 ; 7.049 ; Fall       ; clk                                         ;
;  I_data[5]    ; clk                                         ; 6.885 ; 6.885 ; Fall       ; clk                                         ;
;  I_data[8]    ; clk                                         ; 6.884 ; 6.884 ; Fall       ; clk                                         ;
;  I_data[9]    ; clk                                         ; 7.433 ; 7.433 ; Fall       ; clk                                         ;
;  I_data[12]   ; clk                                         ; 6.571 ; 6.571 ; Fall       ; clk                                         ;
;  I_data[13]   ; clk                                         ; 6.598 ; 6.598 ; Fall       ; clk                                         ;
;  I_data[14]   ; clk                                         ; 7.153 ; 7.153 ; Fall       ; clk                                         ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 4.844 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 4.888 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 5.327 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 4.888 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 4.844 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 4.888 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 5.327 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 4.888 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -2.021 ; -94.640       ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.280  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -0.838 ; -23.934       ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.311  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.216 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.584 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -1.627 ; -167.730      ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.021 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.986      ;
; -2.021 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.986      ;
; -2.021 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.986      ;
; -2.021 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.986      ;
; -2.000 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.964      ;
; -2.000 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.964      ;
; -2.000 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.964      ;
; -2.000 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[5] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.964      ;
; -1.990 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.955      ;
; -1.990 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.955      ;
; -1.990 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.955      ;
; -1.990 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.955      ;
; -1.988 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.953      ;
; -1.988 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.953      ;
; -1.988 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.953      ;
; -1.988 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.953      ;
; -1.984 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.948      ;
; -1.984 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.948      ;
; -1.984 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.948      ;
; -1.984 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[7] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.948      ;
; -1.949 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.913      ;
; -1.949 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.913      ;
; -1.949 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.913      ;
; -1.949 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[4] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.913      ;
; -1.910 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.874      ;
; -1.910 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.874      ;
; -1.910 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.874      ;
; -1.910 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.874      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.871 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg1|Q[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.836      ;
; -1.861 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.825      ;
; -1.861 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.825      ;
; -1.861 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.825      ;
; -1.861 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[1] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.825      ;
; -1.858 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.823      ;
; -1.858 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.823      ;
; -1.858 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.823      ;
; -1.858 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.823      ;
; -1.855 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.820      ;
; -1.855 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.820      ;
; -1.855 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.820      ;
; -1.855 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.820      ;
; -1.825 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.790      ;
; -1.825 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.790      ;
; -1.825 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.790      ;
; -1.825 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.790      ;
; -1.822 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.784      ;
; -1.822 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.784      ;
; -1.822 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.784      ;
; -1.822 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[2] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.784      ;
; -1.815 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.780      ;
; -1.815 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.780      ;
; -1.815 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.780      ;
; -1.815 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg0|Q[2] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.780      ;
; -1.812 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.776      ;
; -1.812 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.776      ;
; -1.812 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.776      ;
; -1.812 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[2] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.776      ;
; -1.795 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.765      ;
; -1.795 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.765      ;
; -1.795 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.765      ;
; -1.795 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg1|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.765      ;
; -1.768 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.733      ;
; -1.768 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.733      ;
; -1.768 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.733      ;
; -1.768 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[1] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.733      ;
; -1.764 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg2|Q[3] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.728      ;
; -1.764 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg2|Q[3] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.728      ;
; -1.764 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg2|Q[3] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.728      ;
; -1.764 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg2|Q[3] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.728      ;
; -1.754 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[3] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.716      ;
; -1.754 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[3] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.716      ;
; -1.754 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[3] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.716      ;
; -1.754 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[3] ; clk          ; clk         ; 1.000        ; -0.070     ; 2.716      ;
; -1.724 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.689      ;
; -1.724 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.689      ;
; -1.724 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.689      ;
; -1.724 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[0] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.689      ;
; -1.703 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg3|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.673      ;
; -1.703 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg3|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.673      ;
; -1.703 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg3|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.673      ;
; -1.703 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg3|Q[6] ; clk          ; clk         ; 1.000        ; -0.062     ; 2.673      ;
; -1.657 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg1|Q[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.623      ;
; -1.657 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg1|Q[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.623      ;
; -1.657 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg1|Q[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.623      ;
; -1.657 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg1|Q[3] ; clk          ; clk         ; 1.000        ; -0.066     ; 2.623      ;
; -1.644 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg1|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.609      ;
; -1.644 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg1|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.609      ;
; -1.644 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg1|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.609      ;
; -1.644 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg1|Q[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.609      ;
; -1.518 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; datapath:DP|regfile:u1|reg16:reg1|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.483      ;
; -1.518 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; datapath:DP|regfile:u1|reg16:reg1|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.483      ;
; -1.518 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; datapath:DP|regfile:u1|reg16:reg1|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.483      ;
; -1.518 ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; datapath:DP|regfile:u1|reg16:reg1|Q[5] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.483      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'                                                                                                                                     ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                     ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.280 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[1] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500        ; 0.542      ; 0.358      ;
; 0.284 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[2] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500        ; 0.541      ; 0.352      ;
; 0.297 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.500        ; 0.541      ; 0.353      ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                      ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.838 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 0.884      ;
; -0.827 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 0.895      ;
; -0.824 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 0.898      ;
; -0.797 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[1]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.437      ; 0.933      ;
; -0.795 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[0]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.437      ; 0.935      ;
; -0.768 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.430      ; 0.955      ;
; -0.730 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.430      ; 0.993      ;
; -0.729 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.430      ; 0.994      ;
; -0.722 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[2]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.437      ; 1.008      ;
; -0.721 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.001      ;
; -0.695 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.434      ; 1.032      ;
; -0.667 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.055      ;
; -0.570 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.152      ;
; -0.513 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.430      ; 1.210      ;
; -0.499 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.428      ; 1.222      ;
; -0.499 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.428      ; 1.222      ;
; -0.499 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.428      ; 1.222      ;
; -0.499 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.428      ; 1.222      ;
; -0.499 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.428      ; 1.222      ;
; -0.499 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.428      ; 1.222      ;
; -0.499 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.428      ; 1.222      ;
; -0.487 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.235      ;
; -0.486 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.236      ;
; -0.486 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.236      ;
; -0.486 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.236      ;
; -0.486 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.236      ;
; -0.486 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.236      ;
; -0.486 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.236      ;
; -0.483 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[3]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.436      ; 1.246      ;
; -0.483 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[2]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.436      ; 1.246      ;
; -0.483 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[1]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.436      ; 1.246      ;
; -0.483 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[0]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.436      ; 1.246      ;
; -0.467 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[3]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.438      ; 1.264      ;
; -0.447 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.434      ; 1.280      ;
; -0.444 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.496      ; 1.331      ;
; -0.444 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.496      ; 1.331      ;
; -0.444 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.496      ; 1.331      ;
; -0.444 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.496      ; 1.331      ;
; -0.416 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.426      ; 1.303      ;
; -0.393 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.426      ; 1.326      ;
; -0.376 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.346      ;
; -0.355 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.434      ; 1.372      ;
; -0.340 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.382      ;
; -0.340 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; 0.000        ; 1.429      ; 1.382      ;
; -0.338 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 0.884      ;
; -0.327 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 0.895      ;
; -0.324 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 0.898      ;
; -0.297 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[1]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.437      ; 0.933      ;
; -0.295 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[0]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.437      ; 0.935      ;
; -0.268 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.430      ; 0.955      ;
; -0.230 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.430      ; 0.993      ;
; -0.229 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.430      ; 0.994      ;
; -0.222 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[2]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.437      ; 1.008      ;
; -0.221 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.001      ;
; -0.195 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.434      ; 1.032      ;
; -0.167 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.055      ;
; -0.070 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.152      ;
; -0.013 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.430      ; 1.210      ;
; 0.001  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.428      ; 1.222      ;
; 0.001  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.428      ; 1.222      ;
; 0.001  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.428      ; 1.222      ;
; 0.001  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.428      ; 1.222      ;
; 0.001  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.428      ; 1.222      ;
; 0.001  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.428      ; 1.222      ;
; 0.001  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg2|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.428      ; 1.222      ;
; 0.013  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.235      ;
; 0.014  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[0]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.236      ;
; 0.014  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.236      ;
; 0.014  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.236      ;
; 0.014  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[5]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.236      ;
; 0.014  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.236      ;
; 0.014  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg0|Q[7]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.236      ;
; 0.017  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[3]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.436      ; 1.246      ;
; 0.017  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[2]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.436      ; 1.246      ;
; 0.017  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[1]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.436      ; 1.246      ;
; 0.017  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|temp_address[0]                                                                     ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.436      ; 1.246      ;
; 0.033  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|registradorclr:u4|Q_internal[3]                                                  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.438      ; 1.264      ;
; 0.053  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.434      ; 1.280      ;
; 0.056  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.496      ; 1.331      ;
; 0.056  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.496      ; 1.331      ;
; 0.056  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.496      ; 1.331      ;
; 0.056  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.496      ; 1.331      ;
; 0.084  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[3]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.426      ; 1.303      ;
; 0.107  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[2]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.426      ; 1.326      ;
; 0.124  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[1]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.346      ;
; 0.145  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[6]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.434      ; 1.372      ;
; 0.160  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg3|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.382      ;
; 0.160  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load     ; datapath:DP|regfile:u1|reg16:reg1|Q[4]                                                       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk         ; -0.500       ; 1.429      ; 1.382      ;
; 0.333  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Fetch    ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode                                                ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.338  ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[5]         ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.JumpIfZero                                            ; clk                                         ; clk         ; 0.000        ; -0.001     ; 0.489      ;
; 0.356  ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[5]         ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Store                                                 ; clk                                         ; clk         ; 0.000        ; -0.018     ; 0.490      ;
; 0.382  ; datapath:DP|regfile:u1|reg16:rp|Q[2]            ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk                                         ; clk         ; 0.000        ; 0.057      ; 0.577      ;
; 0.387  ; datapath:DP|regfile:u1|reg16:rp|Q[7]            ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk                                         ; clk         ; 0.000        ; 0.057      ; 0.582      ;
; 0.388  ; datapath:DP|regfile:u1|reg16:rp|Q[0]            ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                         ; clk         ; 0.000        ; 0.057      ; 0.583      ;
; 0.391  ; datapath:DP|regfile:u1|reg16:rp|Q[4]            ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk                                         ; clk         ; 0.000        ; 0.057      ; 0.586      ;
; 0.403  ; datapath:DP|regfile:u1|reg16:rp|Q[3]            ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk                                         ; clk         ; 0.000        ; 0.057      ; 0.598      ;
; 0.405  ; datapath:DP|regfile:u1|reg16:rp|Q[5]            ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk                                         ; clk         ; 0.000        ; 0.063      ; 0.606      ;
; 0.405  ; RAM:DMem|temp_address[0]                        ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                         ; clk         ; 0.000        ; 0.060      ; 0.603      ;
; 0.414  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract ; datapath:DP|regfile:u1|reg16:rq|Q[7]                                                         ; clk                                         ; clk         ; 0.000        ; -0.001     ; 0.565      ;
; 0.415  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract ; datapath:DP|regfile:u1|reg16:rq|Q[0]                                                         ; clk                                         ; clk         ; 0.000        ; -0.001     ; 0.566      ;
+--------+-------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                     ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.311 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[2] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; -0.500       ; 0.541      ; 0.352      ;
; 0.312 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; -0.500       ; 0.541      ; 0.353      ;
; 0.316 ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[1] ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ; clk          ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; -0.500       ; 0.542      ; 0.358      ;
+-------+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                              ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.216 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[2] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.815      ;
; 0.216 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[1] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.815      ;
; 0.216 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[0] ; clk          ; clk         ; 1.000        ; -0.001     ; 0.815      ;
; 0.296 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 0.736      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.584 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.736      ;
; 0.664 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[2] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.815      ;
; 0.664 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[1] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.815      ;
; 0.664 ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init ; datapath:DP|registradorclr:u4|Q_internal[0] ; clk          ; clk         ; 0.000        ; -0.001     ; 0.815      ;
+-------+---------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[0]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[0]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[1]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[1]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[2]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[2]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; RAM:DMem|temp_address[3]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; RAM:DMem|temp_address[3]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[0]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[0]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[12]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[13]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[13]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[1]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[2]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[5]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[5]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; ROM:InstMem|data_output[8]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; ROM:InstMem|data_output[8]                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Add                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Decode                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Fetch                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Fetch                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Init                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.JumpIfZero                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.JumpIfZero                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LDAI                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LDAI                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LoadConst                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.LoadConst                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Saltar                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Saltar                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Store                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Store                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Subtract                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[0]                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[12]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[12]                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; ctrl_unt:CtrlU|IR:Instruction|IR_reg[13]                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load'                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|D_addr~0|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[0]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[1]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|LoadArmOff[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|stateReg.Load|regout             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Rise       ; CtrlU|Ctrl|stateReg.Load|regout             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|LoadArmOff[2] ;
+-------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port     ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; ALU_Sel[*]    ; clk                                         ; 3.729 ; 3.729 ; Rise       ; clk                                         ;
;  ALU_Sel[0]   ; clk                                         ; 3.679 ; 3.679 ; Rise       ; clk                                         ;
;  ALU_Sel[1]   ; clk                                         ; 3.729 ; 3.729 ; Rise       ; clk                                         ;
; I_rd          ; clk                                         ; 3.592 ; 3.592 ; Rise       ; clk                                         ;
; RAMOut[*]     ; clk                                         ; 5.758 ; 5.758 ; Rise       ; clk                                         ;
;  RAMOut[0]    ; clk                                         ; 5.663 ; 5.663 ; Rise       ; clk                                         ;
;  RAMOut[1]    ; clk                                         ; 5.549 ; 5.549 ; Rise       ; clk                                         ;
;  RAMOut[2]    ; clk                                         ; 5.624 ; 5.624 ; Rise       ; clk                                         ;
;  RAMOut[3]    ; clk                                         ; 5.572 ; 5.572 ; Rise       ; clk                                         ;
;  RAMOut[4]    ; clk                                         ; 5.516 ; 5.516 ; Rise       ; clk                                         ;
;  RAMOut[5]    ; clk                                         ; 5.758 ; 5.758 ; Rise       ; clk                                         ;
;  RAMOut[6]    ; clk                                         ; 5.647 ; 5.647 ; Rise       ; clk                                         ;
;  RAMOut[7]    ; clk                                         ; 5.653 ; 5.653 ; Rise       ; clk                                         ;
; RAM_addr[*]   ; clk                                         ; 3.851 ; 3.851 ; Rise       ; clk                                         ;
;  RAM_addr[0]  ; clk                                         ; 3.796 ; 3.796 ; Rise       ; clk                                         ;
;  RAM_addr[1]  ; clk                                         ; 3.707 ; 3.707 ; Rise       ; clk                                         ;
;  RAM_addr[2]  ; clk                                         ; 3.675 ; 3.675 ; Rise       ; clk                                         ;
;  RAM_addr[3]  ; clk                                         ; 3.851 ; 3.851 ; Rise       ; clk                                         ;
; RAM_en        ; clk                                         ; 4.312 ; 4.312 ; Rise       ; clk                                         ;
; RAM_rw        ; clk                                         ; 3.570 ; 3.570 ; Rise       ; clk                                         ;
; RF_RPaddr[*]  ; clk                                         ; 4.557 ; 4.557 ; Rise       ; clk                                         ;
;  RF_RPaddr[0] ; clk                                         ; 4.232 ; 4.232 ; Rise       ; clk                                         ;
;  RF_RPaddr[1] ; clk                                         ; 4.557 ; 4.557 ; Rise       ; clk                                         ;
;  RF_RPaddr[2] ; clk                                         ; 4.166 ; 4.166 ; Rise       ; clk                                         ;
; RF_Waddr[*]   ; clk                                         ; 4.442 ; 4.442 ; Rise       ; clk                                         ;
;  RF_Waddr[0]  ; clk                                         ; 4.442 ; 4.442 ; Rise       ; clk                                         ;
;  RF_Waddr[1]  ; clk                                         ; 4.220 ; 4.220 ; Rise       ; clk                                         ;
; dataOut[*]    ; clk                                         ; 3.707 ; 3.707 ; Rise       ; clk                                         ;
;  dataOut[0]   ; clk                                         ; 3.477 ; 3.477 ; Rise       ; clk                                         ;
;  dataOut[1]   ; clk                                         ; 3.671 ; 3.671 ; Rise       ; clk                                         ;
;  dataOut[2]   ; clk                                         ; 3.597 ; 3.597 ; Rise       ; clk                                         ;
;  dataOut[3]   ; clk                                         ; 3.456 ; 3.456 ; Rise       ; clk                                         ;
;  dataOut[4]   ; clk                                         ; 3.482 ; 3.482 ; Rise       ; clk                                         ;
;  dataOut[5]   ; clk                                         ; 3.707 ; 3.707 ; Rise       ; clk                                         ;
;  dataOut[6]   ; clk                                         ; 3.509 ; 3.509 ; Rise       ; clk                                         ;
;  dataOut[7]   ; clk                                         ; 3.326 ; 3.326 ; Rise       ; clk                                         ;
; I_data[*]     ; clk                                         ; 4.069 ; 4.069 ; Fall       ; clk                                         ;
;  I_data[0]    ; clk                                         ; 3.576 ; 3.576 ; Fall       ; clk                                         ;
;  I_data[1]    ; clk                                         ; 4.069 ; 4.069 ; Fall       ; clk                                         ;
;  I_data[2]    ; clk                                         ; 3.890 ; 3.890 ; Fall       ; clk                                         ;
;  I_data[5]    ; clk                                         ; 3.817 ; 3.817 ; Fall       ; clk                                         ;
;  I_data[8]    ; clk                                         ; 3.822 ; 3.822 ; Fall       ; clk                                         ;
;  I_data[9]    ; clk                                         ; 4.059 ; 4.059 ; Fall       ; clk                                         ;
;  I_data[12]   ; clk                                         ; 3.663 ; 3.663 ; Fall       ; clk                                         ;
;  I_data[13]   ; clk                                         ; 3.682 ; 3.682 ; Fall       ; clk                                         ;
;  I_data[14]   ; clk                                         ; 3.948 ; 3.948 ; Fall       ; clk                                         ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.448 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.721 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.721 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.499 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.448 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.721 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.721 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.499 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port     ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; ALU_Sel[*]    ; clk                                         ; 3.679 ; 3.679 ; Rise       ; clk                                         ;
;  ALU_Sel[0]   ; clk                                         ; 3.679 ; 3.679 ; Rise       ; clk                                         ;
;  ALU_Sel[1]   ; clk                                         ; 3.729 ; 3.729 ; Rise       ; clk                                         ;
; I_rd          ; clk                                         ; 3.592 ; 3.592 ; Rise       ; clk                                         ;
; RAMOut[*]     ; clk                                         ; 5.516 ; 5.516 ; Rise       ; clk                                         ;
;  RAMOut[0]    ; clk                                         ; 5.663 ; 5.663 ; Rise       ; clk                                         ;
;  RAMOut[1]    ; clk                                         ; 5.549 ; 5.549 ; Rise       ; clk                                         ;
;  RAMOut[2]    ; clk                                         ; 5.624 ; 5.624 ; Rise       ; clk                                         ;
;  RAMOut[3]    ; clk                                         ; 5.572 ; 5.572 ; Rise       ; clk                                         ;
;  RAMOut[4]    ; clk                                         ; 5.516 ; 5.516 ; Rise       ; clk                                         ;
;  RAMOut[5]    ; clk                                         ; 5.758 ; 5.758 ; Rise       ; clk                                         ;
;  RAMOut[6]    ; clk                                         ; 5.647 ; 5.647 ; Rise       ; clk                                         ;
;  RAMOut[7]    ; clk                                         ; 5.653 ; 5.653 ; Rise       ; clk                                         ;
; RAM_addr[*]   ; clk                                         ; 3.675 ; 3.675 ; Rise       ; clk                                         ;
;  RAM_addr[0]  ; clk                                         ; 3.796 ; 3.796 ; Rise       ; clk                                         ;
;  RAM_addr[1]  ; clk                                         ; 3.707 ; 3.707 ; Rise       ; clk                                         ;
;  RAM_addr[2]  ; clk                                         ; 3.675 ; 3.675 ; Rise       ; clk                                         ;
;  RAM_addr[3]  ; clk                                         ; 3.851 ; 3.851 ; Rise       ; clk                                         ;
; RAM_en        ; clk                                         ; 4.143 ; 4.143 ; Rise       ; clk                                         ;
; RAM_rw        ; clk                                         ; 3.570 ; 3.570 ; Rise       ; clk                                         ;
; RF_RPaddr[*]  ; clk                                         ; 3.704 ; 3.704 ; Rise       ; clk                                         ;
;  RF_RPaddr[0] ; clk                                         ; 3.704 ; 3.704 ; Rise       ; clk                                         ;
;  RF_RPaddr[1] ; clk                                         ; 4.138 ; 4.138 ; Rise       ; clk                                         ;
;  RF_RPaddr[2] ; clk                                         ; 3.813 ; 3.813 ; Rise       ; clk                                         ;
; RF_Waddr[*]   ; clk                                         ; 4.018 ; 4.018 ; Rise       ; clk                                         ;
;  RF_Waddr[0]  ; clk                                         ; 4.305 ; 4.305 ; Rise       ; clk                                         ;
;  RF_Waddr[1]  ; clk                                         ; 4.018 ; 4.018 ; Rise       ; clk                                         ;
; dataOut[*]    ; clk                                         ; 3.326 ; 3.326 ; Rise       ; clk                                         ;
;  dataOut[0]   ; clk                                         ; 3.477 ; 3.477 ; Rise       ; clk                                         ;
;  dataOut[1]   ; clk                                         ; 3.671 ; 3.671 ; Rise       ; clk                                         ;
;  dataOut[2]   ; clk                                         ; 3.597 ; 3.597 ; Rise       ; clk                                         ;
;  dataOut[3]   ; clk                                         ; 3.456 ; 3.456 ; Rise       ; clk                                         ;
;  dataOut[4]   ; clk                                         ; 3.482 ; 3.482 ; Rise       ; clk                                         ;
;  dataOut[5]   ; clk                                         ; 3.707 ; 3.707 ; Rise       ; clk                                         ;
;  dataOut[6]   ; clk                                         ; 3.509 ; 3.509 ; Rise       ; clk                                         ;
;  dataOut[7]   ; clk                                         ; 3.326 ; 3.326 ; Rise       ; clk                                         ;
; I_data[*]     ; clk                                         ; 3.576 ; 3.576 ; Fall       ; clk                                         ;
;  I_data[0]    ; clk                                         ; 3.576 ; 3.576 ; Fall       ; clk                                         ;
;  I_data[1]    ; clk                                         ; 4.069 ; 4.069 ; Fall       ; clk                                         ;
;  I_data[2]    ; clk                                         ; 3.890 ; 3.890 ; Fall       ; clk                                         ;
;  I_data[5]    ; clk                                         ; 3.817 ; 3.817 ; Fall       ; clk                                         ;
;  I_data[8]    ; clk                                         ; 3.822 ; 3.822 ; Fall       ; clk                                         ;
;  I_data[9]    ; clk                                         ; 4.059 ; 4.059 ; Fall       ; clk                                         ;
;  I_data[12]   ; clk                                         ; 3.663 ; 3.663 ; Fall       ; clk                                         ;
;  I_data[13]   ; clk                                         ; 3.682 ; 3.682 ; Fall       ; clk                                         ;
;  I_data[14]   ; clk                                         ; 3.948 ; 3.948 ; Fall       ; clk                                         ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.448 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.499 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.721 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.499 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.448 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.499 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.721 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.499 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -4.349   ; -0.959  ; -0.432   ; 0.584   ; -1.627              ;
;  clk                                         ; -4.349   ; -0.959  ; -0.432   ; 0.584   ; -1.627              ;
;  ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.280    ; -0.332  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                              ; -265.965 ; -23.934 ; -1.565   ; 0.0     ; -167.73             ;
;  clk                                         ; -265.965 ; -23.934 ; -1.565   ; 0.000   ; -167.730            ;
;  ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0.000    ; -0.984  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port     ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; ALU_Sel[*]    ; clk                                         ; 6.679 ; 6.679 ; Rise       ; clk                                         ;
;  ALU_Sel[0]   ; clk                                         ; 6.600 ; 6.600 ; Rise       ; clk                                         ;
;  ALU_Sel[1]   ; clk                                         ; 6.679 ; 6.679 ; Rise       ; clk                                         ;
; I_rd          ; clk                                         ; 6.397 ; 6.397 ; Rise       ; clk                                         ;
; RAMOut[*]     ; clk                                         ; 9.861 ; 9.861 ; Rise       ; clk                                         ;
;  RAMOut[0]    ; clk                                         ; 9.762 ; 9.762 ; Rise       ; clk                                         ;
;  RAMOut[1]    ; clk                                         ; 9.421 ; 9.421 ; Rise       ; clk                                         ;
;  RAMOut[2]    ; clk                                         ; 9.591 ; 9.591 ; Rise       ; clk                                         ;
;  RAMOut[3]    ; clk                                         ; 9.473 ; 9.473 ; Rise       ; clk                                         ;
;  RAMOut[4]    ; clk                                         ; 9.473 ; 9.473 ; Rise       ; clk                                         ;
;  RAMOut[5]    ; clk                                         ; 9.861 ; 9.861 ; Rise       ; clk                                         ;
;  RAMOut[6]    ; clk                                         ; 9.629 ; 9.629 ; Rise       ; clk                                         ;
;  RAMOut[7]    ; clk                                         ; 9.647 ; 9.647 ; Rise       ; clk                                         ;
; RAM_addr[*]   ; clk                                         ; 6.964 ; 6.964 ; Rise       ; clk                                         ;
;  RAM_addr[0]  ; clk                                         ; 6.859 ; 6.859 ; Rise       ; clk                                         ;
;  RAM_addr[1]  ; clk                                         ; 6.623 ; 6.623 ; Rise       ; clk                                         ;
;  RAM_addr[2]  ; clk                                         ; 6.696 ; 6.696 ; Rise       ; clk                                         ;
;  RAM_addr[3]  ; clk                                         ; 6.964 ; 6.964 ; Rise       ; clk                                         ;
; RAM_en        ; clk                                         ; 8.359 ; 8.359 ; Rise       ; clk                                         ;
; RAM_rw        ; clk                                         ; 6.615 ; 6.615 ; Rise       ; clk                                         ;
; RF_RPaddr[*]  ; clk                                         ; 8.701 ; 8.701 ; Rise       ; clk                                         ;
;  RF_RPaddr[0] ; clk                                         ; 7.974 ; 7.974 ; Rise       ; clk                                         ;
;  RF_RPaddr[1] ; clk                                         ; 8.701 ; 8.701 ; Rise       ; clk                                         ;
;  RF_RPaddr[2] ; clk                                         ; 7.768 ; 7.768 ; Rise       ; clk                                         ;
; RF_Waddr[*]   ; clk                                         ; 8.294 ; 8.294 ; Rise       ; clk                                         ;
;  RF_Waddr[0]  ; clk                                         ; 8.294 ; 8.294 ; Rise       ; clk                                         ;
;  RF_Waddr[1]  ; clk                                         ; 7.855 ; 7.855 ; Rise       ; clk                                         ;
; dataOut[*]    ; clk                                         ; 6.742 ; 6.742 ; Rise       ; clk                                         ;
;  dataOut[0]   ; clk                                         ; 6.259 ; 6.259 ; Rise       ; clk                                         ;
;  dataOut[1]   ; clk                                         ; 6.708 ; 6.708 ; Rise       ; clk                                         ;
;  dataOut[2]   ; clk                                         ; 6.400 ; 6.400 ; Rise       ; clk                                         ;
;  dataOut[3]   ; clk                                         ; 6.228 ; 6.228 ; Rise       ; clk                                         ;
;  dataOut[4]   ; clk                                         ; 6.274 ; 6.274 ; Rise       ; clk                                         ;
;  dataOut[5]   ; clk                                         ; 6.742 ; 6.742 ; Rise       ; clk                                         ;
;  dataOut[6]   ; clk                                         ; 6.305 ; 6.305 ; Rise       ; clk                                         ;
;  dataOut[7]   ; clk                                         ; 5.941 ; 5.941 ; Rise       ; clk                                         ;
; I_data[*]     ; clk                                         ; 7.443 ; 7.443 ; Fall       ; clk                                         ;
;  I_data[0]    ; clk                                         ; 6.361 ; 6.361 ; Fall       ; clk                                         ;
;  I_data[1]    ; clk                                         ; 7.443 ; 7.443 ; Fall       ; clk                                         ;
;  I_data[2]    ; clk                                         ; 7.049 ; 7.049 ; Fall       ; clk                                         ;
;  I_data[5]    ; clk                                         ; 6.885 ; 6.885 ; Fall       ; clk                                         ;
;  I_data[8]    ; clk                                         ; 6.884 ; 6.884 ; Fall       ; clk                                         ;
;  I_data[9]    ; clk                                         ; 7.433 ; 7.433 ; Fall       ; clk                                         ;
;  I_data[12]   ; clk                                         ; 6.571 ; 6.571 ; Fall       ; clk                                         ;
;  I_data[13]   ; clk                                         ; 6.598 ; 6.598 ; Fall       ; clk                                         ;
;  I_data[14]   ; clk                                         ; 7.153 ; 7.153 ; Fall       ; clk                                         ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 4.844 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 5.327 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 5.327 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 4.888 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 4.844 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 5.327 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 5.327 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 4.888 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port     ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; ALU_Sel[*]    ; clk                                         ; 3.679 ; 3.679 ; Rise       ; clk                                         ;
;  ALU_Sel[0]   ; clk                                         ; 3.679 ; 3.679 ; Rise       ; clk                                         ;
;  ALU_Sel[1]   ; clk                                         ; 3.729 ; 3.729 ; Rise       ; clk                                         ;
; I_rd          ; clk                                         ; 3.592 ; 3.592 ; Rise       ; clk                                         ;
; RAMOut[*]     ; clk                                         ; 5.516 ; 5.516 ; Rise       ; clk                                         ;
;  RAMOut[0]    ; clk                                         ; 5.663 ; 5.663 ; Rise       ; clk                                         ;
;  RAMOut[1]    ; clk                                         ; 5.549 ; 5.549 ; Rise       ; clk                                         ;
;  RAMOut[2]    ; clk                                         ; 5.624 ; 5.624 ; Rise       ; clk                                         ;
;  RAMOut[3]    ; clk                                         ; 5.572 ; 5.572 ; Rise       ; clk                                         ;
;  RAMOut[4]    ; clk                                         ; 5.516 ; 5.516 ; Rise       ; clk                                         ;
;  RAMOut[5]    ; clk                                         ; 5.758 ; 5.758 ; Rise       ; clk                                         ;
;  RAMOut[6]    ; clk                                         ; 5.647 ; 5.647 ; Rise       ; clk                                         ;
;  RAMOut[7]    ; clk                                         ; 5.653 ; 5.653 ; Rise       ; clk                                         ;
; RAM_addr[*]   ; clk                                         ; 3.675 ; 3.675 ; Rise       ; clk                                         ;
;  RAM_addr[0]  ; clk                                         ; 3.796 ; 3.796 ; Rise       ; clk                                         ;
;  RAM_addr[1]  ; clk                                         ; 3.707 ; 3.707 ; Rise       ; clk                                         ;
;  RAM_addr[2]  ; clk                                         ; 3.675 ; 3.675 ; Rise       ; clk                                         ;
;  RAM_addr[3]  ; clk                                         ; 3.851 ; 3.851 ; Rise       ; clk                                         ;
; RAM_en        ; clk                                         ; 4.143 ; 4.143 ; Rise       ; clk                                         ;
; RAM_rw        ; clk                                         ; 3.570 ; 3.570 ; Rise       ; clk                                         ;
; RF_RPaddr[*]  ; clk                                         ; 3.704 ; 3.704 ; Rise       ; clk                                         ;
;  RF_RPaddr[0] ; clk                                         ; 3.704 ; 3.704 ; Rise       ; clk                                         ;
;  RF_RPaddr[1] ; clk                                         ; 4.138 ; 4.138 ; Rise       ; clk                                         ;
;  RF_RPaddr[2] ; clk                                         ; 3.813 ; 3.813 ; Rise       ; clk                                         ;
; RF_Waddr[*]   ; clk                                         ; 4.018 ; 4.018 ; Rise       ; clk                                         ;
;  RF_Waddr[0]  ; clk                                         ; 4.305 ; 4.305 ; Rise       ; clk                                         ;
;  RF_Waddr[1]  ; clk                                         ; 4.018 ; 4.018 ; Rise       ; clk                                         ;
; dataOut[*]    ; clk                                         ; 3.326 ; 3.326 ; Rise       ; clk                                         ;
;  dataOut[0]   ; clk                                         ; 3.477 ; 3.477 ; Rise       ; clk                                         ;
;  dataOut[1]   ; clk                                         ; 3.671 ; 3.671 ; Rise       ; clk                                         ;
;  dataOut[2]   ; clk                                         ; 3.597 ; 3.597 ; Rise       ; clk                                         ;
;  dataOut[3]   ; clk                                         ; 3.456 ; 3.456 ; Rise       ; clk                                         ;
;  dataOut[4]   ; clk                                         ; 3.482 ; 3.482 ; Rise       ; clk                                         ;
;  dataOut[5]   ; clk                                         ; 3.707 ; 3.707 ; Rise       ; clk                                         ;
;  dataOut[6]   ; clk                                         ; 3.509 ; 3.509 ; Rise       ; clk                                         ;
;  dataOut[7]   ; clk                                         ; 3.326 ; 3.326 ; Rise       ; clk                                         ;
; I_data[*]     ; clk                                         ; 3.576 ; 3.576 ; Fall       ; clk                                         ;
;  I_data[0]    ; clk                                         ; 3.576 ; 3.576 ; Fall       ; clk                                         ;
;  I_data[1]    ; clk                                         ; 4.069 ; 4.069 ; Fall       ; clk                                         ;
;  I_data[2]    ; clk                                         ; 3.890 ; 3.890 ; Fall       ; clk                                         ;
;  I_data[5]    ; clk                                         ; 3.817 ; 3.817 ; Fall       ; clk                                         ;
;  I_data[8]    ; clk                                         ; 3.822 ; 3.822 ; Fall       ; clk                                         ;
;  I_data[9]    ; clk                                         ; 4.059 ; 4.059 ; Fall       ; clk                                         ;
;  I_data[12]   ; clk                                         ; 3.663 ; 3.663 ; Fall       ; clk                                         ;
;  I_data[13]   ; clk                                         ; 3.682 ; 3.682 ; Fall       ; clk                                         ;
;  I_data[14]   ; clk                                         ; 3.948 ; 3.948 ; Fall       ; clk                                         ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.448 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.499 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.721 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 2.499 ;       ; Rise       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RAM_en        ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.448 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
; RF_Waddr[*]   ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.499 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[0]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.721 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
;  RF_Waddr[1]  ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;       ; 2.499 ; Fall       ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ;
+---------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 1825     ; 7        ; 34       ; 0        ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk                                         ; 143      ; 146      ; 0        ; 0        ;
; clk                                         ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0        ; 0        ; 3        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 1825     ; 7        ; 34       ; 0        ;
; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; clk                                         ; 143      ; 146      ; 0        ; 0        ;
; clk                                         ; ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ; 0        ; 0        ; 3        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Aug 11 19:49:45 2024
Info: Command: quartus_sta processador -c processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.349      -265.965 clk 
    Info (332119):     0.340         0.000 ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load 
Info (332146): Worst-case hold slack is -0.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.959       -18.028 clk 
    Info (332119):    -0.332        -0.984 ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load 
Info (332146): Worst-case recovery slack is -0.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.432        -1.565 clk 
Info (332146): Worst-case removal slack is 1.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.039         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -167.730 clk 
    Info (332119):     0.500         0.000 ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.021
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.021       -94.640 clk 
    Info (332119):     0.280         0.000 ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load 
Info (332146): Worst-case hold slack is -0.838
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.838       -23.934 clk 
    Info (332119):     0.311         0.000 ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load 
Info (332146): Worst-case recovery slack is 0.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.216         0.000 clk 
Info (332146): Worst-case removal slack is 0.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.584         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -167.730 clk 
    Info (332119):     0.500         0.000 ctrl_unt:CtrlU|Controler:Ctrl|stateReg.Load 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4538 megabytes
    Info: Processing ended: Sun Aug 11 19:49:46 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


