Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 15:40:34 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.176        0.000                      0                 1575        0.024        0.000                      0                 1575       48.750        0.000                       0                   588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.176        0.000                      0                 1571        0.024        0.000                      0                 1571       48.750        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.712        0.000                      0                    4        0.881        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.176ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.632ns  (logic 4.462ns (17.408%)  route 21.170ns (82.592%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.342    15.692    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.326    16.018 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=4, routed)           0.658    16.676    sm/D_registers_q[7][4]_i_8_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I0_O)        0.118    16.794 r  sm/D_registers_q[7][6]_i_7/O
                         net (fo=4, routed)           0.827    17.621    sm/D_registers_q[7][6]_i_7_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.354    17.975 r  sm/D_registers_q[7][8]_i_7/O
                         net (fo=4, routed)           0.680    18.654    sm/D_registers_q[7][8]_i_7_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.326    18.980 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.682    19.662    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.786 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.596    20.382    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.506 f  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.312    20.818    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.942 f  sm/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.727    21.669    sm/D_registers_q[7][0]_i_106_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124    21.793 f  sm/D_registers_q[7][0]_i_90/O
                         net (fo=1, routed)           0.638    22.431    sm/D_registers_q[7][0]_i_90_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.555 f  sm/D_registers_q[7][0]_i_69/O
                         net (fo=1, routed)           0.283    22.838    sm/D_registers_q[7][0]_i_69_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.962 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.575    23.537    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124    23.661 f  sm/D_registers_q[7][0]_i_22/O
                         net (fo=1, routed)           0.343    24.004    sm/D_registers_q[7][0]_i_22_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.128 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.644    24.773    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.897 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.802    25.699    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.823 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          3.087    28.910    sm/M_alum_out[0]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.034 r  sm/D_states_q[1]_i_30/O
                         net (fo=1, routed)           0.350    29.384    sm/D_states_q[1]_i_30_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.508 r  sm/D_states_q[1]_i_7/O
                         net (fo=4, routed)           0.702    30.210    sm/D_states_q[1]_i_7_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.334 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.502    30.836    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDSE (Setup_fdse_C_D)       -0.047   105.012    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.012    
                         arrival time                         -30.836    
  -------------------------------------------------------------------
                         slack                                 74.176    

Slack (MET) :             74.252ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.632ns  (logic 4.462ns (17.408%)  route 21.170ns (82.592%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.342    15.692    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.326    16.018 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=4, routed)           0.658    16.676    sm/D_registers_q[7][4]_i_8_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I0_O)        0.118    16.794 r  sm/D_registers_q[7][6]_i_7/O
                         net (fo=4, routed)           0.827    17.621    sm/D_registers_q[7][6]_i_7_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.354    17.975 r  sm/D_registers_q[7][8]_i_7/O
                         net (fo=4, routed)           0.680    18.654    sm/D_registers_q[7][8]_i_7_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.326    18.980 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.682    19.662    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.786 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.596    20.382    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.506 f  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.312    20.818    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.942 f  sm/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.727    21.669    sm/D_registers_q[7][0]_i_106_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124    21.793 f  sm/D_registers_q[7][0]_i_90/O
                         net (fo=1, routed)           0.638    22.431    sm/D_registers_q[7][0]_i_90_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.555 f  sm/D_registers_q[7][0]_i_69/O
                         net (fo=1, routed)           0.283    22.838    sm/D_registers_q[7][0]_i_69_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.962 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.575    23.537    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124    23.661 f  sm/D_registers_q[7][0]_i_22/O
                         net (fo=1, routed)           0.343    24.004    sm/D_registers_q[7][0]_i_22_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.128 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.644    24.773    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.897 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.802    25.699    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.823 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          3.087    28.910    sm/M_alum_out[0]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.034 r  sm/D_states_q[1]_i_30/O
                         net (fo=1, routed)           0.350    29.384    sm/D_states_q[1]_i_30_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.508 r  sm/D_states_q[1]_i_7/O
                         net (fo=4, routed)           1.204    30.712    sm/D_states_q[1]_i_7_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.836 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    30.836    sm/D_states_d__0[1]
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDSE (Setup_fdse_C_D)        0.029   105.088    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -30.836    
  -------------------------------------------------------------------
                         slack                                 74.252    

Slack (MET) :             74.258ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.629ns  (logic 4.462ns (17.410%)  route 21.167ns (82.590%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.342    15.692    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.326    16.018 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=4, routed)           0.658    16.676    sm/D_registers_q[7][4]_i_8_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I0_O)        0.118    16.794 r  sm/D_registers_q[7][6]_i_7/O
                         net (fo=4, routed)           0.827    17.621    sm/D_registers_q[7][6]_i_7_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.354    17.975 r  sm/D_registers_q[7][8]_i_7/O
                         net (fo=4, routed)           0.680    18.654    sm/D_registers_q[7][8]_i_7_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.326    18.980 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.682    19.662    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.786 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.596    20.382    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.506 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.312    20.818    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.942 r  sm/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.727    21.669    sm/D_registers_q[7][0]_i_106_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124    21.793 r  sm/D_registers_q[7][0]_i_90/O
                         net (fo=1, routed)           0.638    22.431    sm/D_registers_q[7][0]_i_90_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.555 r  sm/D_registers_q[7][0]_i_69/O
                         net (fo=1, routed)           0.283    22.838    sm/D_registers_q[7][0]_i_69_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.962 r  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.575    23.537    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124    23.661 r  sm/D_registers_q[7][0]_i_22/O
                         net (fo=1, routed)           0.343    24.004    sm/D_registers_q[7][0]_i_22_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.128 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.644    24.773    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.897 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.802    25.699    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.823 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.775    28.598    sm/M_alum_out[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.124    28.722 f  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.427    29.149    sm/D_states_q[3]_i_13_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    29.273 r  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.868    30.141    sm/D_states_q[3]_i_4_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.265 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.568    30.833    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X60Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.496   104.900    sm/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.272   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)       -0.045   105.092    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        105.092    
                         arrival time                         -30.833    
  -------------------------------------------------------------------
                         slack                                 74.258    

Slack (MET) :             74.416ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.470ns  (logic 4.462ns (17.518%)  route 21.008ns (82.482%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 104.901 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.342    15.692    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.326    16.018 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=4, routed)           0.658    16.676    sm/D_registers_q[7][4]_i_8_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I0_O)        0.118    16.794 r  sm/D_registers_q[7][6]_i_7/O
                         net (fo=4, routed)           0.827    17.621    sm/D_registers_q[7][6]_i_7_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.354    17.975 r  sm/D_registers_q[7][8]_i_7/O
                         net (fo=4, routed)           0.680    18.654    sm/D_registers_q[7][8]_i_7_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.326    18.980 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.682    19.662    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.786 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.596    20.382    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.506 f  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.312    20.818    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.942 f  sm/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.727    21.669    sm/D_registers_q[7][0]_i_106_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124    21.793 f  sm/D_registers_q[7][0]_i_90/O
                         net (fo=1, routed)           0.638    22.431    sm/D_registers_q[7][0]_i_90_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.555 f  sm/D_registers_q[7][0]_i_69/O
                         net (fo=1, routed)           0.283    22.838    sm/D_registers_q[7][0]_i_69_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.962 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.575    23.537    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124    23.661 f  sm/D_registers_q[7][0]_i_22/O
                         net (fo=1, routed)           0.343    24.004    sm/D_registers_q[7][0]_i_22_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.128 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.644    24.773    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.897 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.802    25.699    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.823 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.692    28.515    sm/M_alum_out[0]
    SLICE_X62Y67         LUT6 (Prop_lut6_I4_O)        0.124    28.639 f  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.487    29.126    sm/D_states_q[2]_i_8_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.250 f  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.829    30.079    sm/D_states_q[2]_i_2_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124    30.203 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.471    30.674    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.497   104.901    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   105.173    
                         clock uncertainty           -0.035   105.138    
    SLICE_X61Y69         FDSE (Setup_fdse_C_D)       -0.047   105.091    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -30.674    
  -------------------------------------------------------------------
                         slack                                 74.416    

Slack (MET) :             74.479ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.407ns  (logic 4.462ns (17.562%)  route 20.945ns (82.438%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.342    15.692    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.326    16.018 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=4, routed)           0.658    16.676    sm/D_registers_q[7][4]_i_8_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I0_O)        0.118    16.794 r  sm/D_registers_q[7][6]_i_7/O
                         net (fo=4, routed)           0.827    17.621    sm/D_registers_q[7][6]_i_7_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.354    17.975 r  sm/D_registers_q[7][8]_i_7/O
                         net (fo=4, routed)           0.680    18.654    sm/D_registers_q[7][8]_i_7_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.326    18.980 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.682    19.662    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.786 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.596    20.382    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.506 f  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.312    20.818    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.942 f  sm/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.727    21.669    sm/D_registers_q[7][0]_i_106_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124    21.793 f  sm/D_registers_q[7][0]_i_90/O
                         net (fo=1, routed)           0.638    22.431    sm/D_registers_q[7][0]_i_90_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.555 f  sm/D_registers_q[7][0]_i_69/O
                         net (fo=1, routed)           0.283    22.838    sm/D_registers_q[7][0]_i_69_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.962 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.575    23.537    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124    23.661 f  sm/D_registers_q[7][0]_i_22/O
                         net (fo=1, routed)           0.343    24.004    sm/D_registers_q[7][0]_i_22_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.128 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.644    24.773    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.897 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.802    25.699    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.823 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          3.087    28.910    sm/M_alum_out[0]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.034 r  sm/D_states_q[1]_i_30/O
                         net (fo=1, routed)           0.350    29.384    sm/D_states_q[1]_i_30_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.508 r  sm/D_states_q[1]_i_7/O
                         net (fo=4, routed)           0.979    30.487    sm/D_states_q[1]_i_7_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.611 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.611    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDSE (Setup_fdse_C_D)        0.031   105.090    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -30.611    
  -------------------------------------------------------------------
                         slack                                 74.479    

Slack (MET) :             74.495ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.407ns  (logic 4.462ns (17.562%)  route 20.945ns (82.438%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.342    15.692    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.326    16.018 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=4, routed)           0.658    16.676    sm/D_registers_q[7][4]_i_8_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I0_O)        0.118    16.794 r  sm/D_registers_q[7][6]_i_7/O
                         net (fo=4, routed)           0.827    17.621    sm/D_registers_q[7][6]_i_7_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.354    17.975 r  sm/D_registers_q[7][8]_i_7/O
                         net (fo=4, routed)           0.680    18.654    sm/D_registers_q[7][8]_i_7_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.326    18.980 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.682    19.662    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.786 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.596    20.382    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.506 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.312    20.818    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.942 r  sm/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.727    21.669    sm/D_registers_q[7][0]_i_106_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124    21.793 r  sm/D_registers_q[7][0]_i_90/O
                         net (fo=1, routed)           0.638    22.431    sm/D_registers_q[7][0]_i_90_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.555 r  sm/D_registers_q[7][0]_i_69/O
                         net (fo=1, routed)           0.283    22.838    sm/D_registers_q[7][0]_i_69_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.962 r  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.575    23.537    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124    23.661 r  sm/D_registers_q[7][0]_i_22/O
                         net (fo=1, routed)           0.343    24.004    sm/D_registers_q[7][0]_i_22_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.128 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.644    24.773    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.897 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.802    25.699    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.823 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          2.775    28.598    sm/M_alum_out[0]
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.124    28.722 f  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.427    29.149    sm/D_states_q[3]_i_13_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    29.273 r  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.882    30.155    sm/D_states_q[3]_i_4_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I2_O)        0.124    30.279 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.332    30.611    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X60Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.496   104.900    sm/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)       -0.031   105.106    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.106    
                         arrival time                         -30.611    
  -------------------------------------------------------------------
                         slack                                 74.495    

Slack (MET) :             74.707ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.027ns  (logic 4.438ns (17.733%)  route 20.589ns (82.267%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.766    16.116    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.326    16.442 f  sm/D_registers_q[7][12]_i_17/O
                         net (fo=1, routed)           0.292    16.734    L_reg/D_registers_q[7][17]_i_28_1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    16.858 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=2, routed)           0.300    17.159    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.283 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.557    17.840    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    17.964 r  L_reg/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.593    18.557    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.124    18.681 f  sm/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    18.984    sm/D_registers_q[7][22]_i_26_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.108 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.624    19.732    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.856 f  sm/D_registers_q[7][27]_i_29/O
                         net (fo=1, routed)           0.706    20.562    sm/D_registers_q[7][27]_i_29_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124    20.686 r  sm/D_registers_q[7][27]_i_27/O
                         net (fo=2, routed)           0.461    21.148    sm/D_registers_q[7][27]_i_27_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.272 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.302    21.574    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I1_O)        0.124    21.698 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.399    22.097    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.221 r  sm/D_registers_q[7][31]_i_120/O
                         net (fo=1, routed)           0.639    22.860    sm/D_registers_q[7][31]_i_120_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I0_O)        0.120    22.980 r  sm/D_registers_q[7][31]_i_91/O
                         net (fo=2, routed)           0.425    23.405    sm/D_registers_q[7][31]_i_91_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.322    23.727 r  sm/D_registers_q[7][31]_i_41/O
                         net (fo=1, routed)           0.266    23.992    sm/D_registers_q[7][31]_i_41_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.332    24.324 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           1.137    25.461    sm/M_alum_out[31]
    SLICE_X42Y82         LUT6 (Prop_lut6_I2_O)        0.124    25.585 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.516    27.101    sm/D_states_q[7]_i_18_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.124    27.225 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.847    28.072    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.196 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=29, routed)          2.034    30.231    sm/accel_edge_n_0
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.272   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X61Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.938    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -30.231    
  -------------------------------------------------------------------
                         slack                                 74.707    

Slack (MET) :             74.707ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.027ns  (logic 4.438ns (17.733%)  route 20.589ns (82.267%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.766    16.116    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.326    16.442 f  sm/D_registers_q[7][12]_i_17/O
                         net (fo=1, routed)           0.292    16.734    L_reg/D_registers_q[7][17]_i_28_1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    16.858 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=2, routed)           0.300    17.159    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.283 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.557    17.840    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    17.964 r  L_reg/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.593    18.557    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.124    18.681 f  sm/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    18.984    sm/D_registers_q[7][22]_i_26_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.108 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.624    19.732    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.856 f  sm/D_registers_q[7][27]_i_29/O
                         net (fo=1, routed)           0.706    20.562    sm/D_registers_q[7][27]_i_29_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124    20.686 r  sm/D_registers_q[7][27]_i_27/O
                         net (fo=2, routed)           0.461    21.148    sm/D_registers_q[7][27]_i_27_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.272 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.302    21.574    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I1_O)        0.124    21.698 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.399    22.097    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.221 r  sm/D_registers_q[7][31]_i_120/O
                         net (fo=1, routed)           0.639    22.860    sm/D_registers_q[7][31]_i_120_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I0_O)        0.120    22.980 r  sm/D_registers_q[7][31]_i_91/O
                         net (fo=2, routed)           0.425    23.405    sm/D_registers_q[7][31]_i_91_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.322    23.727 r  sm/D_registers_q[7][31]_i_41/O
                         net (fo=1, routed)           0.266    23.992    sm/D_registers_q[7][31]_i_41_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.332    24.324 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           1.137    25.461    sm/M_alum_out[31]
    SLICE_X42Y82         LUT6 (Prop_lut6_I2_O)        0.124    25.585 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.516    27.101    sm/D_states_q[7]_i_18_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.124    27.225 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.847    28.072    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.196 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=29, routed)          2.034    30.231    sm/accel_edge_n_0
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.272   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X61Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.938    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -30.231    
  -------------------------------------------------------------------
                         slack                                 74.707    

Slack (MET) :             74.707ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.027ns  (logic 4.438ns (17.733%)  route 20.589ns (82.267%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.766    16.116    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I5_O)        0.326    16.442 f  sm/D_registers_q[7][12]_i_17/O
                         net (fo=1, routed)           0.292    16.734    L_reg/D_registers_q[7][17]_i_28_1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124    16.858 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=2, routed)           0.300    17.159    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.124    17.283 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.557    17.840    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    17.964 r  L_reg/D_registers_q[7][17]_i_25/O
                         net (fo=2, routed)           0.593    18.557    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.124    18.681 f  sm/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    18.984    sm/D_registers_q[7][22]_i_26_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.108 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.624    19.732    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.856 f  sm/D_registers_q[7][27]_i_29/O
                         net (fo=1, routed)           0.706    20.562    sm/D_registers_q[7][27]_i_29_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124    20.686 r  sm/D_registers_q[7][27]_i_27/O
                         net (fo=2, routed)           0.461    21.148    sm/D_registers_q[7][27]_i_27_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    21.272 f  sm/D_registers_q[7][31]_i_139/O
                         net (fo=1, routed)           0.302    21.574    sm/D_registers_q[7][31]_i_139_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I1_O)        0.124    21.698 r  sm/D_registers_q[7][31]_i_131/O
                         net (fo=1, routed)           0.399    22.097    sm/D_registers_q[7][31]_i_131_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I2_O)        0.124    22.221 r  sm/D_registers_q[7][31]_i_120/O
                         net (fo=1, routed)           0.639    22.860    sm/D_registers_q[7][31]_i_120_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I0_O)        0.120    22.980 r  sm/D_registers_q[7][31]_i_91/O
                         net (fo=2, routed)           0.425    23.405    sm/D_registers_q[7][31]_i_91_n_0
    SLICE_X49Y86         LUT4 (Prop_lut4_I0_O)        0.322    23.727 r  sm/D_registers_q[7][31]_i_41/O
                         net (fo=1, routed)           0.266    23.992    sm/D_registers_q[7][31]_i_41_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.332    24.324 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           1.137    25.461    sm/M_alum_out[31]
    SLICE_X42Y82         LUT6 (Prop_lut6_I2_O)        0.124    25.585 r  sm/D_states_q[7]_i_18/O
                         net (fo=3, routed)           1.516    27.101    sm/D_states_q[7]_i_18_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I4_O)        0.124    27.225 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.847    28.072    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X57Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.196 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=29, routed)          2.034    30.231    sm/accel_edge_n_0
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X61Y65         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.272   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X61Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.938    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -30.231    
  -------------------------------------------------------------------
                         slack                                 74.707    

Slack (MET) :             74.761ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.125ns  (logic 4.462ns (17.759%)  route 20.663ns (82.241%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y64         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDSE (Prop_fdse_C_Q)         0.456     5.660 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=91, routed)          3.807     9.467    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.152     9.619 f  sm/D_states_q[3]_i_23/O
                         net (fo=13, routed)          1.432    11.051    sm/D_states_q[3]_i_23_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I0_O)        0.326    11.377 f  sm/ram_reg_i_156/O
                         net (fo=1, routed)           1.082    12.459    sm/ram_reg_i_156_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.583 r  sm/ram_reg_i_122/O
                         net (fo=64, routed)          0.551    13.135    L_reg/M_sm_ra1[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.259 r  L_reg/ram_reg_i_93/O
                         net (fo=1, routed)           0.000    13.259    L_reg/ram_reg_i_93_n_0
    SLICE_X47Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    13.476 r  L_reg/ram_reg_i_44/O
                         net (fo=19, routed)          1.547    15.022    sm/M_alum_a[0]
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.327    15.349 r  sm/D_registers_q[7][4]_i_12/O
                         net (fo=4, routed)           0.342    15.692    sm/D_registers_q[7][4]_i_12_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I0_O)        0.326    16.018 r  sm/D_registers_q[7][4]_i_8/O
                         net (fo=4, routed)           0.658    16.676    sm/D_registers_q[7][4]_i_8_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I0_O)        0.118    16.794 r  sm/D_registers_q[7][6]_i_7/O
                         net (fo=4, routed)           0.827    17.621    sm/D_registers_q[7][6]_i_7_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.354    17.975 r  sm/D_registers_q[7][8]_i_7/O
                         net (fo=4, routed)           0.680    18.654    sm/D_registers_q[7][8]_i_7_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I0_O)        0.326    18.980 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.682    19.662    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I3_O)        0.124    19.786 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.596    20.382    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.506 f  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.312    20.818    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.124    20.942 f  sm/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.727    21.669    sm/D_registers_q[7][0]_i_106_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I2_O)        0.124    21.793 f  sm/D_registers_q[7][0]_i_90/O
                         net (fo=1, routed)           0.638    22.431    sm/D_registers_q[7][0]_i_90_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.555 f  sm/D_registers_q[7][0]_i_69/O
                         net (fo=1, routed)           0.283    22.838    sm/D_registers_q[7][0]_i_69_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    22.962 f  sm/D_registers_q[7][0]_i_45/O
                         net (fo=1, routed)           0.575    23.537    sm/D_registers_q[7][0]_i_45_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.124    23.661 f  sm/D_registers_q[7][0]_i_22/O
                         net (fo=1, routed)           0.343    24.004    sm/D_registers_q[7][0]_i_22_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.128 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.644    24.773    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124    24.897 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.802    25.699    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.823 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          3.087    28.910    sm/M_alum_out[0]
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    29.034 r  sm/D_states_q[1]_i_30/O
                         net (fo=1, routed)           0.350    29.384    sm/D_states_q[1]_i_30_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.124    29.508 r  sm/D_states_q[1]_i_7/O
                         net (fo=4, routed)           0.697    30.205    sm/D_states_q[1]_i_7_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.329 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    30.329    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X57Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X57Y70         FDSE (Setup_fdse_C_D)        0.031   105.090    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -30.329    
  -------------------------------------------------------------------
                         slack                                 74.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.871    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.579     1.523    sr2/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.929    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X60Y74         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.579     1.523    sr2/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.929    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X60Y74         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.579     1.523    sr2/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.929    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X60Y74         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.694%)  route 0.265ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.579     1.523    sr2/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.929    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y74         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X60Y74         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.889    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.792    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.580     1.524    sr1/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.889    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.846     2.036    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.792    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y75   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y79   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y80   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y74   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.934ns (19.266%)  route 3.914ns (80.734%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=122, routed)         2.136     7.789    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.152     7.941 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.845     8.786    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.326     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.933    10.045    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X60Y75         FDPE (Recov_fdpe_C_PRE)     -0.361   104.757    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.757    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 94.712    

Slack (MET) :             94.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.934ns (19.266%)  route 3.914ns (80.734%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=122, routed)         2.136     7.789    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.152     7.941 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.845     8.786    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.326     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.933    10.045    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X60Y75         FDPE (Recov_fdpe_C_PRE)     -0.361   104.757    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.757    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 94.712    

Slack (MET) :             94.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.934ns (19.266%)  route 3.914ns (80.734%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=122, routed)         2.136     7.789    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.152     7.941 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.845     8.786    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.326     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.933    10.045    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X60Y75         FDPE (Recov_fdpe_C_PRE)     -0.361   104.757    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.757    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 94.712    

Slack (MET) :             94.712ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 0.934ns (19.266%)  route 3.914ns (80.734%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.613     5.197    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=122, routed)         2.136     7.789    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X55Y70         LUT2 (Prop_lut2_I0_O)        0.152     7.941 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.845     8.786    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.326     9.112 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.933    10.045    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X60Y75         FDPE (Recov_fdpe_C_PRE)     -0.361   104.757    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.757    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 94.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=99, routed)          0.257     1.902    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.947 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.419     2.366    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X60Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=99, routed)          0.257     1.902    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.947 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.419     2.366    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X60Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=99, routed)          0.257     1.902    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.947 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.419     2.366    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X60Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.574%)  route 0.676ns (78.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=99, routed)          0.257     1.902    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.947 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.419     2.366    fifo_reset_cond/AS[0]
    SLICE_X60Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X60Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.881    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.948ns  (logic 12.152ns (33.804%)  route 23.796ns (66.196%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.419     5.539 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.448     6.987    L_reg/M_sm_pbc[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.325     7.312 r  L_reg/L_579ba9f6_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.824     8.137    L_reg/L_579ba9f6_remainder0_carry_i_27_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.463 f  L_reg/L_579ba9f6_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.063     9.526    L_reg/L_579ba9f6_remainder0_carry_i_13_n_0
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.152     9.678 f  L_reg/L_579ba9f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.346    L_reg/L_579ba9f6_remainder0_carry_i_19_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.360    10.706 r  L_reg/L_579ba9f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.574    L_reg/L_579ba9f6_remainder0_carry_i_10_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.900 r  L_reg/L_579ba9f6_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.900    bseg_driver/decimal_renderer/i__carry_i_6__1[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.450 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.450    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.898 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.844    13.742    L_reg/L_579ba9f6_remainder0[9]
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.303    14.045 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.005    15.050    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    15.174 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.833    16.007    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.131 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.907    17.038    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    17.188 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.903    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.374    18.277 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.701    18.978    L_reg/i__carry_i_11_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.354    19.332 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.667    19.999    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.708 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.708    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.822    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.135 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.809    21.944    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.306    22.250 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    22.891    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.015 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.002    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    24.126 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    25.154    L_reg/i__carry_i_13_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.304 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.756    L_reg/i__carry_i_23_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.328    26.084 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    26.610    L_reg/i__carry_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.117    26.727 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.533    27.260    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    28.004 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.004    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.121    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.238    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.457 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.771    29.228    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.295    29.523 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.108    30.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.794    31.550    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.674 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.825    32.498    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.622 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           2.082    34.704    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I0_O)        0.124    34.828 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.696    37.524    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    41.068 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.068    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.941ns  (logic 12.152ns (33.810%)  route 23.790ns (66.190%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.419     5.539 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.448     6.987    L_reg/M_sm_pbc[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.325     7.312 r  L_reg/L_579ba9f6_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.824     8.137    L_reg/L_579ba9f6_remainder0_carry_i_27_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.463 f  L_reg/L_579ba9f6_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.063     9.526    L_reg/L_579ba9f6_remainder0_carry_i_13_n_0
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.152     9.678 f  L_reg/L_579ba9f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.346    L_reg/L_579ba9f6_remainder0_carry_i_19_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.360    10.706 r  L_reg/L_579ba9f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.574    L_reg/L_579ba9f6_remainder0_carry_i_10_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.900 r  L_reg/L_579ba9f6_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.900    bseg_driver/decimal_renderer/i__carry_i_6__1[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.450 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.450    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.898 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.844    13.742    L_reg/L_579ba9f6_remainder0[9]
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.303    14.045 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.005    15.050    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    15.174 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.833    16.007    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.131 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.907    17.038    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    17.188 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.903    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.374    18.277 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.701    18.978    L_reg/i__carry_i_11_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.354    19.332 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.667    19.999    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.708 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.708    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.822    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.135 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.809    21.944    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.306    22.250 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    22.891    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.015 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.002    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    24.126 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    25.154    L_reg/i__carry_i_13_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.304 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.756    L_reg/i__carry_i_23_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.328    26.084 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    26.610    L_reg/i__carry_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.117    26.727 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.533    27.260    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    28.004 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.004    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.121    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.238    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.457 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.771    29.228    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.295    29.523 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.108    30.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.794    31.550    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.674 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.825    32.498    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.622 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           2.083    34.705    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I0_O)        0.124    34.829 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.688    37.518    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.061 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.061    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.790ns  (logic 12.375ns (34.577%)  route 23.415ns (65.423%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.419     5.539 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.448     6.987    L_reg/M_sm_pbc[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.325     7.312 r  L_reg/L_579ba9f6_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.824     8.137    L_reg/L_579ba9f6_remainder0_carry_i_27_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.463 f  L_reg/L_579ba9f6_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.063     9.526    L_reg/L_579ba9f6_remainder0_carry_i_13_n_0
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.152     9.678 f  L_reg/L_579ba9f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.346    L_reg/L_579ba9f6_remainder0_carry_i_19_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.360    10.706 r  L_reg/L_579ba9f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.574    L_reg/L_579ba9f6_remainder0_carry_i_10_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.900 r  L_reg/L_579ba9f6_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.900    bseg_driver/decimal_renderer/i__carry_i_6__1[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.450 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.450    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.898 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.844    13.742    L_reg/L_579ba9f6_remainder0[9]
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.303    14.045 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.005    15.050    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    15.174 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.833    16.007    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.131 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.907    17.038    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    17.188 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.903    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.374    18.277 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.701    18.978    L_reg/i__carry_i_11_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.354    19.332 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.667    19.999    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.708 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.708    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.822    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.135 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.809    21.944    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.306    22.250 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    22.891    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.015 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.002    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    24.126 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    25.154    L_reg/i__carry_i_13_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.304 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.756    L_reg/i__carry_i_23_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.328    26.084 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    26.610    L_reg/i__carry_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.117    26.727 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.533    27.260    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    28.004 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.004    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.121    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.238    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.457 f  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.771    29.228    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.295    29.523 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.108    30.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.756 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.794    31.550    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I2_O)        0.124    31.674 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.825    32.498    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124    32.622 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           2.082    34.704    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I0_O)        0.154    34.858 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.315    37.173    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    40.910 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.910    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.787ns  (logic 12.153ns (33.960%)  route 23.634ns (66.040%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.419     5.539 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.448     6.987    L_reg/M_sm_pbc[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.325     7.312 r  L_reg/L_579ba9f6_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.824     8.137    L_reg/L_579ba9f6_remainder0_carry_i_27_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.463 f  L_reg/L_579ba9f6_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.063     9.526    L_reg/L_579ba9f6_remainder0_carry_i_13_n_0
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.152     9.678 f  L_reg/L_579ba9f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.346    L_reg/L_579ba9f6_remainder0_carry_i_19_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.360    10.706 r  L_reg/L_579ba9f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.574    L_reg/L_579ba9f6_remainder0_carry_i_10_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.900 r  L_reg/L_579ba9f6_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.900    bseg_driver/decimal_renderer/i__carry_i_6__1[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.450 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.450    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.898 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.844    13.742    L_reg/L_579ba9f6_remainder0[9]
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.303    14.045 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.005    15.050    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    15.174 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.833    16.007    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.131 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.907    17.038    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    17.188 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.903    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.374    18.277 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.701    18.978    L_reg/i__carry_i_11_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.354    19.332 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.667    19.999    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.708 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.708    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.822    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.135 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.809    21.944    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.306    22.250 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    22.891    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.015 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.002    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    24.126 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    25.154    L_reg/i__carry_i_13_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.304 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.756    L_reg/i__carry_i_23_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.328    26.084 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    26.610    L_reg/i__carry_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.117    26.727 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.533    27.260    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    28.004 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.004    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.121    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.238    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.457 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.771    29.228    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.295    29.523 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.108    30.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.387    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.511 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.394    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.518 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           2.062    34.580    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I2_O)        0.124    34.704 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.658    37.362    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.907 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.907    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.675ns  (logic 12.374ns (34.686%)  route 23.301ns (65.314%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.419     5.539 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.448     6.987    L_reg/M_sm_pbc[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.325     7.312 r  L_reg/L_579ba9f6_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.824     8.137    L_reg/L_579ba9f6_remainder0_carry_i_27_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.463 f  L_reg/L_579ba9f6_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.063     9.526    L_reg/L_579ba9f6_remainder0_carry_i_13_n_0
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.152     9.678 f  L_reg/L_579ba9f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.346    L_reg/L_579ba9f6_remainder0_carry_i_19_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.360    10.706 r  L_reg/L_579ba9f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.574    L_reg/L_579ba9f6_remainder0_carry_i_10_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.900 r  L_reg/L_579ba9f6_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.900    bseg_driver/decimal_renderer/i__carry_i_6__1[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.450 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.450    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.898 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.844    13.742    L_reg/L_579ba9f6_remainder0[9]
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.303    14.045 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.005    15.050    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    15.174 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.833    16.007    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.131 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.907    17.038    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    17.188 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.903    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.374    18.277 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.701    18.978    L_reg/i__carry_i_11_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.354    19.332 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.667    19.999    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.708 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.708    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.822    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.135 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.809    21.944    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.306    22.250 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    22.891    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.015 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.002    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    24.126 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    25.154    L_reg/i__carry_i_13_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.304 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.756    L_reg/i__carry_i_23_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.328    26.084 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    26.610    L_reg/i__carry_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.117    26.727 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.533    27.260    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    28.004 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.004    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.121    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.238    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.457 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.771    29.228    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.295    29.523 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.108    30.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.387    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.511 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.394    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.518 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           2.062    34.580    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I1_O)        0.152    34.732 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.325    37.057    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.795 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.795    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.608ns  (logic 12.376ns (34.757%)  route 23.232ns (65.243%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.419     5.539 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.448     6.987    L_reg/M_sm_pbc[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.325     7.312 r  L_reg/L_579ba9f6_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.824     8.137    L_reg/L_579ba9f6_remainder0_carry_i_27_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.463 f  L_reg/L_579ba9f6_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.063     9.526    L_reg/L_579ba9f6_remainder0_carry_i_13_n_0
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.152     9.678 f  L_reg/L_579ba9f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.346    L_reg/L_579ba9f6_remainder0_carry_i_19_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.360    10.706 r  L_reg/L_579ba9f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.574    L_reg/L_579ba9f6_remainder0_carry_i_10_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.900 r  L_reg/L_579ba9f6_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.900    bseg_driver/decimal_renderer/i__carry_i_6__1[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.450 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.450    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.898 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.844    13.742    L_reg/L_579ba9f6_remainder0[9]
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.303    14.045 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.005    15.050    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    15.174 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.833    16.007    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.131 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.907    17.038    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    17.188 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.903    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.374    18.277 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.701    18.978    L_reg/i__carry_i_11_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.354    19.332 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.667    19.999    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.708 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.708    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.822    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.135 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.809    21.944    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.306    22.250 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    22.891    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.015 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.002    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    24.126 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    25.154    L_reg/i__carry_i_13_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.304 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.756    L_reg/i__carry_i_23_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.328    26.084 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    26.610    L_reg/i__carry_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.117    26.727 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.533    27.260    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    28.004 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.004    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.121    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.238    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.457 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.771    29.228    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.295    29.523 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.108    30.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.387    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.511 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.394    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.518 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           2.064    34.582    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I1_O)        0.152    34.734 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.253    36.988    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    40.728 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.728    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.393ns  (logic 12.146ns (34.319%)  route 23.247ns (65.682%))
  Logic Levels:           33  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.419     5.539 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=14, routed)          1.448     6.987    L_reg/M_sm_pbc[5]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.325     7.312 r  L_reg/L_579ba9f6_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.824     8.137    L_reg/L_579ba9f6_remainder0_carry_i_27_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.463 f  L_reg/L_579ba9f6_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.063     9.526    L_reg/L_579ba9f6_remainder0_carry_i_13_n_0
    SLICE_X41Y73         LUT3 (Prop_lut3_I1_O)        0.152     9.678 f  L_reg/L_579ba9f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.346    L_reg/L_579ba9f6_remainder0_carry_i_19_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I3_O)        0.360    10.706 r  L_reg/L_579ba9f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.574    L_reg/L_579ba9f6_remainder0_carry_i_10_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.900 r  L_reg/L_579ba9f6_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.900    bseg_driver/decimal_renderer/i__carry_i_6__1[1]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.450 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.450    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.564 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.564    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.898 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.844    13.742    L_reg/L_579ba9f6_remainder0[9]
    SLICE_X39Y72         LUT5 (Prop_lut5_I1_O)        0.303    14.045 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.005    15.050    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y71         LUT4 (Prop_lut4_I0_O)        0.124    15.174 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.833    16.007    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.131 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.907    17.038    L_reg/i__carry_i_16__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I0_O)        0.150    17.188 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.903    L_reg/i__carry_i_20__0_n_0
    SLICE_X38Y73         LUT3 (Prop_lut3_I1_O)        0.374    18.277 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.701    18.978    L_reg/i__carry_i_11_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.354    19.332 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.667    19.999    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.708 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.708    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.822 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.822    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.135 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.809    21.944    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.306    22.250 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    22.891    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y70         LUT5 (Prop_lut5_I0_O)        0.124    23.015 r  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.002    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.124    24.126 r  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    25.154    L_reg/i__carry_i_13_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    25.304 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.756    L_reg/i__carry_i_23_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.328    26.084 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.525    26.610    L_reg/i__carry_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.117    26.727 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.533    27.260    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744    28.004 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.004    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.121    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.238    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.457 r  bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.771    29.228    bseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.295    29.523 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.108    30.632    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.756 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.632    31.387    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.511 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.883    32.394    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.518 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           2.064    34.582    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I0_O)        0.124    34.706 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.268    36.975    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.513 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.513    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.308ns  (logic 11.759ns (35.306%)  route 21.548ns (64.694%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.700     7.339    L_reg/M_sm_timer[4]
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  L_reg/L_579ba9f6_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           0.282     7.745    L_reg/L_579ba9f6_remainder0_carry_i_29__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  L_reg/L_579ba9f6_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.892     8.761    L_reg/L_579ba9f6_remainder0_carry_i_16__0_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.150     8.911 f  L_reg/L_579ba9f6_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.995     9.906    L_reg/L_579ba9f6_remainder0_carry_i_19__0_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I3_O)        0.370    10.276 r  L_reg/L_579ba9f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.774    11.050    L_reg/L_579ba9f6_remainder0_carry_i_10__0_n_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.328    11.378 r  L_reg/L_579ba9f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.378    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.928 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.928    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.262 f  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.999    13.262    L_reg/L_579ba9f6_remainder0_1[5]
    SLICE_X33Y78         LUT3 (Prop_lut3_I2_O)        0.303    13.565 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.972    14.537    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.661 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.806    15.467    L_reg/i__carry_i_26__2_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.591 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.801    16.392    L_reg/i__carry_i_24__2_n_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I2_O)        0.152    16.544 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    17.495    L_reg/i__carry_i_19__1_n_0
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.354    17.849 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.919    18.767    L_reg/i__carry_i_11__1_n_0
    SLICE_X31Y76         LUT2 (Prop_lut2_I1_O)        0.326    19.093 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.605    19.698    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.205 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.205    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.319    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.558 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.968    21.526    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X31Y77         LUT5 (Prop_lut5_I1_O)        0.302    21.828 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.261    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y77         LUT5 (Prop_lut5_I0_O)        0.124    22.385 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.633    23.018    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124    23.142 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.633    23.775    L_reg/i__carry_i_13__1_0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.118    23.893 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.793    24.685    L_reg/i__carry_i_23__1_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.326    25.011 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.829    25.840    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I1_O)        0.150    25.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    26.643    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y74         LUT5 (Prop_lut5_I0_O)        0.326    26.969 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.969    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.502 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    27.511    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.628 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.628    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.943 f  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.569    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.307    28.876 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    29.280    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.404 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.322    29.726    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    29.850 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.672    30.521    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.124    30.645 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.091    31.736    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y76         LUT4 (Prop_lut4_I2_O)        0.154    31.890 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.788    34.678    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    38.429 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.429    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.264ns  (logic 11.768ns (35.376%)  route 21.496ns (64.624%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.700     7.339    L_reg/M_sm_timer[4]
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  L_reg/L_579ba9f6_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           0.282     7.745    L_reg/L_579ba9f6_remainder0_carry_i_29__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  L_reg/L_579ba9f6_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.892     8.761    L_reg/L_579ba9f6_remainder0_carry_i_16__0_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.150     8.911 f  L_reg/L_579ba9f6_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.995     9.906    L_reg/L_579ba9f6_remainder0_carry_i_19__0_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I3_O)        0.370    10.276 r  L_reg/L_579ba9f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.774    11.050    L_reg/L_579ba9f6_remainder0_carry_i_10__0_n_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.328    11.378 r  L_reg/L_579ba9f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.378    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.928 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.928    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.262 f  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.999    13.262    L_reg/L_579ba9f6_remainder0_1[5]
    SLICE_X33Y78         LUT3 (Prop_lut3_I2_O)        0.303    13.565 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.972    14.537    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.661 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.806    15.467    L_reg/i__carry_i_26__2_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.591 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.801    16.392    L_reg/i__carry_i_24__2_n_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I2_O)        0.152    16.544 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    17.495    L_reg/i__carry_i_19__1_n_0
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.354    17.849 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.919    18.767    L_reg/i__carry_i_11__1_n_0
    SLICE_X31Y76         LUT2 (Prop_lut2_I1_O)        0.326    19.093 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.605    19.698    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.205 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.205    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.319    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.558 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.968    21.526    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X31Y77         LUT5 (Prop_lut5_I1_O)        0.302    21.828 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.261    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y77         LUT5 (Prop_lut5_I0_O)        0.124    22.385 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.633    23.018    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124    23.142 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.633    23.775    L_reg/i__carry_i_13__1_0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.118    23.893 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.793    24.685    L_reg/i__carry_i_23__1_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.326    25.011 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.829    25.840    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I1_O)        0.150    25.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    26.643    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y74         LUT5 (Prop_lut5_I0_O)        0.326    26.969 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.969    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.502 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    27.511    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.628 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.628    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.943 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.569    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.307    28.876 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    29.280    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.404 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.305    29.708    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I2_O)        0.124    29.832 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.664    30.496    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124    30.620 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.197    31.817    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X39Y76         LUT4 (Prop_lut4_I1_O)        0.152    31.969 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.655    34.624    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    38.385 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.385    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.059ns  (logic 11.535ns (34.891%)  route 21.524ns (65.109%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.700     7.339    L_reg/M_sm_timer[4]
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  L_reg/L_579ba9f6_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           0.282     7.745    L_reg/L_579ba9f6_remainder0_carry_i_29__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.869 f  L_reg/L_579ba9f6_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.892     8.761    L_reg/L_579ba9f6_remainder0_carry_i_16__0_n_0
    SLICE_X34Y77         LUT3 (Prop_lut3_I0_O)        0.150     8.911 f  L_reg/L_579ba9f6_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.995     9.906    L_reg/L_579ba9f6_remainder0_carry_i_19__0_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I3_O)        0.370    10.276 r  L_reg/L_579ba9f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.774    11.050    L_reg/L_579ba9f6_remainder0_carry_i_10__0_n_0
    SLICE_X35Y77         LUT4 (Prop_lut4_I1_O)        0.328    11.378 r  L_reg/L_579ba9f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.378    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.928 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.928    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.262 f  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.999    13.262    L_reg/L_579ba9f6_remainder0_1[5]
    SLICE_X33Y78         LUT3 (Prop_lut3_I2_O)        0.303    13.565 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.972    14.537    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.661 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.806    15.467    L_reg/i__carry_i_26__2_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.591 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.801    16.392    L_reg/i__carry_i_24__2_n_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I2_O)        0.152    16.544 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    17.495    L_reg/i__carry_i_19__1_n_0
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.354    17.849 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.919    18.767    L_reg/i__carry_i_11__1_n_0
    SLICE_X31Y76         LUT2 (Prop_lut2_I1_O)        0.326    19.093 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.605    19.698    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.205 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.205    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.319 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.319    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.558 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.968    21.526    L_reg/L_579ba9f6_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X31Y77         LUT5 (Prop_lut5_I1_O)        0.302    21.828 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.261    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X31Y77         LUT5 (Prop_lut5_I0_O)        0.124    22.385 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.633    23.018    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124    23.142 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.633    23.775    L_reg/i__carry_i_13__1_0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.118    23.893 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.793    24.685    L_reg/i__carry_i_23__1_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.326    25.011 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.829    25.840    L_reg/i__carry_i_13__1_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I1_O)        0.150    25.990 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    26.643    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X30Y74         LUT5 (Prop_lut5_I0_O)        0.326    26.969 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.969    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.502 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.009    27.511    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.628 r  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.628    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.943 f  timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    28.569    timerseg_driver/decimal_renderer/L_579ba9f6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.307    28.876 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    29.280    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124    29.404 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.322    29.726    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124    29.850 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.672    30.521    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.124    30.645 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.091    31.736    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X39Y76         LUT4 (Prop_lut4_I2_O)        0.124    31.860 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.764    34.624    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    38.180 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.180    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.409ns (80.464%)  route 0.342ns (19.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.342     2.003    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.283 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.283    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.367ns (77.236%)  route 0.403ns (22.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.403     2.077    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.302 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.302    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.596%)  route 0.417ns (23.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.090    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.313 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.414ns (77.493%)  route 0.411ns (22.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDPE (Prop_fdpe_C_Q)         0.128     1.663 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.074    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.360 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.360    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.404ns (76.453%)  route 0.432ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.432     2.093    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_313565453[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.415ns (74.112%)  route 0.494ns (25.888%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.535    forLoop_idx_0_313565453[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  forLoop_idx_0_313565453[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_313565453[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.065     1.741    forLoop_idx_0_313565453[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X60Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  forLoop_idx_0_313565453[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.429     2.215    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.445 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.445    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_313565453[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.444ns (75.131%)  route 0.478ns (24.869%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     1.536    forLoop_idx_0_313565453[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_313565453[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_313565453[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.105     1.805    forLoop_idx_0_313565453[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X65Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  forLoop_idx_0_313565453[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.373     2.223    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.457 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.457    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.373ns (64.313%)  route 0.762ns (35.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.762     2.405    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.636 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.636    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.383ns (64.594%)  route 0.758ns (35.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.758     2.401    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.643 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.643    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.350ns (63.051%)  route 0.791ns (36.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.791     2.436    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.644 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.644    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_803055412[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.576ns  (logic 1.490ns (26.714%)  route 4.087ns (73.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           4.087     5.576    forLoop_idx_0_803055412[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y76         FDRE                                         r  forLoop_idx_0_803055412[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.493     4.897    forLoop_idx_0_803055412[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  forLoop_idx_0_803055412[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_803055412[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 1.500ns (27.285%)  route 3.997ns (72.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.997     5.497    forLoop_idx_0_803055412[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y76         FDRE                                         r  forLoop_idx_0_803055412[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.493     4.897    forLoop_idx_0_803055412[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  forLoop_idx_0_803055412[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_803055412[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.488ns (27.968%)  route 3.831ns (72.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.831     5.319    forLoop_idx_0_803055412[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y82         FDRE                                         r  forLoop_idx_0_803055412[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.434     4.838    forLoop_idx_0_803055412[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  forLoop_idx_0_803055412[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_803055412[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.502ns (28.337%)  route 3.799ns (71.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.799     5.301    forLoop_idx_0_803055412[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_803055412[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.494     4.898    forLoop_idx_0_803055412[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_803055412[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.589ns  (logic 1.496ns (41.668%)  route 2.094ns (58.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.094     3.589    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.589ns  (logic 1.496ns (41.668%)  route 2.094ns (58.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.094     3.589    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.589ns  (logic 1.496ns (41.668%)  route 2.094ns (58.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.094     3.589    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.589ns  (logic 1.496ns (41.668%)  route 2.094ns (58.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.094     3.589    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.589ns  (logic 1.496ns (41.668%)  route 2.094ns (58.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.094     3.589    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 1.493ns (42.063%)  route 2.057ns (57.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.057     3.550    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X57Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.439     4.843    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_313565453[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.230ns (34.479%)  route 0.437ns (65.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.437     0.667    forLoop_idx_0_313565453[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_313565453[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.862     2.052    forLoop_idx_0_313565453[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_313565453[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_313565453[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.236ns (34.310%)  route 0.452ns (65.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.452     0.688    forLoop_idx_0_313565453[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X61Y62         FDRE                                         r  forLoop_idx_0_313565453[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.858     2.047    forLoop_idx_0_313565453[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  forLoop_idx_0_313565453[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.263ns (23.317%)  route 0.866ns (76.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.866     1.129    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.263ns (23.317%)  route 0.866ns (76.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.866     1.129    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.263ns (23.317%)  route 0.866ns (76.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.866     1.129    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.263ns (23.317%)  route 0.866ns (76.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.866     1.129    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.263ns (23.317%)  route 0.866ns (76.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.866     1.129    reset_cond/AS[0]
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.261ns (22.801%)  route 0.884ns (77.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.884     1.145    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X57Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.830     2.020    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_803055412[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.255ns (12.937%)  route 1.718ns (87.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.718     1.973    forLoop_idx_0_803055412[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y82         FDRE                                         r  forLoop_idx_0_803055412[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.826     2.016    forLoop_idx_0_803055412[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  forLoop_idx_0_803055412[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_803055412[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.270ns (13.197%)  route 1.775ns (86.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.775     2.045    forLoop_idx_0_803055412[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_803055412[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.848     2.038    forLoop_idx_0_803055412[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  forLoop_idx_0_803055412[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C





