// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the RZ/V2M RDK platform
 *
 * Copyright (C) 2019 Renesas Electronics Corp.
 */

/dts-v1/;
#include "r9a09g011gbg.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
       model = "RZ/GV2M RDK platform";
       compatible = "renesas,evaluation-board", "renesas,r9a09g011gbg";

       aliases {

       };

       chosen {
               bootargs = "earlycon=uart,mmio32,0xA4040000,115200n8 console=ttyS0,115200n8 ignore_loglevel vmalloc=384M root=/dev/mmcblk1p3 rootwait rootfstype=ext3 rw; rodata=off";
               stdout-path = "uart0:115200n8";
       };

       memory@08000000 {
               device_type = "memory";
               /* first 256MB is reserved for secure area. */
               reg = <0x00000000 0x10000000 0x0 0x70000000>;
       };

#if 1 /*  */
       reserved-memory {
               #address-cells = <2>;
               #size-cells = <2>;
               ranges;

               /* global autoconfigured region for contiguous allocations */
               linux,cma@18000000 {
                       compatible = "shared-dma-pool";
                       reusable;
                       reg = <0x00000000 0x18000000 0x0 0x10000000>;
                       linux,cma-default;
               };

               /* device specific region for contiguous allocations */
               drp_reserved: linux,CMAtoDRP {
                       compatible = "shared-dma-pool";
                       reusable;
                       reg = <0x00000000 0x28000000 0x0 0x08000000>;
               };
       };
#endif

       mmngr {
               compatible = "renesas,mmngr";
/*             memory-region = <&mmp_reserved>; */
       };

       mmngrbuf {
               compatible = "renesas,mmngrbuf";
       };
};

#if 1 /* used cpg(clock pulse generator) */
&extal_clk {
       clock-frequency = <48000000>;
};
#endif

#if 0 /* used watch dog timer */
&rwdt {
       status = "okay";
       timeout-sec = <60>;
};
#endif
