Analysis & Synthesis report for system
Mon Jun 16 01:12:01 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |system|VGA_port:VGA_port|Q
 11. State Machine - |system|reset_debouncer:reset_debouncer|current_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 17. Source assignments for processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 18. Source assignments for processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 19. Source assignments for processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated
 20. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 21. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 22. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 23. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 24. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 25. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 26. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 27. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 28. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 29. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 30. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 31. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 32. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 33. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 34. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 35. Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated
 36. Source assignments for VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated
 37. Parameter Settings for User Entity Instance: reset_debouncer:reset_debouncer
 38. Parameter Settings for User Entity Instance: vga_pll:vga_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 39. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_0
 40. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_STF
 41. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_1
 42. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_2
 43. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_3
 44. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_4
 45. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_5
 50. Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_U
 51. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: VGA_port:VGA_port
 68. Parameter Settings for User Entity Instance: VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component
 69. altsyncram Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "VGA_port:VGA_port|dispmem:dispmem"
 71. Port Connectivity Checks: "VGA_port:VGA_port"
 72. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem"
 73. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem"
 74. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem"
 75. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem"
 76. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem"
 77. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem"
 78. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem"
 79. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem"
 80. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem"
 81. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem"
 82. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem"
 83. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem"
 84. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem"
 85. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem"
 86. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem"
 87. Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem"
 88. Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_U"
 89. Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_5"
 90. Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_3"
 91. Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_2"
 92. Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_1"
 93. Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_0"
 94. Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_4"
 95. Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_3"
 96. Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_2"
 97. Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_1"
 98. Port Connectivity Checks: "processor_6_stage:processor_6_stage|adder:adder_0"
 99. Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_STF"
100. Port Connectivity Checks: "processor_6_stage:processor_6_stage"
101. Port Connectivity Checks: "AES_riscv_connect:AES_riscv_connect|aes_decrypter:aes_decrypter"
102. Port Connectivity Checks: "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|key_expansion:key_exp"
103. Port Connectivity Checks: "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter"
104. Port Connectivity Checks: "vga_pll:vga_pll"
105. Post-Synthesis Netlist Statistics for Top Partition
106. Elapsed Time Per Partition
107. Analysis & Synthesis Messages
108. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 16 01:12:00 2025       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; system                                      ;
; Top-level Entity Name           ; system                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2078                                        ;
; Total pins                      ; 73                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,097,152                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; system             ; system             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                             ; Library ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/system.sv                                                                                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/system/rtl/system.sv                                                                             ;         ;
; ../rtl/register_up.sv                                                                                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/system/rtl/register_up.sv                                                                        ;         ;
; ../rtl/processor_6_stage.sv                                                                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv                                                                  ;         ;
; ../rtl/connect_riscv_vga.sv                                                                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/system/rtl/connect_riscv_vga.sv                                                                  ;         ;
; ../rtl/AES_riscv_connect.sv                                                                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv                                                                  ;         ;
; ../../burning_riscv_vga/rtl/reset_debouncer.sv                                                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv                                                         ;         ;
; ../../memory_write_VGA/rtl/vgamem.v                                                                    ; yes             ; User Wizard-Generated File             ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v                                                                    ;         ;
; ../../memory_write_VGA/rtl/dispmem.v                                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v                                                                   ;         ;
; ../../burning_riscv_vga/rtl/vga_pll.v                                                                  ; yes             ; User Wizard-Generated File             ; C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll.v                                                                  ; vga_pll ;
; ../../burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v                                                     ; vga_pll ;
; ../../burning_riscv_vga/rtl/VGA_port.sv                                                                ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv                                                                ;         ;
; ../../burning_riscv_vga/rtl/memory_write_VGA.sv                                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv                                                        ;         ;
; ../../single_cycle_processor/memory/rtl/memory.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v                                                       ;         ;
; ../../single_cycle_processor/opdecoder/rtl/opdecoder.sv                                                ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv                                                ;         ;
; ../../single_cycle_processor/flipflop/rtl/flip_flop.sv                                                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv                                                 ;         ;
; ../../single_cycle_processor/extend/rtl/extend.sv                                                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv                                                      ;         ;
; ../../single_cycle_processor/controller/rtl/controller.sv                                              ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv                                              ;         ;
; ../../single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv                                              ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv                                              ;         ;
; ../../single_cycle_processor/ALU/rtl/ALU.sv                                                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv                                                            ;         ;
; ../../single_cycle_processor/adder/rtl/adder.sv                                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv                                                        ;         ;
; ../../processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv                                             ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv                                             ;         ;
; ../../processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv                                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv                                     ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/aes_isbox.sv              ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/aes_isbox.sv              ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_sub_byte/verilog/rtl/inv_sub_byte.sv     ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_sub_byte/verilog/rtl/inv_sub_byte.sv     ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_shift_rows/verilog/rtl/inv_shift_rows.sv ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_shift_rows/verilog/rtl/inv_shift_rows.sv ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/inv_mix_column.sv ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/inv_mix_column.sv ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv         ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv   ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv   ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/memory/verilog/rtl/aes_sbox.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/memory/verilog/rtl/aes_sbox.sv               ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/sub_byte/verilog/rtl/sub_byte.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/sub_byte/verilog/rtl/sub_byte.sv             ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/shift_rows/verilog/rtl/shift_rows.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/shift_rows/verilog/rtl/shift_rows.sv         ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv         ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv        ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv        ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv   ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv   ;         ;
; ../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv   ; yes             ; User SystemVerilog HDL File            ; C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv   ;         ;
; altera_pll.v                                                                                           ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v                                                      ;         ;
; altsyncram.tdf                                                                                         ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;
; stratix_ram_block.inc                                                                                  ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;
; lpm_mux.inc                                                                                            ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; lpm_decode.inc                                                                                         ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;
; aglobal191.inc                                                                                         ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                    ;         ;
; a_rdenreg.inc                                                                                          ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;
; altrom.inc                                                                                             ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;
; altram.inc                                                                                             ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                        ;         ;
; altdpram.inc                                                                                           ; yes             ; Megafunction                           ; e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;
; db/altsyncram_5nq2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf                                                              ;         ;
; db/decode_8la.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/decode_8la.tdf                                                                   ;         ;
; db/decode_11a.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/decode_11a.tdf                                                                   ;         ;
; db/mux_ofb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/mux_ofb.tdf                                                                      ;         ;
; db/altsyncram_38t1.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_38t1.tdf                                                              ;         ;
; /users/pc/desktop/fyd/memory_write_vga/rtl/asciifonts.mif                                              ; yes             ; Auto-Found Memory Initialization File  ; /users/pc/desktop/fyd/memory_write_vga/rtl/asciifonts.mif                                                                ;         ;
; db/altsyncram_e2v2.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_e2v2.tdf                                                              ;         ;
; /users/pc/desktop/fyd/memory_write_vga/rtl/dispscreendata.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; /users/pc/desktop/fyd/memory_write_vga/rtl/dispscreendata.mif                                                            ;         ;
; db/decode_dla.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/decode_dla.tdf                                                                   ;         ;
; db/decode_61a.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/decode_61a.tdf                                                                   ;         ;
; db/mux_tfb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/PC/Desktop/fyd/system/synth/db/mux_tfb.tdf                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2743                                      ;
;                                             ;                                           ;
; Combinational ALUT usage for logic          ; 3684                                      ;
;     -- 7 input functions                    ; 16                                        ;
;     -- 6 input functions                    ; 1699                                      ;
;     -- 5 input functions                    ; 191                                       ;
;     -- 4 input functions                    ; 242                                       ;
;     -- <=3 input functions                  ; 1536                                      ;
;                                             ;                                           ;
; Dedicated logic registers                   ; 2078                                      ;
;                                             ;                                           ;
; I/O pins                                    ; 73                                        ;
; Total MLAB memory bits                      ; 0                                         ;
; Total block memory bits                     ; 2097152                                   ;
;                                             ;                                           ;
; Total DSP Blocks                            ; 0                                         ;
;                                             ;                                           ;
; Total PLLs                                  ; 1                                         ;
;     -- PLLs                                 ; 1                                         ;
;                                             ;                                           ;
; Maximum fan-out node                        ; reset_debouncer:reset_debouncer|sys_reset ;
; Maximum fan-out                             ; 2907                                      ;
; Total fan-out                               ; 29548                                     ;
; Average fan-out                             ; 4.74                                      ;
+---------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |system                                      ; 3684 (1)            ; 2078 (0)                  ; 2097152           ; 0          ; 73   ; 0            ; |system                                                                                                                                             ; system            ; work         ;
;    |VGA_port:VGA_port|                       ; 125 (101)           ; 76 (73)                   ; 524288            ; 0          ; 0    ; 0            ; |system|VGA_port:VGA_port                                                                                                                           ; VGA_port          ; work         ;
;       |dispmem:dispmem|                      ; 24 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |system|VGA_port:VGA_port|dispmem:dispmem                                                                                                           ; dispmem           ; work         ;
;          |altsyncram:altsyncram_component|   ; 24 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |system|VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component                                                                           ; altsyncram        ; work         ;
;             |altsyncram_e2v2:auto_generated| ; 24 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |system|VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated                                            ; altsyncram_e2v2   ; work         ;
;                |decode_61a:rden_decode_a|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated|decode_61a:rden_decode_a                   ; decode_61a        ; work         ;
;                |decode_61a:rden_decode_b|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated|decode_61a:rden_decode_b                   ; decode_61a        ; work         ;
;                |decode_dla:decode3|          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated|decode_dla:decode3                         ; decode_dla        ; work         ;
;    |connect_riscv_vga:connect_riscv_vga|     ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |system|connect_riscv_vga:connect_riscv_vga                                                                                                         ; connect_riscv_vga ; work         ;
;    |memory_write_VGA:memory_write_VGA|       ; 202 (202)           ; 163 (163)                 ; 524288            ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA                                                                                                           ; memory_write_VGA  ; work         ;
;       |vgamem:vga_memory_name[0].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[10].vgamem|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem                                                                         ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated          ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[11].vgamem|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem                                                                         ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated          ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[12].vgamem|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem                                                                         ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated          ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[13].vgamem|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem                                                                         ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated          ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[14].vgamem|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem                                                                         ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated          ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[15].vgamem|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem                                                                         ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component                                         ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated          ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[1].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[2].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[3].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[4].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[5].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[6].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[7].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[8].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;       |vgamem:vga_memory_name[9].vgamem|     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem                                                                          ; vgamem            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component                                          ; altsyncram        ; work         ;
;             |altsyncram_38t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated           ; altsyncram_38t1   ; work         ;
;    |processor_6_stage:processor_6_stage|     ; 3312 (264)          ; 1806 (0)                  ; 1048576           ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage                                                                                                         ; processor_6_stage ; work         ;
;       |ALU:ALU|                              ; 174 (174)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|ALU:ALU                                                                                                 ; ALU               ; work         ;
;       |adder:adder_0|                        ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|adder:adder_0                                                                                           ; adder             ; work         ;
;       |adder:adder_1|                        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|adder:adder_1                                                                                           ; adder             ; work         ;
;       |controller:controller|                ; 11 (3)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|controller:controller                                                                                   ; controller        ; work         ;
;          |opdecoder:opdecoder|               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|controller:controller|opdecoder:opdecoder                                                               ; opdecoder         ; work         ;
;       |extend:extend|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|extend:extend                                                                                           ; extend            ; work         ;
;       |flip_flop:flipflop_0|                 ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_0                                                                                    ; flip_flop         ; work         ;
;       |flip_flop:flipflop_1|                 ; 0 (0)               ; 95 (95)                   ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_1                                                                                    ; flip_flop         ; work         ;
;       |flip_flop:flipflop_2|                 ; 41 (41)             ; 174 (174)                 ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_2                                                                                    ; flip_flop         ; work         ;
;       |flip_flop:flipflop_3|                 ; 37 (37)             ; 196 (196)                 ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_3                                                                                    ; flip_flop         ; work         ;
;       |flip_flop:flipflop_4|                 ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_4                                                                                    ; flip_flop         ; work         ;
;       |flip_flop:flipflop_5|                 ; 32 (32)             ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_5                                                                                    ; flip_flop         ; work         ;
;       |flip_flop:flipflop_STF|               ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_STF                                                                                  ; flip_flop         ; work         ;
;       |flip_flop:flipflop_U|                 ; 0 (0)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_U                                                                                    ; flip_flop         ; work         ;
;       |forwardingunit_up:forwardingunit_up|  ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|forwardingunit_up:forwardingunit_up                                                                     ; forwardingunit_up ; work         ;
;       |hazardUnit_up:hazardUnit_up|          ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|hazardUnit_up:hazardUnit_up                                                                             ; hazardUnit_up     ; work         ;
;       |memory:memory_0|                      ; 14 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_0                                                                                         ; memory            ; work         ;
;          |altsyncram:altsyncram_component|   ; 14 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component                                                         ; altsyncram        ; work         ;
;             |altsyncram_5nq2:auto_generated| ; 14 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2   ; work         ;
;                |decode_8la:decode3|          ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_8la:decode3       ; decode_8la        ; work         ;
;       |memory:memory_1|                      ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_1                                                                                         ; memory            ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component                                                         ; altsyncram        ; work         ;
;             |altsyncram_5nq2:auto_generated| ; 1 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2   ; work         ;
;                |decode_11a:rden_decode_a|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_a ; decode_11a        ; work         ;
;       |memory:memory_2|                      ; 6 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_2                                                                                         ; memory            ; work         ;
;          |altsyncram:altsyncram_component|   ; 6 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component                                                         ; altsyncram        ; work         ;
;             |altsyncram_5nq2:auto_generated| ; 6 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2   ; work         ;
;                |decode_11a:rden_decode_a|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_a ; decode_11a        ; work         ;
;                |decode_11a:rden_decode_b|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_b ; decode_11a        ; work         ;
;       |memory:memory_3|                      ; 1 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_3                                                                                         ; memory            ; work         ;
;          |altsyncram:altsyncram_component|   ; 1 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component                                                         ; altsyncram        ; work         ;
;             |altsyncram_5nq2:auto_generated| ; 1 (0)               ; 4 (4)                     ; 262144            ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated                          ; altsyncram_5nq2   ; work         ;
;                |decode_11a:rden_decode_b|    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_b ; decode_11a        ; work         ;
;       |register_up:register_up|              ; 2630 (2630)         ; 1058 (1058)               ; 0                 ; 0          ; 0    ; 0            ; |system|processor_6_stage:processor_6_stage|register_up:register_up                                                                                 ; register_up       ; work         ;
;    |reset_debouncer:reset_debouncer|         ; 29 (29)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |system|reset_debouncer:reset_debouncer                                                                                                             ; reset_debouncer   ; work         ;
;    |vga_pll:vga_pll|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|vga_pll:vga_pll                                                                                                                             ; vga_pll           ; vga_pll      ;
;       |vga_pll_0002:vga_pll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|vga_pll:vga_pll|vga_pll_0002:vga_pll_inst                                                                                                   ; vga_pll_0002      ; vga_pll      ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|vga_pll:vga_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                                                           ; altera_pll        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------------------+
; Name                                                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------------------+
; VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated|ALTSYNCRAM                                   ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 4096         ; 8            ; --           ; --           ; 32768  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif     ;
; processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM                 ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif                                                      ;
; processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM                 ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif                                                      ;
; processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM                 ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif                                                      ;
; processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|ALTSYNCRAM                 ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; Riscvt.mif                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File                                                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |system|VGA_port:VGA_port|dispmem:dispmem                                   ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v             ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem  ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |system|memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v              ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |system|processor_6_stage:processor_6_stage|memory:memory_0                 ; C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |system|processor_6_stage:processor_6_stage|memory:memory_1                 ; C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |system|processor_6_stage:processor_6_stage|memory:memory_2                 ; C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |system|processor_6_stage:processor_6_stage|memory:memory_3                 ; C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v ;
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |system|vga_pll:vga_pll                                                     ; C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll.v            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |system|VGA_port:VGA_port|Q                          ;
+--------+------+-------+------+-------+------+-------+-------+--------+
; Name   ; Q.VS ; Q.VFP ; Q.HS ; Q.HFP ; Q.HA ; Q.HBP ; Q.VBP ; Q.IDLE ;
+--------+------+-------+------+-------+------+-------+-------+--------+
; Q.IDLE ; 0    ; 0     ; 0    ; 0     ; 0    ; 0     ; 0     ; 0      ;
; Q.VBP  ; 0    ; 0     ; 0    ; 0     ; 0    ; 0     ; 1     ; 1      ;
; Q.HBP  ; 0    ; 0     ; 0    ; 0     ; 0    ; 1     ; 0     ; 1      ;
; Q.HA   ; 0    ; 0     ; 0    ; 0     ; 1    ; 0     ; 0     ; 1      ;
; Q.HFP  ; 0    ; 0     ; 0    ; 1     ; 0    ; 0     ; 0     ; 1      ;
; Q.HS   ; 0    ; 0     ; 1    ; 0     ; 0    ; 0     ; 0     ; 1      ;
; Q.VFP  ; 0    ; 1     ; 0    ; 0     ; 0    ; 0     ; 0     ; 1      ;
; Q.VS   ; 1    ; 0     ; 0    ; 0     ; 0    ; 0     ; 0     ; 1      ;
+--------+------+-------+------+-------+------+-------+-------+--------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |system|reset_debouncer:reset_debouncer|current_state     ;
+------------------+------------------+------------------+------------------+
; Name             ; current_state.00 ; current_state.10 ; current_state.01 ;
+------------------+------------------+------------------+------------------+
; current_state.00 ; 0                ; 0                ; 0                ;
; current_state.01 ; 1                ; 0                ; 1                ;
; current_state.10 ; 1                ; 1                ; 0                ;
+------------------+------------------+------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[0..63]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ;
; processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ;
; processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[1] ;
; processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ;
; processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ;
; processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_a[0] ;
; processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ;
; processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ;
; processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[1] ;
; processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ;
; processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ;
; processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ; Merged with processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|address_reg_b[0] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[98,102]                                                                  ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[94]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[97,99,101,103,105]                                                       ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[95]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[104]                                                                     ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[96]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_1|q[43]                                                                      ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_1|q[11]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_1|q[44]                                                                      ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_1|q[12]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[100]                                                                     ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[95]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[215]                                                                     ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[212]                                                                     ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[73]                                                                      ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[33]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[72]                                                                      ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[32]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[21..31]                                                                  ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[20]                                                                      ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[43]                                                                      ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[112]                                                                     ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[42]                                                                      ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[111]                                                                     ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[95,96]                                                                   ; Merged with processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[94]                                                                      ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][31]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][30]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][29]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][28]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][27]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][26]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][25]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][24]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][23]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][22]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][21]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][20]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][19]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][18]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][17]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][16]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][15]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][14]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][13]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][12]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][10]                                                         ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][9]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][8]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][6]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][5]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][4]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][2]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][1]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][0]                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; VGA_port:VGA_port|Q~4                                                                                                               ; Lost fanout                                                                                                                                     ;
; VGA_port:VGA_port|Q~5                                                                                                               ; Lost fanout                                                                                                                                     ;
; VGA_port:VGA_port|Q~6                                                                                                               ; Lost fanout                                                                                                                                     ;
; memory_write_VGA:memory_write_VGA|row_offset[5..7]                                                                                  ; Lost fanout                                                                                                                                     ;
; memory_write_VGA:memory_write_VGA|count_wr[5]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                          ;
; Total Number of Removed Registers = 144                                                                                             ;                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[32] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[0],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][0]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[33] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[1],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][1]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[34] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[2],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][2]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[35] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[3],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][3]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[36] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[4],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][4]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[37] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[5],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][5]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[38] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[6],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][6]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[39] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[7],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][7]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[40] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[8],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][8]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[41] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[9],              ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][9]  ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[42] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[10],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][10] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[43] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[11],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][11] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[44] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[12],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][12] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[45] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[13],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][13] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[46] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[14],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][14] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[47] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[15],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][15] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[48] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[16],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][16] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[49] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[17],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][17] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[50] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[18],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][18] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[51] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[19],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][19] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[52] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[20],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][20] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[53] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[21],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][21] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[54] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[22],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][22] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[55] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[23],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][23] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[56] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[24],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][24] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[57] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[25],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][25] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[58] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[26],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][26] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[59] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[27],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][27] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[60] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[28],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][28] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[61] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[29],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][29] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[62] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[30],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][30] ;
; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[63] ; Stuck at GND              ; processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[31],             ;
;                                                                ; due to stuck port data_in ; processor_6_stage:processor_6_stage|register_up:register_up|reg_temp[0][31] ;
; memory_write_VGA:memory_write_VGA|row_offset[7]                ; Lost Fanouts              ; memory_write_VGA:memory_write_VGA|row_offset[6],                            ;
;                                                                ;                           ; memory_write_VGA:memory_write_VGA|row_offset[5]                             ;
+----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2078  ;
; Number of registers using Synchronous Clear  ; 2015  ;
; Number of registers using Synchronous Load   ; 59    ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 351   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |system|reset_debouncer:reset_debouncer|count[16]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |system|VGA_port:VGA_port|vert_activ[0]                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |system|memory_write_VGA:memory_write_VGA|count_wr[4]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |system|memory_write_VGA:memory_write_VGA|row_offset[3]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[65]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[151]                           ;
; 3:1                ; 254 bits  ; 508 LEs       ; 0 LEs                ; 508 LEs                ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[52]                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |system|VGA_port:VGA_port|horz_activ[0]                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |system|VGA_port:VGA_port|vert_count[2]                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |system|VGA_port:VGA_port|horz_count[7]                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |system|memory_write_VGA:memory_write_VGA|col_offset[1]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_3|q[191]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_5|q[105]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[211]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[89]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[78]                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[83]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_0|q[0]                             ;
; 5:1                ; 17 bits   ; 51 LEs        ; 0 LEs                ; 51 LEs                 ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_0|q[21]                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |system|connect_riscv_vga:connect_riscv_vga|ascii[0]                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |system|processor_6_stage:processor_6_stage|flip_flop:flipflop_2|q[210]                           ;
; 34:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |system|processor_6_stage:processor_6_stage|register_up:register_up|read_data1[7]                 ;
; 34:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |system|processor_6_stage:processor_6_stage|register_up:register_up|read_data2[22]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[28][17]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|PCNext[13]                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|PCNext[12]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|forwardingunit_up:forwardingunit_up|forword_path_A[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|forwardingunit_up:forwardingunit_up|forword_path_B[0] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|B32[9]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[31][18]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[30][12]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[29][12]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[27][11]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[26][6]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[25][2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[24][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[23][22]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[22][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[21][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[20][13]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[19][0]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[18][13]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[17][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[16][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[15][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[14][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[13][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[12][15]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[11][9]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[10][13]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[9][15]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[8][31]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[7][5]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[6][0]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[5][15]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[4][11]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[3][7]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[2][6]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[1][14]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|register_up:register_up|register[0][1]                ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; No         ; |system|processor_6_stage:processor_6_stage|ALU:ALU|Mux17                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|WriteDataW[26]                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |system|processor_6_stage:processor_6_stage|Instr[0]                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |system|memory_write_VGA:memory_write_VGA|Mux0                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_debouncer:reset_debouncer ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; reset_hold     ; 5000  ; Signed Integer                                      ;
; reset_take     ; 50000 ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:vga_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                           ;
+--------------------------------------+------------------------+------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                         ;
; fractional_vco_multiplier            ; false                  ; String                                         ;
; pll_type                             ; General                ; String                                         ;
; pll_subtype                          ; General                ; String                                         ;
; number_of_clocks                     ; 1                      ; Signed Integer                                 ;
; operation_mode                       ; direct                 ; String                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                 ;
; data_rate                            ; 0                      ; Signed Integer                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                 ;
; output_clock_frequency0              ; 65.000000 MHz          ; String                                         ;
; phase_shift0                         ; 0 ps                   ; String                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency1              ; 0 MHz                  ; String                                         ;
; phase_shift1                         ; 0 ps                   ; String                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                         ;
; phase_shift2                         ; 0 ps                   ; String                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                         ;
; phase_shift3                         ; 0 ps                   ; String                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                         ;
; phase_shift4                         ; 0 ps                   ; String                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                         ;
; phase_shift5                         ; 0 ps                   ; String                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                         ;
; phase_shift6                         ; 0 ps                   ; String                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                         ;
; phase_shift7                         ; 0 ps                   ; String                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                         ;
; phase_shift8                         ; 0 ps                   ; String                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                         ;
; phase_shift9                         ; 0 ps                   ; String                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                         ;
; phase_shift10                        ; 0 ps                   ; String                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                         ;
; phase_shift11                        ; 0 ps                   ; String                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                         ;
; phase_shift12                        ; 0 ps                   ; String                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                         ;
; phase_shift13                        ; 0 ps                   ; String                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                         ;
; phase_shift14                        ; 0 ps                   ; String                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                         ;
; phase_shift15                        ; 0 ps                   ; String                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                         ;
; phase_shift16                        ; 0 ps                   ; String                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                         ;
; phase_shift17                        ; 0 ps                   ; String                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                 ;
; clock_name_0                         ;                        ; String                                         ;
; clock_name_1                         ;                        ; String                                         ;
; clock_name_2                         ;                        ; String                                         ;
; clock_name_3                         ;                        ; String                                         ;
; clock_name_4                         ;                        ; String                                         ;
; clock_name_5                         ;                        ; String                                         ;
; clock_name_6                         ;                        ; String                                         ;
; clock_name_7                         ;                        ; String                                         ;
; clock_name_8                         ;                        ; String                                         ;
; clock_name_global_0                  ; false                  ; String                                         ;
; clock_name_global_1                  ; false                  ; String                                         ;
; clock_name_global_2                  ; false                  ; String                                         ;
; clock_name_global_3                  ; false                  ; String                                         ;
; clock_name_global_4                  ; false                  ; String                                         ;
; clock_name_global_5                  ; false                  ; String                                         ;
; clock_name_global_6                  ; false                  ; String                                         ;
; clock_name_global_7                  ; false                  ; String                                         ;
; clock_name_global_8                  ; false                  ; String                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                 ;
; pll_slf_rst                          ; false                  ; String                                         ;
; pll_bw_sel                           ; low                    ; String                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                         ;
+--------------------------------------+------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_STF ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 33    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 107   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 217   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 209   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_4 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 106   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; Riscvt.mif           ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5nq2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_5 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 168   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_6_stage:processor_6_stage|flip_flop:flipflop_U ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                         ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                      ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_B                            ; 1                                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                      ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                      ;
+------------------------------------+-------------------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                          ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                       ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_B                            ; 1                                                           ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                       ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                          ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                       ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_B                            ; 1                                                           ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                       ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                          ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                       ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_B                            ; 1                                                           ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                       ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                          ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                       ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_B                            ; 1                                                           ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                       ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                          ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                       ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_B                            ; 1                                                           ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                       ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                                       ; Type                                          ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                           ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                         ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                           ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                                 ; Untyped                                       ;
; WIDTH_A                            ; 8                                                           ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                                                          ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                                                        ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                        ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_B                            ; 1                                                           ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                           ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                           ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                                      ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                      ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                      ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                      ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                                        ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                        ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                        ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                           ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                           ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                        ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                           ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                        ; Untyped                                       ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                      ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                           ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                      ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                             ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                                       ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                       ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                           ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                                   ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_38t1                                             ; Untyped                                       ;
+------------------------------------+-------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_port:VGA_port ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_ACTIVE       ; 1024  ; Signed Integer                        ;
; H_SYNC         ; 136   ; Signed Integer                        ;
; H_BACK_PORCH   ; 160   ; Signed Integer                        ;
; H_FRONT_PORCH  ; 24    ; Signed Integer                        ;
; V_ACTIVE       ; 768   ; Signed Integer                        ;
; V_SYNC         ; 6     ; Signed Integer                        ;
; V_BACK_PORCH   ; 29    ; Signed Integer                        ;
; V_FRONT_PORCH  ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component        ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                           ; Type           ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                               ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                 ; Untyped        ;
; WIDTH_A                            ; 8                                                               ; Signed Integer ;
; WIDTHAD_A                          ; 16                                                              ; Signed Integer ;
; NUMWORDS_A                         ; 65536                                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WIDTH_B                            ; 8                                                               ; Signed Integer ;
; WIDTHAD_B                          ; 16                                                              ; Signed Integer ;
; NUMWORDS_B                         ; 65536                                                           ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK0                                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                               ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                               ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; INIT_FILE                          ; C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_e2v2                                                 ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                                  ;
; Entity Instance                           ; processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 32768                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 32768                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; processor_6_stage:processor_6_stage|memory:memory_1|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 32768                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 32768                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; processor_6_stage:processor_6_stage|memory:memory_2|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 32768                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 32768                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; processor_6_stage:processor_6_stage|memory:memory_3|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 32768                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 32768                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component                                   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "VGA_port:VGA_port|dispmem:dispmem" ;
+--------+--------+----------+----------------------------------+
; Port   ; Type   ; Severity ; Details                          ;
+--------+--------+----------+----------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                     ;
; wren_a ; Input  ; Info     ; Stuck at GND                     ;
; q_b    ; Output ; Info     ; Explicitly unconnected           ;
+--------+--------+----------+----------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "VGA_port:VGA_port" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; start ; Input ; Info     ; Stuck at GND       ;
+-------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[15].vgamem" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; address[3..0] ; Input ; Info     ; Stuck at VCC                                                 ;
; data          ; Input ; Info     ; Stuck at GND                                                 ;
; wren          ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[14].vgamem" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; address[3..1] ; Input ; Info     ; Stuck at VCC                                                 ;
; address[0]    ; Input ; Info     ; Stuck at GND                                                 ;
; data          ; Input ; Info     ; Stuck at GND                                                 ;
; wren          ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[13].vgamem" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; address[3..2] ; Input ; Info     ; Stuck at VCC                                                 ;
; address[1]    ; Input ; Info     ; Stuck at GND                                                 ;
; address[0]    ; Input ; Info     ; Stuck at VCC                                                 ;
; data          ; Input ; Info     ; Stuck at GND                                                 ;
; wren          ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[12].vgamem" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; address[3..2] ; Input ; Info     ; Stuck at VCC                                                 ;
; address[1..0] ; Input ; Info     ; Stuck at GND                                                 ;
; data          ; Input ; Info     ; Stuck at GND                                                 ;
; wren          ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[11].vgamem" ;
+---------------+-------+----------+--------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                      ;
+---------------+-------+----------+--------------------------------------------------------------+
; address[1..0] ; Input ; Info     ; Stuck at VCC                                                 ;
; address[3]    ; Input ; Info     ; Stuck at VCC                                                 ;
; address[2]    ; Input ; Info     ; Stuck at GND                                                 ;
; data          ; Input ; Info     ; Stuck at GND                                                 ;
; wren          ; Input ; Info     ; Stuck at GND                                                 ;
+---------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[10].vgamem" ;
+------------+-------+----------+-----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                         ;
+------------+-------+----------+-----------------------------------------------------------------+
; address[3] ; Input ; Info     ; Stuck at VCC                                                    ;
; address[2] ; Input ; Info     ; Stuck at GND                                                    ;
; address[1] ; Input ; Info     ; Stuck at VCC                                                    ;
; address[0] ; Input ; Info     ; Stuck at GND                                                    ;
; data       ; Input ; Info     ; Stuck at GND                                                    ;
; wren       ; Input ; Info     ; Stuck at GND                                                    ;
+------------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[9].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[2..1] ; Input ; Info     ; Stuck at GND                                                ;
; address[3]    ; Input ; Info     ; Stuck at VCC                                                ;
; address[0]    ; Input ; Info     ; Stuck at VCC                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[8].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[2..0] ; Input ; Info     ; Stuck at GND                                                ;
; address[3]    ; Input ; Info     ; Stuck at VCC                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[7].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[2..0] ; Input ; Info     ; Stuck at VCC                                                ;
; address[3]    ; Input ; Info     ; Stuck at GND                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[6].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[2..1] ; Input ; Info     ; Stuck at VCC                                                ;
; address[3]    ; Input ; Info     ; Stuck at GND                                                ;
; address[0]    ; Input ; Info     ; Stuck at GND                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[5].vgamem" ;
+------------+-------+----------+----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                        ;
+------------+-------+----------+----------------------------------------------------------------+
; address[3] ; Input ; Info     ; Stuck at GND                                                   ;
; address[2] ; Input ; Info     ; Stuck at VCC                                                   ;
; address[1] ; Input ; Info     ; Stuck at GND                                                   ;
; address[0] ; Input ; Info     ; Stuck at VCC                                                   ;
; data       ; Input ; Info     ; Stuck at GND                                                   ;
; wren       ; Input ; Info     ; Stuck at GND                                                   ;
+------------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[4].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[1..0] ; Input ; Info     ; Stuck at GND                                                ;
; address[3]    ; Input ; Info     ; Stuck at GND                                                ;
; address[2]    ; Input ; Info     ; Stuck at VCC                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[3].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[1..0] ; Input ; Info     ; Stuck at VCC                                                ;
; address[3..2] ; Input ; Info     ; Stuck at GND                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[2].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[3..2] ; Input ; Info     ; Stuck at GND                                                ;
; address[1]    ; Input ; Info     ; Stuck at VCC                                                ;
; address[0]    ; Input ; Info     ; Stuck at GND                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[1].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[3..1] ; Input ; Info     ; Stuck at GND                                                ;
; address[0]    ; Input ; Info     ; Stuck at VCC                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem" ;
+---------------+-------+----------+-------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                     ;
+---------------+-------+----------+-------------------------------------------------------------+
; address[3..0] ; Input ; Info     ; Stuck at GND                                                ;
; data          ; Input ; Info     ; Stuck at GND                                                ;
; wren          ; Input ; Info     ; Stuck at GND                                                ;
+---------------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_U" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; ST   ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_5" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; ST   ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_3" ;
+-----------------+-------+----------+--------------------------------------------+
; Port            ; Type  ; Severity ; Details                                    ;
+-----------------+-------+----------+--------------------------------------------+
; aclr            ; Input ; Info     ; Stuck at GND                               ;
; address_a[1..0] ; Input ; Info     ; Stuck at VCC                               ;
; address_b[1..0] ; Input ; Info     ; Stuck at VCC                               ;
; data_a          ; Input ; Info     ; Stuck at GND                               ;
; wren_a          ; Input ; Info     ; Stuck at GND                               ;
+-----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_2" ;
+--------------+-------+----------+-----------------------------------------------+
; Port         ; Type  ; Severity ; Details                                       ;
+--------------+-------+----------+-----------------------------------------------+
; aclr         ; Input ; Info     ; Stuck at GND                                  ;
; address_a[1] ; Input ; Info     ; Stuck at VCC                                  ;
; address_a[0] ; Input ; Info     ; Stuck at GND                                  ;
; address_b[1] ; Input ; Info     ; Stuck at VCC                                  ;
; address_b[0] ; Input ; Info     ; Stuck at GND                                  ;
; data_a       ; Input ; Info     ; Stuck at GND                                  ;
; wren_a       ; Input ; Info     ; Stuck at GND                                  ;
+--------------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_1" ;
+--------------+-------+----------+-----------------------------------------------+
; Port         ; Type  ; Severity ; Details                                       ;
+--------------+-------+----------+-----------------------------------------------+
; aclr         ; Input ; Info     ; Stuck at GND                                  ;
; address_a[1] ; Input ; Info     ; Stuck at GND                                  ;
; address_a[0] ; Input ; Info     ; Stuck at VCC                                  ;
; address_b[1] ; Input ; Info     ; Stuck at GND                                  ;
; address_b[0] ; Input ; Info     ; Stuck at VCC                                  ;
; data_a       ; Input ; Info     ; Stuck at GND                                  ;
; wren_a       ; Input ; Info     ; Stuck at GND                                  ;
+--------------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|memory:memory_0" ;
+-----------------+-------+----------+--------------------------------------------+
; Port            ; Type  ; Severity ; Details                                    ;
+-----------------+-------+----------+--------------------------------------------+
; aclr            ; Input ; Info     ; Stuck at GND                               ;
; address_a[1..0] ; Input ; Info     ; Stuck at GND                               ;
; address_b[1..0] ; Input ; Info     ; Stuck at GND                               ;
; data_a          ; Input ; Info     ; Stuck at GND                               ;
; wren_a          ; Input ; Info     ; Stuck at GND                               ;
+-----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_4"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ST        ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[69..38] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[102]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_3" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; ST   ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_2"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_1"                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[10..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|adder:adder_0" ;
+------------+-------+----------+-----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                       ;
+------------+-------+----------+-----------------------------------------------+
; in2[31..3] ; Input ; Info     ; Stuck at GND                                  ;
; in2[1..0]  ; Input ; Info     ; Stuck at GND                                  ;
; in2[2]     ; Input ; Info     ; Stuck at VCC                                  ;
+------------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage|flip_flop:flipflop_STF" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; ST   ; Input ; Info     ; Stuck at GND                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_6_stage:processor_6_stage"                                                               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; register_29[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_30[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_31[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_riscv_connect:AES_riscv_connect|aes_decrypter:aes_decrypter"                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|key_expansion:key_exp" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter"                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_pll:vga_pll"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2078                        ;
;     CLR               ; 8                           ;
;     ENA               ; 11                          ;
;     ENA SCLR          ; 315                         ;
;     ENA SCLR SLD      ; 25                          ;
;     SCLR              ; 1643                        ;
;     SCLR SLD          ; 32                          ;
;     SLD               ; 2                           ;
;     plain             ; 42                          ;
; arriav_lcell_comb     ; 3685                        ;
;     arith             ; 180                         ;
;         1 data inputs ; 114                         ;
;         2 data inputs ; 66                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 3457                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 818                         ;
;         3 data inputs ; 504                         ;
;         4 data inputs ; 242                         ;
;         5 data inputs ; 191                         ;
;         6 data inputs ; 1699                        ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 73                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 9.50                        ;
; Average LUT depth     ; 4.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Jun 16 01:10:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/system.sv
    Info (12023): Found entity 1: system File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/register_up.sv
    Info (12023): Found entity 1: register_up File: C:/Users/PC/Desktop/fyd/system/rtl/register_up.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/processor_6_stage.sv
    Info (12023): Found entity 1: processor_6_stage File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/connect_riscv_vga.sv
    Info (12023): Found entity 1: connect_riscv_vga File: C:/Users/PC/Desktop/fyd/system/rtl/connect_riscv_vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/aes_riscv_connect.sv
    Info (12023): Found entity 1: AES_riscv_connect File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/aes_data_mem.v
    Info (12023): Found entity 1: AES_DATA_mem File: C:/Users/PC/Desktop/fyd/system/rtl/AES_DATA_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv
    Info (12023): Found entity 1: reset_debouncer File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/memory_write_vga/rtl/vgamem.v
    Info (12023): Found entity 1: vgamem File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/memory_write_vga/rtl/dispmem_1.v
    Info (12023): Found entity 1: dispmem_1 File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/memory_write_vga/rtl/dispmem.v
    Info (12023): Found entity 1: dispmem File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_port.sv
    Info (12023): Found entity 1: VGA_port File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/memory_write_vga.sv
    Info (12023): Found entity 1: memory_write_VGA File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/memory/rtl/memory.v
    Info (12023): Found entity 1: memory File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv
    Info (12023): Found entity 1: opdecoder File: C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv
    Info (12023): Found entity 1: flip_flop File: C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv
    Info (12023): Found entity 1: ALUdecoder File: C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv
    Info (12023): Found entity 1: hazardUnit_up File: C:/Users/PC/Desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv
    Info (12023): Found entity 1: forwardingunit_up File: C:/Users/PC/Desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/memory/verilog/rtl/aes_isbox.sv
    Info (12023): Found entity 1: aes_isbox File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/aes_isbox.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_sub_byte/verilog/rtl/inv_sub_byte.sv
    Info (12023): Found entity 1: inv_sub_byte File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_sub_byte/verilog/rtl/inv_sub_byte.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_shift_rows/verilog/rtl/inv_shift_rows.sv
    Info (12023): Found entity 1: inv_shift_rows File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_shift_rows/verilog/rtl/inv_shift_rows.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_mix_column/verilog/rtl/inv_mix_column.sv
    Info (12023): Found entity 1: inv_mix_column File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/inv_mix_column.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_mix_column/verilog/rtl/gf_mul.sv
    Info (12023): Found entity 1: gf_mul File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_add_round_key/verilog/rtl/add_round_key.sv
    Info (12023): Found entity 1: inv_add_round_key File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_add_round_key/verilog/rtl/add_round_key.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/aes_decrypter/verilog/rtl/aes_decrypter.sv
    Info (12023): Found entity 1: aes_decrypter File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/memory/verilog/rtl/aes_sbox.sv
    Info (12023): Found entity 1: aes_sbox File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/memory/verilog/rtl/aes_sbox.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/sub_byte/verilog/rtl/sub_byte.sv
    Info (12023): Found entity 1: sub_byte File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/sub_byte/verilog/rtl/sub_byte.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/shift_rows/verilog/rtl/shift_rows.sv
    Info (12023): Found entity 1: shift_rows File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/shift_rows/verilog/rtl/shift_rows.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/mix_column/verilog/rtl/mix_column.sv
    Info (12023): Found entity 1: mix_column File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv Line: 1
Info (15248): File "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/gf_mul.sv" is a duplicate of already analyzed file "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/mix_column/verilog/rtl/gf_mul.sv
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/key_expansion/verilog/rtl/sub_word.sv
    Info (12023): Found entity 1: sub_word File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/key_expansion/verilog/rtl/key_expansion.sv
    Info (12023): Found entity 1: key_expansion File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/aes_encrypter/verilog/rtl/aes_encrypter.sv
    Info (12023): Found entity 1: aes_encrypter File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/add_round_key/verilog/rtl/add_round_key.sv
    Info (12023): Found entity 1: add_round_key File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/add_round_key/verilog/rtl/add_round_key.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at AES_riscv_connect.sv(210): created implicit net for "valid_out_en" File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 210
Warning (10236): Verilog HDL Implicit Net warning at AES_riscv_connect.sv(220): created implicit net for "valid_out_de" File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 220
Info (12127): Elaborating entity "system" for the top level hierarchy
Warning (10034): Output port "HEX0" at system.sv(4) has no driver File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
Warning (10034): Output port "HEX1" at system.sv(5) has no driver File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
Warning (10034): Output port "HEX2" at system.sv(6) has no driver File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
Warning (10034): Output port "HEX3" at system.sv(7) has no driver File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
Warning (10034): Output port "HEX4" at system.sv(8) has no driver File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
Warning (10034): Output port "HEX5" at system.sv(9) has no driver File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
Info (12128): Elaborating entity "reset_debouncer" for hierarchy "reset_debouncer:reset_debouncer" File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 49
Warning (10230): Verilog HDL assignment warning at reset_debouncer.sv(89): truncated value with size 32 to match size of target (20) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv Line: 89
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_pll:vga_pll" File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 56
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vga_pll:vga_pll|vga_pll_0002:vga_pll_inst" File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_pll:vga_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_pll:vga_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_pll:vga_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "AES_riscv_connect" for hierarchy "AES_riscv_connect:AES_riscv_connect" File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 71
Warning (10858): Verilog HDL warning at AES_riscv_connect.sv(29): object read_data_0 used but never assigned File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 29
Warning (10858): Verilog HDL warning at AES_riscv_connect.sv(30): object read_data_1 used but never assigned File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 30
Warning (10858): Verilog HDL warning at AES_riscv_connect.sv(31): object read_data_2 used but never assigned File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 31
Warning (10036): Verilog HDL or VHDL warning at AES_riscv_connect.sv(39): object "aes_encrypt_3d" assigned a value but never read File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at AES_riscv_connect.sv(43): object "aes_decrypt_3d" assigned a value but never read File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 43
Warning (10230): Verilog HDL assignment warning at AES_riscv_connect.sv(68): truncated value with size 32 to match size of target (10) File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 68
Warning (10230): Verilog HDL assignment warning at AES_riscv_connect.sv(116): truncated value with size 32 to match size of target (14) File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 116
Warning (10230): Verilog HDL assignment warning at AES_riscv_connect.sv(135): truncated value with size 32 to match size of target (14) File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 135
Warning (10230): Verilog HDL assignment warning at AES_riscv_connect.sv(136): truncated value with size 32 to match size of target (14) File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 136
Warning (10030): Net "read_data_0" at AES_riscv_connect.sv(29) has no driver or initial value, using a default initial value '0' File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 29
Warning (10030): Net "read_data_1" at AES_riscv_connect.sv(30) has no driver or initial value, using a default initial value '0' File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 30
Warning (10030): Net "read_data_2" at AES_riscv_connect.sv(31) has no driver or initial value, using a default initial value '0' File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 31
Info (12128): Elaborating entity "aes_encrypter" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter" File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 211
Info (12128): Elaborating entity "key_expansion" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|key_expansion:key_exp" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv Line: 20
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "exp_key" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tmp2_reg" into its bus
Info (12128): Elaborating entity "sub_word" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|key_expansion:key_exp|sub_word:sub_word_gen[0].sub_word_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv Line: 36
Info (12128): Elaborating entity "aes_sbox" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|key_expansion:key_exp|sub_word:sub_word_gen[0].sub_word_inst|aes_sbox:subsword[0].sboxx" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv Line: 20
Info (12128): Elaborating entity "sub_byte" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|sub_byte:aes_rounds[0].sub_byte_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv Line: 41
Info (12128): Elaborating entity "shift_rows" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|shift_rows:aes_rounds[0].shift_rows_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv Line: 46
Info (12128): Elaborating entity "mix_column" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|mix_column:aes_rounds[0].mix_column_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv Line: 51
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mul_mat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mul" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "const_mat" into its bus
Info (12128): Elaborating entity "gf_mul" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_encrypter:aes_encrypter|mix_column:aes_rounds[0].mix_column_inst|gf_mul:row_loop[0].col_loop[0].mul_loop[0].gf_mul_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv Line: 34
Info (12128): Elaborating entity "aes_decrypter" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_decrypter:aes_decrypter" File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 221
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "key_storage" into its bus
Info (12128): Elaborating entity "inv_shift_rows" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_decrypter:aes_decrypter|inv_shift_rows:aes_rounds[0].inv_shift_rows_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv Line: 72
Info (12128): Elaborating entity "inv_sub_byte" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_decrypter:aes_decrypter|inv_sub_byte:aes_rounds[0].inv_sub_byte_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv Line: 76
Info (12128): Elaborating entity "aes_isbox" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_decrypter:aes_decrypter|inv_sub_byte:aes_rounds[0].inv_sub_byte_inst|aes_isbox:substitute[0].isboxx" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_sub_byte/verilog/rtl/inv_sub_byte.sv Line: 22
Info (12128): Elaborating entity "inv_mix_column" for hierarchy "AES_riscv_connect:AES_riscv_connect|aes_decrypter:aes_decrypter|inv_mix_column:aes_rounds[0].inv_mix_column_inst" File: C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mul_mat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "mul" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "inv_const_mat" into its bus
Info (12128): Elaborating entity "processor_6_stage" for hierarchy "processor_6_stage:processor_6_stage" File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 84
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_0" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 129
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_STF" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 137
Info (12128): Elaborating entity "adder" for hierarchy "processor_6_stage:processor_6_stage|adder:adder_0" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 145
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_1" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 153
Info (12128): Elaborating entity "controller" for hierarchy "processor_6_stage:processor_6_stage|controller:controller" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 171
Info (12128): Elaborating entity "opdecoder" for hierarchy "processor_6_stage:processor_6_stage|controller:controller|opdecoder:opdecoder" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv Line: 37
Info (12128): Elaborating entity "ALUdecoder" for hierarchy "processor_6_stage:processor_6_stage|controller:controller|ALUdecoder:ALUdecoder" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv Line: 46
Info (12128): Elaborating entity "register_up" for hierarchy "processor_6_stage:processor_6_stage|register_up:register_up" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 187
Info (12128): Elaborating entity "extend" for hierarchy "processor_6_stage:processor_6_stage|extend:extend" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 193
Info (12128): Elaborating entity "hazardUnit_up" for hierarchy "processor_6_stage:processor_6_stage|hazardUnit_up:hazardUnit_up" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 210
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_2" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 220
Info (12128): Elaborating entity "forwardingunit_up" for hierarchy "processor_6_stage:processor_6_stage|forwardingunit_up:forwardingunit_up" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 237
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_3" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 249
Info (12128): Elaborating entity "ALU" for hierarchy "processor_6_stage:processor_6_stage|ALU:ALU" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 258
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_4" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 279
Info (12128): Elaborating entity "memory" for hierarchy "processor_6_stage:processor_6_stage|memory:memory_0" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 292
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 101
Info (12130): Elaborated megafunction instantiation "processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 101
Info (12133): Instantiated megafunction "processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Riscvt.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nq2.tdf
    Info (12023): Found entity 1: altsyncram_5nq2 File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_5nq2" for hierarchy "processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated" File: e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/PC/Desktop/fyd/system/synth/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_8la:decode2" File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/PC/Desktop/fyd/system/synth/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|decode_11a:rden_decode_a" File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/PC/Desktop/fyd/system/synth/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "processor_6_stage:processor_6_stage|memory:memory_0|altsyncram:altsyncram_component|altsyncram_5nq2:auto_generated|mux_ofb:mux4" File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf Line: 54
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_5" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 336
Info (12128): Elaborating entity "flip_flop" for hierarchy "processor_6_stage:processor_6_stage|flip_flop:flipflop_U" File: C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv Line: 347
Info (12128): Elaborating entity "connect_riscv_vga" for hierarchy "connect_riscv_vga:connect_riscv_vga" File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 95
Info (12128): Elaborating entity "memory_write_VGA" for hierarchy "memory_write_VGA:memory_write_VGA" File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 105
Warning (10230): Verilog HDL assignment warning at memory_write_VGA.sv(38): truncated value with size 32 to match size of target (6) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv Line: 38
Warning (10230): Verilog HDL assignment warning at memory_write_VGA.sv(56): truncated value with size 32 to match size of target (7) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv Line: 56
Warning (10230): Verilog HDL assignment warning at memory_write_VGA.sv(68): truncated value with size 32 to match size of target (8) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv Line: 68
Info (12128): Elaborating entity "vgamem" for hierarchy "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem" File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v Line: 86
Info (12130): Elaborated megafunction instantiation "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v Line: 86
Info (12133): Instantiated megafunction "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38t1.tdf
    Info (12023): Found entity 1: altsyncram_38t1 File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_38t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_38t1" for hierarchy "memory_write_VGA:memory_write_VGA|vgamem:vga_memory_name[0].vgamem|altsyncram:altsyncram_component|altsyncram_38t1:auto_generated" File: e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "VGA_port" for hierarchy "VGA_port:VGA_port" File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 130
Warning (10230): Verilog HDL assignment warning at VGA_port.sv(65): truncated value with size 32 to match size of target (11) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv Line: 65
Warning (10230): Verilog HDL assignment warning at VGA_port.sv(68): truncated value with size 32 to match size of target (9) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv Line: 68
Warning (10230): Verilog HDL assignment warning at VGA_port.sv(69): truncated value with size 32 to match size of target (9) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv Line: 69
Warning (10230): Verilog HDL assignment warning at VGA_port.sv(70): truncated value with size 32 to match size of target (11) File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv Line: 70
Info (12128): Elaborating entity "dispmem" for hierarchy "VGA_port:VGA_port|dispmem:dispmem" File: C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v Line: 98
Info (12130): Elaborated megafunction instantiation "VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component" File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v Line: 98
Info (12133): Instantiated megafunction "VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2v2.tdf
    Info (12023): Found entity 1: altsyncram_e2v2 File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_e2v2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_e2v2" for hierarchy "VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated" File: e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/PC/Desktop/fyd/system/synth/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated|decode_dla:decode2" File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_e2v2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/PC/Desktop/fyd/system/synth/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated|decode_61a:rden_decode_a" File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_e2v2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/PC/Desktop/fyd/system/synth/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "VGA_port:VGA_port|dispmem:dispmem|altsyncram:altsyncram_component|altsyncram_e2v2:auto_generated|mux_tfb:mux4" File: C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_e2v2.tdf Line: 53
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[127]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[126]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[125]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[124]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[123]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[122]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[121]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[120]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[119]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[118]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[117]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[116]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[115]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[114]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[113]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[112]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[111]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[110]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[109]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[108]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[107]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[106]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[105]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[104]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[103]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[102]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[101]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[100]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[99]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[98]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[97]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[96]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[95]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[94]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[93]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[92]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[91]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[90]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[89]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[88]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[87]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[86]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[85]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[84]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[83]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[82]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[81]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[80]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[79]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[78]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[77]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[76]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[75]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[74]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[73]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[72]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[71]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[70]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[69]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[68]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[67]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[66]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[65]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[64]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[63]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[62]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[61]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[60]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[59]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[58]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[57]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[56]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[55]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[54]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[53]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[52]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[51]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[50]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[49]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[48]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[47]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[46]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[45]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[44]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[43]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[42]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[41]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[40]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[39]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[38]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[37]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[36]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[35]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[34]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[33]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[32]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[31]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[30]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[29]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[28]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[27]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[26]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[25]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[24]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[23]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[22]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[21]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[20]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[19]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[18]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[17]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[16]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[15]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[14]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[13]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[12]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[11]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[10]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[9]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[8]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[7]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[6]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[5]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[4]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[3]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[2]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[1]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|data_in[0]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 24
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[127]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[126]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[125]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[124]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[123]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[122]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[121]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[120]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[119]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[118]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[117]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[116]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[115]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[114]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[113]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[112]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[111]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[110]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[109]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[108]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[107]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[106]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[105]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[104]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[103]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[102]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[101]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[100]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[99]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[98]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[97]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[96]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[95]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[94]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[93]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[92]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[91]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[90]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[89]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[88]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[87]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[86]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[85]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[84]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[83]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[82]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[81]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[80]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[79]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[78]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[77]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[76]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[75]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[74]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[73]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[72]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[71]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[70]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[69]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[68]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[67]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[66]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[65]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[64]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[63]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[62]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[61]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[60]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[59]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[58]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[57]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[56]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[55]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[54]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[53]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[52]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[51]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[50]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[49]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[48]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[47]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[46]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[45]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[44]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[43]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[42]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[41]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[40]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[39]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[38]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[37]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[36]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[35]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[34]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[33]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[32]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[31]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[30]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[29]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[28]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[27]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[26]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[25]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[24]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[23]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[22]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[21]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[20]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[19]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[18]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[17]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[16]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[15]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[14]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[13]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[12]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[11]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[10]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[9]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[8]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[7]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[6]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[5]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[4]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[3]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[2]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[1]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
    Warning (12110): Net "AES_riscv_connect:AES_riscv_connect|key[0]" is missing source, defaulting to GND File: C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 4
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 5
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 6
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 7
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 8
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 9
    Warning (13410): Pin "sync_N" is stuck at VCC File: C:/Users/PC/Desktop/fyd/system/rtl/system.sv Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/PC/Desktop/fyd/system/synth/output_files/system.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_pll:vga_pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 5735 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 5341 logic cells
    Info (21064): Implemented 320 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 331 warnings
    Info: Peak virtual memory: 5063 megabytes
    Info: Processing ended: Mon Jun 16 01:12:01 2025
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/PC/Desktop/fyd/system/synth/output_files/system.map.smsg.


