// Seed: 1128814770
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_4;
  type_5(
      1, !id_3, id_1
  );
  always @(posedge 1 + 1'd0) begin
    id_2 = 1;
    if (1) id_4 <= 1;
  end
endmodule
