timestamp 1699895554
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use INV_2 INV_2_0 1 0 -7671 0 1 -27192
use LF_mag LF_mag_0 1 0 -55438 0 1 -26725
use mux_2x1_ibr mux_2x1_ibr_3 1 0 -2960 0 1 -23349
use mux_2x1_ibr mux_2x1_ibr_4 1 0 -2955 0 1 -21330
use mux_4x1_ibr mux_4x1_ibr_0 1 0 -4968 0 1 -4738
use PFD_layout PFD_layout_0 1 0 -1040 0 1 -24269
use pre_div_mag pre_div_mag_0 1 0 -6164 0 1 -8963
use Tappered_Buffer Tappered_Buffer_1 1 0 -5513 0 1 -26185
use A_MUX_mag A_MUX_mag_0 1 0 10363 0 1 -20243
use CP_mag CP_mag_0 1 0 8022 0 1 -22735
use mux_2x1_ibr mux_2x1_ibr_0 1 0 5862 0 1 -22468
use mux_2x1_ibr mux_2x1_ibr_1 1 0 5862 0 -1 -20366
use a2x1mux_mag a2x1mux_mag_0 1 0 11521 0 1 -22420
use VCO_mag VCO_mag_0 1 0 16391 0 1 -20374
use A_MUX_mag A_MUX_mag_1 1 0 27205 0 1 -19948
use Output_Div_Mag Output_Div_Mag_0 1 0 32258 0 1 -18132
use Output_Div_Mag Output_Div_Mag_1 1 0 43867 0 1 -18086
use Current_Mirror_Top Current_Mirror_Top_0 1 0 51904 0 -1 -9894
use INV_2 INV_2_1 1 0 49067 0 1 -6661
use Tappered_Buffer Tappered_Buffer_0 1 0 50329 0 1 -1131
use Tappered_Buffer Tappered_Buffer_2 1 0 50366 0 1 -5883
use INV_2 INV_2_2 1 0 49014 0 1 -1970
use Feedback_Divider_mag Feedback_Divider_mag_0 1 0 -12035 0 1 8548
port "OPB1" 32 53254 -25796 53254 -25796 m2
port "OPA1" 34 41667 -26017 41667 -26017 m2
port "Iref" 47 56133 -9304 56133 -9304 m2
port "Vo_test" 23 30940 -25190 30940 -25190 m2
port "Lp_op_test" 20 10622 -25133 10622 -25133 m2
port "CLK_FB_IN_INT" 91 29022 -13843 29022 -13843 m2
port "Test_output" 49 54124 -27680 54124 -27680 m1
port "INV_BUFF_INT_3" 66 -6237 -27229 -6237 -27229 m1
port "S2" 46 11350 -25540 11360 -25540 m2
port "VDD_BUFF_INT_3" 65 -5662 -25395 -5662 -25395 m1
port "RST_DIV" 36 32138 -26310 32138 -26310 m2
port "Vdiv_test" 17 -1607 -24868 -1607 -24868 v
port "S1" 3 6210 -24549 6210 -24549 m2
port "VSS_INT_8" 80 -1688 -23411 -1688 -23411 m1
port "PD_test" 13 7153 -24563 7153 -24563 m2
port "PFD_Vdiv_IN_INT" 78 -1694 -22894 -1694 -22894 m1
port "VDD_INT_10" 88 7983 -22576 7983 -22576 m1
port "VDD_VCO" 39 27406 -26007 27406 -26007 m2
port "VDD_INT_8" 77 -2526 -22328 -2526 -22328 m1
port "LP_ext" 18 14183 -25714 14183 -25714 m2
port "PD_MUX_OP_INT" 87 7192 -21874 7192 -21874 m1
port "S0" 2 -3041 -24639 -3041 -24639 m2
port "VSS_INT_7" 76 -1664 -21326 -1664 -21326 m1
port "VCO_op_bar" 22 15994 -25870 15994 -25870 m2
port "vcntl_test" 19 15015 -25411 15015 -25411 m2
port "PU_MUX_OP_INT" 86 7276 -21443 7276 -21443 m1
port "PFD_Vref_IN_INT" 79 -1776 -20862 -1776 -20862 m1
port "VDD_INT_7" 75 -1686 -20421 -1686 -20421 m1
port "PU_test" 14 7402 -25008 7402 -25008 m2
port "OPA0" 35 39065 -26092 39065 -26092 m2
port "VDD_INT_9" 82 6755 -18872 6755 -18872 m1
port "OPB0" 33 50564 -25770 50564 -25770 m2
port "VSS_INT_11" 89 31338 -18537 31338 -18537 m1
port "VDD_INT_13" 90 30164 -17424 30164 -17424 m3
port "VDD_INT_5" 70 44684 -17157 44684 -17157 m1
port "VCNT_MUX_INT" 60 15702 -18824 15702 -18824 m3
port "IPD+" 9 7884 -20465 7884 -20465 m2
port "VSS_INT_1" 61 7251 -16421 7251 -16421 m1
port "Vref" 25 -6788 -25651 -6788 -25651 m2
port "IPD_" 10 8123 -20623 8123 -20623 m2
port "VDD_INT_8" 81 769 -15584 769 -15584 m2
port "PRE_DIV_OP_INT" 74 -3143 -19495 -3143 -19495 m2
port "P0" 37 -7195 -25927 -7195 -25927 m2
port "Output1" 50 56473 -7353 56473 -7353 m1
port "VSS_BUFF_INT_5" 69 49787 -8432 49787 -8432 m1
port "P1" 38 -7812 -25952 -7812 -25952 m2
port "INV_BUFF_INT_2" 67 50187 -6711 50187 -6711 m1
port "Output_1_INT" 72 47863 -7237 47863 -7237 m2
port "VDD_BUFF_INT_2" 64 50126 -5696 50126 -5696 m1
port "VCO_op" 21 26682 -24928 26682 -24928 m2
port "PU_INT" 83 5488 -20853 5488 -20853 m1
port "Output2" 51 56617 -2611 56617 -2611 m1
port "VSS_INT_2" 62 45658 -14304 45658 -14304 m1
port "PD_INT" 84 5651 -22897 5651 -22897 m1
port "Test_Output_INT" 73 -8402 -24118 -8402 -24118 m2
port "INV_BUFF_INT_1" 68 50144 -1987 50144 -1987 m1
port "Output_2_INT" 71 47842 -2099 47842 -2099 m1
port "VDD_BUFF" 52 56798 -318 56798 -318 m1
port "VDD_BUFF_INT_1" 63 49954 -858 49954 -858 m1
port "LP_RES_CAP_INT" 58 -10170 5390 -10170 5390 m1
port "Vdiv_FB_MUX_INT" 59 10850 21920 10850 21920 m1
port "T1" 57 56543 22249 56543 22249 m1
port "T0" 56 56569 22449 56569 22449 m1
port "F0" 55 56566 22830 56566 22830 m1
port "F1" 54 56594 23129 56594 23129 m1
port "F2" 53 56594 23367 56594 23367 m1
port "VDD" 45 -3118 24923 -3118 24923 m1
port "VSS" 44 -714 -31035 -714 -31035 m1
node "OPB1" 10 6179.71 53254 -25796 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1661851 24714 164472 4084 0 0 0 0
node "OPA1" 10 5995.08 41667 -26017 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1523160 24056 177480 4124 0 0 0 0
node "Iref" 5 2029.21 56133 -9304 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546990 11234 0 0 0 0 0 0
node "m2_45110_n18250#" 5 3385.35 45110 -18250 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1494594 12102 435760 8248 0 0 0 0
node "Vo_test" 7 5391.67 30940 -25190 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2008311 25210 0 0 0 0 0 0
node "Lp_op_test" 10 4386.95 10622 -25133 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1126136 23000 0 0 0 0 0 0
node "m2_6176_n21922#" 1 192.929 6176 -21922 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 63441 2140 0 0 0 0 0 0
node "CLK_FB_IN_INT" 2 2167.98 29022 -13843 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1429220 10158 29382 686 0 0 0 0
node "m2_7183_n7086#" 10 5829.54 7183 -7086 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93318 1222 3045752 37236 0 0 0 0
node "Test_output" 0 31359.9 54124 -27680 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13854857 114576 0 0 0 0 0 0 0 0
node "INV_BUFF_INT_3" 1 747.886 -6237 -27229 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159616 2474 0 0 0 0 0 0 0 0
node "S2" 21 4972.61 11350 -25540 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316180 10156 609254 19734 0 0 0 0 0 0
node "VDD_BUFF_INT_3" 2 1607.71 -5662 -25395 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 369769 5670 0 0 0 0 0 0 0 0
node "RST_DIV" 12 8002.48 32138 -26310 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143542 2434 1136014 15552 1954303 23878 0 0 0 0
node "Vdiv_test" 25 3421.38 -1607 -24868 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 379488 13364 512697 18038 0 0 0 0 0 0
node "S1" 21 22778.5 6210 -24549 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5096420 64776 1751466 40068 0 0 0 0 0 0
node "VSS_INT_8" 1 213.868 -1688 -23411 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37503 1088 3540 238 0 0 0 0 0 0
node "PD_test" 10 2385.28 7153 -24563 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22099 808 895492 19442 0 0 0 0 0 0
node "PFD_Vdiv_IN_INT" 1 239.259 -1694 -22894 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43012 1350 0 0 0 0 0 0 0 0
node "VDD_INT_10" 5 2242.44 7983 -22576 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 495780 10038 102692 2200 0 0 0 0 0 0
node "m1_11710_n22600#" 4 1784.45 11710 -22600 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18200 540 18200 540 730812 11176 0 0 0 0
node "VDD_VCO" 7 5073.74 27406 -26007 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13090 458 1603066 21548 162113 2962 0 0 0 0
node "VDD_INT_8" 1 483.264 -2526 -22328 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 294504 4000 0 0 0 0 0 0 0 0
node "LP_ext" 8 4055.02 14183 -25714 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41950 1244 1375790 21426 0 0 0 0 0 0
node "PD_MUX_OP_INT" 2 517.98 7192 -21874 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125692 3100 0 0 0 0 0 0 0 0
node "S0" 22 5968.14 -3041 -24639 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675274 16874 896106 22402 0 0 0 0 0 0
node "VSS_INT_7" 0 295.63 -1664 -21326 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98720 1554 0 0 0 0 0 0 0 0
node "VCO_op_bar" 9 4197.69 15994 -25870 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159730 3866 1207002 12768 374771 8544 0 0 0 0
node "vcntl_test" 5 5667.57 15015 -25411 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232724 3478 3182489 24926 0 0 0 0 0 0
node "m1_10588_n21376#" 3 2242.94 10588 -21376 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614054 8234 91783 1744 0 0 0 0 0 0
node "PU_MUX_OP_INT" 3 661.876 7276 -21443 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130672 3204 53828 1660 0 0 0 0 0 0
node "PFD_Vref_IN_INT" 1 207.023 -1776 -20862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50277 1378 0 0 0 0 0 0 0 0
node "m1_6945_n20325#" 3 1373.96 6945 -20325 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 290880 6644 0 0 0 0 0 0 0 0
node "VDD_INT_7" 0 253.016 -1686 -20421 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76076 1200 0 0 0 0 0 0 0 0
node "m1_26336_n20146#" 0 334.429 26336 -20146 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95220 1656 0 0 0 0 0 0 0 0
node "m1_14284_n20049#" 1 1058.6 14284 -20049 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 332804 4710 0 0 0 0 0 0 0 0
node "PU_test" 14 3729.03 7402 -25008 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37029 1316 1104406 25844 0 0 0 0 0 0
node "OPA0" 11 6690.62 39065 -26092 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 134525 2278 1806282 28928 0 0 0 0 0 0
node "VDD_INT_9" 5 4541.59 6755 -18872 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1623440 9358 410898 5552 397518 7202 0 0 0 0
node "OPB0" 11 6921.08 50564 -25770 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140881 2320 1962333 29822 0 0 0 0 0 0
node "m1_31818_n18565#" 0 227.412 31818 -18565 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44414 1050 0 0 0 0 0 0 0 0
node "VSS_INT_11" 1 494.005 31338 -18537 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50456 1164 63494 1410 0 0 0 0 0 0
node "m1_51546_n17392#" 0 248.655 51546 -17392 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73308 1282 0 0 0 0 0 0 0 0
node "m1_51167_n17418#" 0 193.74 51167 -17418 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73308 1282 0 0 0 0 0 0 0 0
node "m1_50757_n17408#" 0 192.94 50757 -17408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73308 1282 0 0 0 0 0 0 0 0
node "m1_50389_n17373#" 0 209.721 50389 -17373 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68093 1212 0 0 0 0 0 0 0 0
node "VDD_INT_13" 6 3277.92 30164 -17424 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37586 1106 37586 1106 1396917 18336 0 0 0 0
node "VDD_INT_5" 4 3139.95 44684 -17157 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1183115 15576 0 0 0 0 0 0 0 0
node "VCNT_MUX_INT" 5 3540.62 15702 -18824 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 610951 7044 235979 2372 604311 9202 0 0 0 0
node "m1_32750_n18019#" 7 5443.87 32750 -18019 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2125048 24728 215284 2440 0 0 0 0 0 0
node "IPD+" 8 17678.9 7884 -20465 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8329013 74880 1613005 24226 0 0 0 0 0 0
node "VSS_INT_1" 3 6540.33 7251 -16421 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4036159 23324 0 0 0 0 0 0 0 0
node "Vref" 18 8843.61 -6788 -25651 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 469218 11548 3147025 41556 0 0 0 0 0 0
node "IPD_" 7 16851.4 8123 -20623 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8236504 74364 2127854 26302 0 0 0 0 0 0
node "VDD_INT_8" 4 3384.55 769 -15584 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74330 2072 2039742 16180 0 0 0 0 0 0
node "PRE_DIV_OP_INT" 10 5989.38 -3143 -19495 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1544085 17454 1882465 22866 0 0 0 0 0 0
node "P0" 3 7928.74 -7195 -25927 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305910 6978 4313522 50878 0 0 0 0 0 0
node "Output1" 0 181.532 56473 -7353 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24424 830 0 0 0 0 0 0 0 0
node "VSS_BUFF_INT_5" 2 5265.34 49787 -8432 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2583318 17318 0 0 0 0 0 0 0 0
node "P1" 5 14096.4 -7812 -25952 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2298895 22938 6392001 54830 0 0 0 0 0 0
node "INV_BUFF_INT_2" 0 168.195 50187 -6711 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29142 804 0 0 0 0 0 0 0 0
node "Output_1_INT" 8 7856.8 47863 -7237 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1522827 16868 4247160 28076 0 0 0 0 0 0
node "VDD_BUFF_INT_2" 1 730.407 50126 -5696 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 180564 3182 0 0 0 0 0 0 0 0
node "VCO_op" 10 28078.5 26682 -24928 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8265653 49478 3193220 47890 2326165 32432 0 0 0 0
node "PU_INT" 18 7116.35 5488 -20853 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2682967 23766 1969287 34644 0 0 0 0 0 0
node "Output2" 1 293.559 56617 -2611 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42245 1332 0 0 0 0 0 0 0 0
node "VSS_INT_2" 7 8127.33 45658 -14304 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2581418 19630 2414727 21370 0 0 0 0 0 0
node "m1_n8856_n3801#" 2 1392.59 -8856 -3801 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 444600 6012 0 0 0 0 0 0 0 0
node "PD_INT" 28 10948 5651 -22897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3079321 27732 1718249 41362 0 0 0 0 0 0
node "Test_Output_INT" 6 11714.2 -8402 -24118 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1108752 15374 3785573 48080 475306 5614 0 0 0 0
node "INV_BUFF_INT_1" 0 96.4325 50144 -1987 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9062 486 0 0 0 0 0 0 0 0
node "Output_2_INT" 11 10608.2 47842 -2099 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1024982 12904 5910499 45214 0 0 0 0 0 0
node "VDD_BUFF" 0 46939.5 56798 -318 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16538874 120808 6245305 55528 0 0 0 0 0 0
node "VDD_BUFF_INT_1" 1 825.888 49954 -858 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 199752 3494 0 0 0 0 0 0 0 0
node "LP_RES_CAP_INT" 3 37259.7 -10170 5390 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19499840 111882 2390553 19124 0 0 0 0 0 0
node "Vdiv_FB_MUX_INT" 11 42825.8 10850 21920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14146331 75772 24466562 92820 1191708 23546 0 0 0 0
node "T1" 0 21976 56543 22249 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8498680 120832 1805163 51130 0 0 0 0 0 0
node "T0" 0 23661.6 56569 22449 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8594232 122186 5069114 56574 0 0 0 0 0 0
node "F0" 2 8034.27 56566 22830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4691493 66828 368433 5508 0 0 0 0 0 0
node "F1" 2 6913.46 56594 23129 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4871275 67480 422675 6120 0 0 0 0 0 0
node "F2" 2 9291.49 56594 23367 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4909845 68012 451820 6522 0 0 0 0 0 0
node "w_n2958_n22453#" 11495 883.512 -2958 -22453 nw 294504 4000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 1006 856328 -3118 24923 m1 248557752 227186 0 0 123519876 1235200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 270999347 246874 55165093 263282 0 0 0 0 0 0
substrate "VSS" 0 0 -714 -31035 m1 0 0 0 0 0 0 177600000 1776000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 299088479 273402 47092163 271564 0 0 0 0 0 0
cap "PD_test" "PD_MUX_OP_INT" 13.3608
cap "VDD_BUFF" "LP_ext" 203.594
cap "VDD_INT_13" "CLK_FB_IN_INT" 95.9175
cap "Vdiv_FB_MUX_INT" "PRE_DIV_OP_INT" 2483.73
cap "Vdiv_FB_MUX_INT" "VDD_INT_7" 0.00854196
cap "VCNT_MUX_INT" "LP_RES_CAP_INT" 446.139
cap "VDD_BUFF" "Output1" 7.51377
cap "VDD_VCO" "Test_output" 202.32
cap "PD_INT" "PRE_DIV_OP_INT" 0.317053
cap "Test_Output_INT" "Vref" 5.86277
cap "VDD_BUFF" "vcntl_test" 292.102
cap "S0" "VDD_INT_8" 88.3048
cap "Iref" "VDD_BUFF" 8.66407
cap "PU_test" "Test_output" 135.527
cap "PFD_Vdiv_IN_INT" "Vdiv_test" 2.58399
cap "PFD_Vref_IN_INT" "Vref" 0.166992
cap "S1" "Vdiv_test" 4039.28
cap "PFD_Vref_IN_INT" "VSS_INT_7" 75.0624
cap "VDD_INT_8" "PRE_DIV_OP_INT" 221.217
cap "Vo_test" "VCO_op" 109.364
cap "PD_test" "Test_output" 132.155
cap "Vdiv_FB_MUX_INT" "T0" 13.6665
cap "VCO_op_bar" "LP_RES_CAP_INT" 0.970464
cap "OPA1" "Test_output" 187.566
cap "VDD_BUFF" "RST_DIV" 235.122
cap "vcntl_test" "LP_ext" 654.318
cap "PFD_Vdiv_IN_INT" "S0" 0.316279
cap "F2" "T1" 85.7784
cap "PU_test" "PD_test" 2080.14
cap "PU_test" "IPD_" 0.345002
cap "PD_INT" "T0" 29.7946
cap "S1" "S0" 423.035
cap "IPD+" "LP_RES_CAP_INT" 1158.74
cap "VDD_INT_13" "VSS_INT_11" 6.42853
cap "F0" "T0" 6586.75
cap "S1" "VDD_INT_10" 421.994
cap "m2_45110_n18250#" "VSS_INT_2" 362.969
cap "m1_10588_n21376#" "m1_11710_n22600#" 25.3122
cap "Output_2_INT" "OPB0" 4.52952
cap "m1_51546_n17392#" "m1_51167_n17418#" 85.8118
cap "VDD" "IPD_" 495.231
cap "VDD_BUFF_INT_3" "P1" 3.27501
cap "VDD_VCO" "VCO_op" 325.845
cap "P0" "LP_RES_CAP_INT" 222.917
cap "S1" "S2" 1109.76
cap "VDD" "P1" 739.626
cap "INV_BUFF_INT_3" "P0" 1.2355
cap "LP_RES_CAP_INT" "VSS_INT_1" 1221.01
cap "w_n2958_n22453#" "VDD_INT_8" 215.754
cap "Lp_op_test" "Test_output" 165.448
cap "OPA0" "m1_32750_n18019#" 1.53872
cap "S1" "VCO_op_bar" 200.776
cap "m1_n8856_n3801#" "Test_Output_INT" 215.346
cap "m2_6176_n21922#" "PU_MUX_OP_INT" 30.9871
cap "PU_INT" "LP_RES_CAP_INT" 133.413
cap "Lp_op_test" "m1_11710_n22600#" 0.366217
cap "Vdiv_FB_MUX_INT" "m2_7183_n7086#" 469.253
cap "VCO_op" "IPD_" 371.845
cap "Vdiv_FB_MUX_INT" "S0" 197.713
cap "Vref" "LP_RES_CAP_INT" 227.918
cap "PD_INT" "m2_7183_n7086#" 200.914
cap "VDD" "VCO_op" 715.466
cap "VDD_INT_8" "Vref" 78.708
cap "VSS_INT_7" "VDD_INT_8" 3.78381
cap "INV_BUFF_INT_3" "Vref" 28.5646
cap "VDD_INT_9" "LP_RES_CAP_INT" 105.896
cap "IPD_" "Output_1_INT" 214.963
cap "PD_INT" "PU_MUX_OP_INT" 4.47753
cap "VDD" "Output_1_INT" 1150.73
cap "VSS_INT_8" "PFD_Vdiv_IN_INT" 32.2307
cap "OPA1" "Output_1_INT" 6.08204
cap "VSS_INT_8" "S1" 5.43411
cap "m1_10588_n21376#" "Lp_op_test" 49.1144
cap "LP_ext" "LP_RES_CAP_INT" 354.694
cap "INV_BUFF_INT_2" "VSS_INT_2" 3.92646
cap "Vdiv_FB_MUX_INT" "F2" 243.48
cap "Output_2_INT" "OPB1" 4.49355
cap "S1" "VDD_BUFF" 141.824
cap "PFD_Vdiv_IN_INT" "Vref" 66.5324
cap "VSS_INT_7" "PFD_Vdiv_IN_INT" 6.53318
cap "Test_Output_INT" "LP_RES_CAP_INT" 321.997
cap "Test_Output_INT" "INV_BUFF_INT_3" 6.5741
cap "VDD_BUFF" "OPA0" 205.252
cap "Test_Output_INT" "T1" 147.177
cap "S1" "Vref" 534.838
cap "IPD+" "VSS_INT_2" 193.012
cap "vcntl_test" "LP_RES_CAP_INT" 619.955
cap "F0" "F2" 3.81603
cap "Output_2_INT" "IPD+" 282.981
cap "PD_INT" "m1_6945_n20325#" 0.231872
cap "F1" "T1" 72.706
cap "PU_MUX_OP_INT" "PD_MUX_OP_INT" 154.838
cap "Test_output" "OPB0" 191.651
cap "VDD_INT_10" "PD_MUX_OP_INT" 50.7401
cap "S1" "LP_ext" 140.419
cap "VDD_INT_13" "m1_31818_n18565#" 3.01003
cap "Vdiv_FB_MUX_INT" "VSS_INT_1" 535.029
cap "m1_n8856_n3801#" "LP_RES_CAP_INT" 5.56327
cap "T0" "VDD" 2133.5
cap "Vdiv_test" "Test_output" 113.624
cap "PD_INT" "VSS_INT_1" 156.504
cap "Vdiv_FB_MUX_INT" "PU_INT" 4647.94
cap "m2_6176_n21922#" "VDD_INT_9" 0.208529
cap "m2_45110_n18250#" "IPD_" 240.21
cap "S1" "vcntl_test" 307.974
cap "PRE_DIV_OP_INT" "VDD_INT_7" 1.64361
cap "PD_INT" "PU_INT" 7762.46
cap "VSS_INT_7" "Vdiv_FB_MUX_INT" 0.238048
cap "IPD+" "PD_MUX_OP_INT" 27.7396
cap "Vdiv_FB_MUX_INT" "Vref" 27.5389
cap "Vdiv_FB_MUX_INT" "VDD_INT_9" 22.1315
cap "VDD_INT_8" "VSS_INT_1" 353.242
cap "S0" "Test_output" 111.45
cap "PD_INT" "VDD_INT_9" 195.437
cap "PU_test" "PU_MUX_OP_INT" 203.657
cap "m1_50389_n17373#" "m1_50757_n17408#" 88.5837
cap "RST_DIV" "OPA0" 146.589
cap "VCNT_MUX_INT" "IPD_" 108.968
cap "PU_test" "VDD_INT_10" 297.92
cap "m1_11710_n22600#" "VDD_INT_10" 95.7228
cap "S2" "Test_output" 122.498
cap "VDD" "m2_7183_n7086#" 770.93
cap "m2_7183_n7086#" "P1" 292.451
cap "Vdiv_FB_MUX_INT" "Test_Output_INT" 8.41
cap "Test_output" "VCO_op_bar" 0.381926
cap "OPB1" "Test_output" 192.484
cap "m2_45110_n18250#" "Output_1_INT" 265.868
cap "PD_test" "PU_MUX_OP_INT" 2.72096
cap "PU_MUX_OP_INT" "IPD_" 16.631
cap "m1_31818_n18565#" "VSS_INT_11" 67.1986
cap "VSS_BUFF_INT_5" "VSS_INT_2" 407.169
cap "VDD_INT_10" "IPD_" 0.0941965
cap "PU_test" "S2" 54.2755
cap "VDD_INT_10" "PD_test" 94.9496
cap "Output_2_INT" "VSS_BUFF_INT_5" 414.655
cap "PD_INT" "Test_Output_INT" 29.936
cap "F1" "Vdiv_FB_MUX_INT" 205.521
cap "m1_11710_n22600#" "VCO_op_bar" 178.697
cap "Output_2_INT" "VDD_INT_5" 87.8138
cap "Vo_test" "VDD_BUFF" 230.058
cap "Output_2_INT" "m1_50757_n17408#" 107.498
cap "m1_10588_n21376#" "VDD_INT_10" 38.3772
cap "IPD_" "m1_32750_n18019#" 695.153
cap "F1" "F0" 9802.39
cap "S2" "PD_test" 617.496
cap "PU_test" "m1_6945_n20325#" 118.537
cap "PU_test" "IPD+" 204.987
cap "m2_7183_n7086#" "VCO_op" 17.0049
cap "VDD_BUFF_INT_2" "VSS_INT_2" 49.4226
cap "INV_BUFF_INT_2" "VDD" 0.551935
cap "PFD_Vdiv_IN_INT" "VDD_INT_8" 13.5223
cap "m1_n8856_n3801#" "Vdiv_FB_MUX_INT" 1.88364
cap "F2" "VDD" 4314.66
cap "S1" "LP_RES_CAP_INT" 65.3799
cap "m1_6945_n20325#" "IPD_" 59.646
cap "S1" "VDD_INT_8" 0.53526
cap "IPD+" "IPD_" 13713
cap "m1_n8856_n3801#" "PD_INT" 201.625
cap "VDD" "IPD+" 348.896
cap "Lp_op_test" "VDD_INT_10" 72.7089
cap "VDD_BUFF" "VDD_VCO" 226.421
cap "VDD_BUFF" "Test_output" 8384.59
cap "S0" "PRE_DIV_OP_INT" 26.1565
cap "VDD_BUFF_INT_3" "P0" 6.34701
cap "PU_test" "PU_INT" 0.0261823
cap "Lp_op_test" "S2" 159.737
cap "VCO_op_bar" "VCO_op" 10.5898
cap "Output_1_INT" "m1_32750_n18019#" 236.995
cap "P0" "P1" 3127.91
cap "PU_test" "VDD_BUFF" 152.044
cap "INV_BUFF_INT_2" "Output_1_INT" 3.09653
cap "VCO_op" "IPD+" 182.354
cap "VDD" "PU_INT" 738.394
cap "PU_test" "VDD_INT_9" 38.8581
cap "Test_output" "LP_ext" 181.674
cap "VDD_BUFF" "PD_test" 147.891
cap "IPD+" "Output_1_INT" 218.139
cap "VCNT_MUX_INT" "m1_14284_n20049#" 13.4141
cap "Vdiv_FB_MUX_INT" "VDD_INT_8" 23.8566
cap "Vdiv_FB_MUX_INT" "LP_RES_CAP_INT" 543.001
cap "OPA1" "VDD_BUFF" 210.392
cap "VDD_BUFF_INT_3" "Vref" 162.539
cap "Vdiv_FB_MUX_INT" "T1" 16263.7
cap "Vo_test" "RST_DIV" 314.681
cap "VDD_INT_9" "IPD_" 737.893
cap "VDD_INT_13" "IPD_" 77.8069
cap "Vref" "P1" 1.16894
cap "m1_11710_n22600#" "LP_ext" 122.55
cap "PD_INT" "LP_RES_CAP_INT" 137.836
cap "VCO_op" "VSS_INT_1" 16.3969
cap "CLK_FB_IN_INT" "IPD_" 265.735
cap "vcntl_test" "Test_output" 263.093
cap "F0" "T1" 89.18
cap "S1" "m2_6176_n21922#" 3.97351
cap "VCO_op" "PU_INT" 70.1082
cap "VDD_BUFF_INT_1" "INV_BUFF_INT_1" 5.05118
cap "m1_11710_n22600#" "vcntl_test" 206.326
cap "Vdiv_FB_MUX_INT" "PFD_Vdiv_IN_INT" 4.08731
cap "VDD_INT_8" "LP_RES_CAP_INT" 308.832
cap "PRE_DIV_OP_INT" "VSS_INT_1" 248.619
cap "VDD_BUFF_INT_3" "Test_Output_INT" 0.0681983
cap "Lp_op_test" "VDD_BUFF" 185.854
cap "VCO_op_bar" "m1_14284_n20049#" 52.6277
cap "m1_51546_n17392#" "m1_50757_n17408#" 0.643048
cap "Test_Output_INT" "VDD" 401.474
cap "m1_10588_n21376#" "LP_ext" 11.8567
cap "Test_Output_INT" "P1" 1870.51
cap "VSS_BUFF_INT_5" "VDD" 548.865
cap "F2" "T0" 113.819
cap "RST_DIV" "Test_output" 199.439
cap "VDD_INT_5" "IPD_" 173.064
cap "PU_INT" "PRE_DIV_OP_INT" 0.736412
cap "S1" "PD_INT" 0.519205
cap "VCO_op" "m1_26336_n20146#" 165.606
cap "VDD" "VDD_INT_5" 5.5368
cap "F1" "VDD" 856.286
cap "m2_45110_n18250#" "m1_32750_n18019#" 72.4129
cap "VDD_BUFF_INT_1" "VSS_INT_2" 4.07809
cap "S0" "Vdiv_test" 4715.45
cap "m1_10588_n21376#" "vcntl_test" 13.3651
cap "Vref" "VDD_INT_7" 0.164572
cap "Output_2_INT" "m1_50389_n17373#" 133.121
cap "m1_51167_n17418#" "m1_50757_n17408#" 77.796
cap "m2_45110_n18250#" "IPD+" 242.109
cap "VDD_BUFF_INT_2" "VDD" 5.31317
cap "Test_Output_INT" "VCO_op" 4.1419
cap "Output_2_INT" "INV_BUFF_INT_1" 0.798035
cap "OPA1" "RST_DIV" 147.291
cap "VDD_INT_10" "PU_MUX_OP_INT" 1.93785
cap "PD_INT" "m2_6176_n21922#" 115.634
cap "VSS_BUFF_INT_5" "Output_1_INT" 512.496
cap "VDD_INT_5" "Output_1_INT" 157.832
cap "S1" "PD_MUX_OP_INT" 0.484715
cap "Output_2_INT" "VSS_INT_2" 401.959
cap "PD_INT" "Vdiv_FB_MUX_INT" 615.477
cap "VDD_INT_10" "S2" 1.58254
cap "F0" "Vdiv_FB_MUX_INT" 252.729
cap "VCNT_MUX_INT" "IPD+" 10.8938
cap "PFD_Vref_IN_INT" "PRE_DIV_OP_INT" 4.62007
cap "m1_11710_n22600#" "LP_RES_CAP_INT" 194.035
cap "IPD+" "PU_MUX_OP_INT" 80.239
cap "PU_MUX_OP_INT" "m1_6945_n20325#" 58.6546
cap "PFD_Vref_IN_INT" "VDD_INT_7" 47.4397
cap "VDD_BUFF" "OPB0" 214.704
cap "VSS_INT_8" "Vdiv_test" 29.7099
cap "VDD_INT_10" "IPD+" 1.8899
cap "Vdiv_FB_MUX_INT" "VDD_INT_8" 394.272
cap "m2_6176_n21922#" "PD_MUX_OP_INT" 0.88935
cap "IPD_" "LP_RES_CAP_INT" 491.896
cap "m2_7183_n7086#" "P0" 152.573
cap "VDD_BUFF_INT_3" "INV_BUFF_INT_3" 37.8993
cap "LP_RES_CAP_INT" "P1" 336.882
cap "INV_BUFF_INT_3" "P1" 0.0945823
cap "S1" "VDD_VCO" 293.56
cap "IPD+" "m1_32750_n18019#" 0.93928
cap "S1" "Test_output" 125.653
cap "VDD_BUFF" "Vdiv_test" 128.247
cap "T0" "Test_Output_INT" 189.57
cap "T1" "VDD" 1270.56
cap "Test_output" "OPA0" 183.054
cap "m1_10588_n21376#" "LP_RES_CAP_INT" 52.8002
cap "vcntl_test" "m1_14284_n20049#" 79.8742
cap "m2_7183_n7086#" "PU_INT" 111.032
cap "Vdiv_test" "Vref" 279.562
cap "VSS_INT_8" "S0" 0.1942
cap "F1" "T0" 112.434
cap "S1" "PU_test" 106.289
cap "S1" "m1_11710_n22600#" 41.4741
cap "PU_INT" "PU_MUX_OP_INT" 2.80528
cap "PD_INT" "PD_MUX_OP_INT" 4.21502
cap "IPD+" "m1_6945_n20325#" 59.8383
cap "VDD_BUFF" "S0" 218.557
cap "m2_45110_n18250#" "VDD_INT_5" 218.613
cap "T1" "VCO_op" 0.598265
cap "S1" "PD_test" 235.152
cap "S0" "Vref" 168.418
cap "m1_n8856_n3801#" "T0" 1.42749
cap "PU_MUX_OP_INT" "VDD_INT_9" 0.191334
cap "VDD_INT_10" "VDD_INT_9" 2.74066
cap "IPD+" "VSS_INT_1" 26.9682
cap "VDD_BUFF_INT_1" "VDD" 11.3509
cap "VDD_BUFF" "S2" 298.286
cap "S1" "m1_10588_n21376#" 178.868
cap "PU_test" "m2_6176_n21922#" 16.4154
cap "PRE_DIV_OP_INT" "LP_RES_CAP_INT" 1218.39
cap "OPB1" "VDD_BUFF" 215.735
cap "VDD_BUFF" "VCO_op_bar" 3.27697
cap "PU_INT" "m1_6945_n20325#" 0.0146369
cap "m1_50389_n17373#" "VDD" 1.63719
cap "VDD_INT_13" "m1_32750_n18019#" 290.552
cap "INV_BUFF_INT_1" "VDD" 0.303591
cap "S1" "VCO_op" 307.231
cap "S1" "Lp_op_test" 1090.38
cap "Output_2_INT" "m1_51546_n17392#" 116.578
cap "VDD_INT_13" "IPD+" 33.0529
cap "PU_test" "PD_INT" 23.8269
cap "VDD_INT_9" "m1_6945_n20325#" 158.108
cap "IPD+" "VDD_INT_9" 226.873
cap "PU_INT" "VSS_INT_1" 149.457
cap "IPD_" "VSS_INT_2" 176.334
cap "CLK_FB_IN_INT" "IPD+" 265.905
cap "Vdiv_FB_MUX_INT" "VDD" 2087.91
cap "Output_2_INT" "IPD_" 554.753
cap "Vdiv_FB_MUX_INT" "P1" 67.4248
cap "VDD" "VSS_INT_2" 1611.77
cap "m1_14284_n20049#" "LP_RES_CAP_INT" 171.138
cap "P0" "Vref" 2623.23
cap "Output_2_INT" "VDD" 1028.27
cap "VDD_INT_5" "m1_32750_n18019#" 1701.25
cap "PD_INT" "VDD" 738.394
cap "F0" "VDD" 1004.13
cap "vcntl_test" "VCO_op_bar" 333.977
cap "T0" "T1" 46414.4
cap "VSS_INT_8" "Vref" 56.5974
cap "F1" "F2" 16116.1
cap "Output_2_INT" "m1_51167_n17418#" 107.34
cap "Vo_test" "Test_output" 205.784
cap "PU_INT" "VDD_INT_9" 200.41
cap "Vdiv_FB_MUX_INT" "VCO_op" 1647.94
cap "PU_test" "PD_MUX_OP_INT" 74.3791
cap "INV_BUFF_INT_2" "VDD_BUFF_INT_2" 8.937
cap "Output2" "VDD_BUFF" 109.926
cap "Test_Output_INT" "P0" 13.9633
cap "VSS_INT_7" "Vref" 16.9531
cap "Output_1_INT" "VSS_INT_2" 495.258
cap "PD_INT" "VCO_op" 3.74523
cap "Output_2_INT" "Output_1_INT" 1282.58
cap "INV_2_0/VSS" "P0" -0.0182387
cap "Vref" "INV_2_0/VSS" -0.0676729
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "INV_2_0/VSS" 1.35205
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_0/VSS" 0.332066
cap "Tappered_Buffer_1/a_138_n2984#" "INV_2_0/VSS" 10.0649
cap "Tappered_Buffer_1/IN" "INV_2_0/VSS" 1.03257
cap "Vref" "Tappered_Buffer_1/a_138_n2984#" 0.131809
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 32.9654
cap "Tappered_Buffer_1/VSS" "Vref" 0.282185
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VSS" 34.2607
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VSS" 0.901732
cap "VSS" "Tappered_Buffer_1/a_2996_n3001#" 14.4918
cap "Tappered_Buffer_1/OUT" "VSS" 0.0449275
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/w_n2978_n758#" "VSS" -0.00379645
cap "P0" "INV_2_0/VSS" 61.0158
cap "Vref" "INV_2_0/VSS" -0.642968
cap "INV_2_0/VSS" "INV_2_0/OUT" 1.04205
cap "P1" "INV_2_0/VSS" 45.864
cap "INV_2_0/VSS" "Vref" 82.9239
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" "INV_2_0/VSS" 0.158573
cap "INV_2_0/VSS" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" 9.25307
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_0/VSS" 1.80051
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" "INV_2_0/VSS" 0.214683
cap "INV_2_0/VSS" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/w_n530_n410#" 7.56967
cap "INV_2_0/OUT" "P0" 0.0491917
cap "INV_2_0/VSS" "INV_2_0/OUT" 38.3124
cap "Tappered_Buffer_1/nmos_3p3_JEEAMQ_0/a_n664_n280#" "INV_2_0/VSS" 5.36142
cap "INV_2_0/OUT" "Vref" 0.294745
cap "INV_2_0/VSS" "Tappered_Buffer_1/a_138_n2984#" 15.6837
cap "INV_2_0/VSS" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 19.4659
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/VSS" 0.335722
cap "Vref" "INV_2_0/OUT" 0.0848708
cap "Tappered_Buffer_1/VSS" "INV_2_0/OUT" 0.503532
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_1/VSS" 32.2507
cap "Vref" "Tappered_Buffer_1/a_138_n2984#" 0.0466789
cap "Vref" "Tappered_Buffer_1/VSS" 0.279387
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VSS" 3.15704
cap "Vref" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.0428652
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_1/VSS" 32.0686
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1480_n280#" 7.66432
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VSS" 12.6941
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/w_n938_n410#" -0.0524269
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/a_138_n2984#" -1.14445
cap "Tappered_Buffer_1/VSS" "Tappered_Buffer_1/a_138_n2984#" 0.0576099
cap "VSS" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/w_n938_n410#" 5.07967
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/w_n938_n410#" 0.363363
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_1172_n628#" 0.494625
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "VSS" 25.9647
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "Tappered_Buffer_1/OUT" 10.5842
cap "VSS" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" 15.2558
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" "Tappered_Buffer_1/OUT" 34.6055
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/w_n938_n410#" -0.0177315
cap "VSS" "Tappered_Buffer_1/a_2996_n3001#" 14.5332
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_152_n280#" -0.137495
cap "VSS" "Tappered_Buffer_1/OUT" 12.9628
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" "LF_mag_0/cap80p_mag_0/N" 2.58125
cap "LF_mag_0/cap80p_mag_0/N" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 1.74908
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 8.17164
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" 3.00225
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" 2.50789
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" 0.358847
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 8.54917
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 0.978599
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" "LF_mag_0/VSS" 1.81555
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 4.83242
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" 0.700889
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 2.1548
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 8.27157
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" 2.84665
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 6.78645
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 1.38519
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" 2.72907
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" 2.48879
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 7.96582
cap "INV_2_0/VDD" "LF_mag_0/VSS" 2.37385
cap "P0" "LF_mag_0/VSS" 0.201897
cap "LF_mag_0/VSS" "P1" 1.77594
cap "INV_2_0/IN" "LF_mag_0/VSS" 33.2847
cap "INV_2_0/OUT" "Vref" 23.1117
cap "INV_2_0/VDD" "INV_2_0/OUT" -5.68434e-14
cap "INV_2_0/VSS" "Vref" 1.21802
cap "INV_2_0/VSS" "INV_2_0/VDD" -1.50645
cap "INV_2_0/VDD" "P0" 199.002
cap "INV_2_0/IN" "Vref" -0.639668
cap "INV_2_0/VDD" "INV_2_0/IN" 9.6057
cap "INV_2_0/OUT" "VSS" 0.306437
cap "INV_2_0/OUT" "P1" 11.7333
cap "INV_2_0/VDD" "Vref" 2.54195
cap "INV_2_0/VSS" "P1" 24.7575
cap "INV_2_0/IN" "P1" 22.2466
cap "INV_2_0/OUT" "P0" 135.85
cap "INV_2_0/VSS" "P0" 51.1335
cap "INV_2_0/VDD" "P1" 134.712
cap "INV_2_0/VDD" "LF_mag_0/VSS" 2.36739
cap "INV_2_0/OUT" "INV_2_0/IN" 8.50894
cap "INV_2_0/VSS" "INV_2_0/IN" 5.95808
cap "INV_2_0/IN" "P0" 93.1213
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_0/IN" 0.376469
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 16.4998
cap "INV_2_0/VSS" "INV_2_0/VDD" -0.96536
cap "INV_2_0/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.251557
cap "INV_2_0/OUT" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.09621
cap "INV_2_0/VDD" "INV_2_0/OUT" 62.7264
cap "INV_2_0/VSS" "VSS" 1.18416
cap "INV_2_0/VDD" "Vref" 126.85
cap "INV_2_0/OUT" "INV_2_0/IN" 7.03308
cap "VSS" "INV_2_0/OUT" 99.2438
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 16.902
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_0/IN" 0.0265745
cap "Vref" "INV_2_0/IN" 60.1475
cap "P1" "INV_2_0/OUT" -0.0945823
cap "VSS" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 15.5783
cap "INV_2_0/VDD" "VSS" 26.0179
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_0/IN" 0.160307
cap "INV_2_0/VDD" "INV_2_0/IN" 1.11678
cap "VSS" "INV_2_0/IN" 1.33021
cap "INV_2_0/VDD" "P1" -0.526262
cap "P0" "INV_2_0/OUT" -1.18661
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.0572416
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 12.4665
cap "INV_2_0/VSS" "INV_2_0/OUT" 8.81494
cap "INV_2_0/IN" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.0822785
cap "INV_2_0/VSS" "Vref" 45.3843
cap "INV_2_0/VDD" "P0" -1.5725
cap "Vref" "INV_2_0/OUT" 74.4627
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" 30.656
cap "VSS" "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.00162355
cap "INV_2_0/VDD" "Tappered_Buffer_1/a_138_n2984#" 0.350175
cap "INV_2_0/VDD" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" -0.0476472
cap "Vref" "Tappered_Buffer_1/a_138_n2984#" 0.0914073
cap "INV_2_0/OUT" "Tappered_Buffer_1/a_138_n2984#" 0.00809555
cap "INV_2_0/OUT" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 4.77681
cap "VSS" "Tappered_Buffer_1/a_138_n2984#" 1.05746
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_n628#" 9.04018
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/a_138_n2984#" 2.84217e-14
cap "Tappered_Buffer_1/a_138_n2984#" "INV_2_0/nmos_3p3_6FEA4B_0/a_52_n94#" 0.376469
cap "VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 9.38064
cap "Tappered_Buffer_1/nmos_3p3_8FEAMQ_0/a_n52_n280#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.42109e-14
cap "S0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" 1.74123
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" -2.84217e-14
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" -2.84217e-14
cap "Tappered_Buffer_1/nmos_3p3_7NPLVN_0/a_n1480_n280#" "Tappered_Buffer_1/VDD" -4.54747e-13
cap "Tappered_Buffer_1/VDD" "Vdiv_test" 2.34698
cap "Tappered_Buffer_1/VDD" "S0" 1.51565
cap "Tappered_Buffer_1/a_138_n2984#" "Tappered_Buffer_1/VDD" -0.126889
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 0.120064
cap "Tappered_Buffer_1/VDD" "Vdiv_test" 0.845957
cap "S0" "Tappered_Buffer_1/VDD" 1.51565
cap "VSS" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 38.9363
cap "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" "Tappered_Buffer_1/VDD" 5.76846
cap "VSS" "Tappered_Buffer_1/OUT" 14.8035
cap "S0" "Tappered_Buffer_1/VDD" 0.238174
cap "Tappered_Buffer_1/OUT" "Tappered_Buffer_1/VDD" 0.767078
cap "Tappered_Buffer_1/VDD" "Vdiv_test" 0.132936
cap "VSS" "Tappered_Buffer_1/VDD" 82.031
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 20.905
cap "VDD_BUFF" "Output_Div_Mag_0/RST" -0.155716
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 19.4359
cap "Output_Div_Mag_0/RST" "VDD_BUFF" -0.145695
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 19.4215
cap "VDD_BUFF" "RST_DIV" -0.145695
cap "VDD_BUFF" "RST_DIV" -0.145695
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 19.45
cap "RST_DIV" "VDD_BUFF" -0.032089
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "VDD_BUFF" 4.19096
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "VDD_BUFF" 12.5216
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.7584
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.7466
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.7037
cap "VDD_BUFF" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 9.96676
cap "LF_mag_0/cap80p_mag_0/N" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" -0.556334
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 21.6851
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" 5.79417
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 15.874
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 15.9613
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" -0.315863
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 5.80155
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 21.8048
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 3.55271e-15
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 1.42109e-14
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -0.504433
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 22.1895
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 1.42109e-14
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 21.447
cap "LF_mag_0/VSS" "P0" 0.724758
cap "INV_2_0/IN" "LF_mag_0/VSS" 80.3458
cap "LF_mag_0/VSS" "P1" 4.92945
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "VSS" 1.31859
cap "INV_2_0/VDD" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.58758
cap "INV_2_0/VDD" "VSS" 25.3159
cap "INV_2_0/OUT" "P0" 0.0472642
cap "INV_2_0/VDD" "Vref" 1.42109e-14
cap "INV_2_0/OUT" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" -3.55271e-15
cap "INV_2_0/OUT" "VSS" 24.5174
cap "INV_2_0/OUT" "Vref" 0.125105
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "VSS" 12.377
cap "INV_2_0/VDD" "INV_2_0/OUT" 10.1074
cap "VSS" "INV_2_0/OUT" 0.499378
cap "VSS" "INV_2_0/VDD" 1.05722
cap "INV_2_0/VDD" "INV_2_0/OUT" 1.0842
cap "VSS" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.438372
cap "INV_2_0/OUT" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.84217e-14
cap "Vref" "INV_2_0/OUT" 0.547459
cap "Vref" "INV_2_0/VDD" 32.3885
cap "INV_2_0/VDD" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 1.15694
cap "Vref" "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" 0.281368
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1480_n280#" "S0" 0.143021
cap "S0" "Tappered_Buffer_1/VDD" 83.1683
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "Vref" 0.760684
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 0.166018
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2804_n672#" "S0" 0.403572
cap "Vref" "Tappered_Buffer_1/VDD" 25.6629
cap "Tappered_Buffer_1/pmos_3p3_PPYSL5_0/a_n256_n280#" "S0" 6.89685
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n2892_68#" "S0" 1.36665
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/VDD" 5.66915
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/Sel" 4.70723
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1480_n628#" 0.0798328
cap "mux_2x1_ibr_3/VSS" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 0.00385889
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "Tappered_Buffer_1/a_548_n1560#" 0.34263
cap "S0" "Tappered_Buffer_1/a_548_n1560#" 3.46698
cap "Tappered_Buffer_1/a_548_n1560#" "Tappered_Buffer_1/VDD" 1.13687e-13
cap "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" "mux_2x1_ibr_3/Sel" 0.267768
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "Tappered_Buffer_1/a_548_n1560#" 0.000413439
cap "S0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 0.00443963
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/a_548_n1560#" 5.68206
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/Sel" 2.59548
cap "S0" "Tappered_Buffer_1/VDD" 263.799
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/pmos_3p3_MDMPD7_0/a_n1784_n672#" 1.56161
cap "mux_2x1_ibr_3/VSS" "Tappered_Buffer_1/a_548_n1560#" 0.335465
cap "Vref" "Tappered_Buffer_1/a_548_n1560#" 0.656391
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VDD" 2.02491
cap "Tappered_Buffer_1/a_2620_n1505#" "mux_2x1_ibr_3/Sel" 2.3687
cap "Tappered_Buffer_1/a_2620_n1505#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.169929
cap "Tappered_Buffer_1/a_2620_n1505#" "Tappered_Buffer_1/VDD" 1.13687e-13
cap "PFD_layout_0/DFF__0/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Tappered_Buffer_1/a_2620_n1505#" 0.0206321
cap "Tappered_Buffer_1/a_2620_n1505#" "mux_2x1_ibr_3/I0" 1.47909
cap "Tappered_Buffer_1/a_2620_n1505#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 2.07416
cap "Tappered_Buffer_1/a_2620_n1505#" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.014425
cap "S0" "Tappered_Buffer_1/VDD" 263.799
cap "Tappered_Buffer_1/a_2620_n1505#" "S0" 3.65352
cap "PFD_layout_0/VSS" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 25.6532
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.00778212
cap "S1" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.281455
cap "Tappered_Buffer_1/VDD" "S0" 26.7568
cap "Vdiv_test" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.181405
cap "PFD_layout_0/VSS" "Tappered_Buffer_1/VDD" 31.1784
cap "Tappered_Buffer_1/VDD" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 2.99796
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.139764
cap "S0" "Tappered_Buffer_1/nmos_3p3_PLQLVN_0/a_52_n324#" 0.465155
cap "PFD_layout_0/VSS" "Tappered_Buffer_1/OUT" 10.1495
cap "PFD_layout_0/VSS" "Vdiv_test" 0.322651
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "S0" 3.08349
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "Vdiv_test" 2.34655
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 74.6264
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 3.53322
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.868696
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 2.72182
cap "Vo_test" "Output_Div_Mag_0/RST" 9.60224
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 0.639987
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.053175
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 0.0812435
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.80419
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.574674
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.542918
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_0/RST" 1.63529
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/RST" 4.57783
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" "Vo_test" 3.3791
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.0298636
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 20.906
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.15718
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/RST" 136.904
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" 4.52353
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" -1.77636e-15
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/RST" 18.862
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 3.67454
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_0/RST" 1.63529
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/RST" 15.3819
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" 0.280996
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 43.7694
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 8.88178e-16
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 3.57774
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Vo_test" 0.559881
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/RST" 138.722
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" 2.40992
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 91.987
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" 14.8253
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 210.429
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.0195474
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/RST" 61.2451
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/nmos_3p3_5QNVWA_1/a_n116_n44#" 2.76006
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 1.89998
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VDD" "Output_Div_Mag_0/RST" 1.27743
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 1.42278
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" 14.5823
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 19.59
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/nmos_3p3_5QNVWA_1/a_n116_n44#" 2.67917
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 36.9374
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" 2.84217e-14
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "RST_DIV" 298.939
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" "RST_DIV" 76.2019
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.792212
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/IN1" "RST_DIV" 12.6776
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" "RST_DIV" 15.6918
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -4.40282
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" "RST_DIV" 4.91271
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "RST_DIV" 14.3691
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.792212
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" -1.24028
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.814039
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "RST_DIV" 120.119
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 19.5836
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 2.09484
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" "RST_DIV" 4.81591
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -35.127
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" -1.24028
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "RST_DIV" 5.35976
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "RST_DIV" 10.871
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "RST_DIV" 12.0596
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "RST_DIV" 5.71821
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "OPA0" 0.246328
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "VDD_BUFF" 19.6054
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" "RST_DIV" 2.11188
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.445287
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 2.26898
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "RST_DIV" 2.67257
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" -0.47865
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "RST_DIV" 85.418
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "RST_DIV" 117.052
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "RST_DIV" 95.6213
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" "RST_DIV" 2.11188
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" -10.4868
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "RST_DIV" 219.885
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" -0.288447
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "RST_DIV" 0.380627
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "RST_DIV" 24.9287
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "RST_DIV" 14.2412
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "RST_DIV" 37.9667
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" -5.13833
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "RST_DIV" 0.317591
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 35.9257
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/nmos_3p3_5QNVWA_1/a_n116_n44#" "RST_DIV" 3.27967
cap "VDD_BUFF" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 4.35123
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 1.64897
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "RST_DIV" 13.7595
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 34.5771
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 38.0448
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 3.52437
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.492051
cap "OPA0" "RST_DIV" -1.12472
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/nmos_3p3_5QNVWA_1/a_n116_n44#" 3.20196
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "RST_DIV" 13.6332
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 36.2248
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 87.6124
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "RST_DIV" 3.32345
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0630359
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 3.66481
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "RST_DIV" 6.80769
cap "RST_DIV" "Output_Div_Mag_0/m1_6276_n6066#" 3.79191
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 1.137
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.985826
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "VDD_BUFF" 12.7234
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 1.20554
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.0211257
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_1/RST" 0.118406
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.132474
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Output_Div_Mag_1/RST" 1.8284
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.251398
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.957093
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/RST" 0.598325
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/RST" 0.175092
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/RST" 126.304
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 35.5188
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "Output_Div_Mag_1/RST" 1.34973
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" 0.0199634
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.793345
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "Output_Div_Mag_1/RST" 4.29547
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 38.2726
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.9319
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.0986052
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 1.74487
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/RST" 4.80012
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" 5.68434e-14
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 14.3938
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.9281
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 0.646103
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" -8.88178e-16
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "VDD_BUFF" 18.9292
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 47.5565
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 0.0295949
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 4.50524
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "OPB0" 3.60325
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "OPB0" 39.1718
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 40.9794
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "OPB0" 2.30694
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.486929
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "OPB0" 6.45603
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "VDD_BUFF" 10.1593
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "Test_Output_INT" 80.1591
cap "LF_mag_0/VSS" "P0" 0.724758
cap "Vref" "Tappered_Buffer_1/VDD" 32.3885
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I1" -2.68389
cap "S0" "mux_2x1_ibr_3/Sel" 20.2214
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/Sel" 0.0876055
cap "S0" "mux_2x1_ibr_4/I0" -4.34884
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/Sel" 0.00958647
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/Sel" 3.55271e-15
cap "S0" "mux_2x1_ibr_3/VSS" 22.6528
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_4/I0" 25.6629
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/I0" 6.98916
cap "S0" "mux_2x1_ibr_3/VDD" 19.0225
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/Sel" 0.0632728
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I0" 30.899
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_4/I0" 4.85899
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1072_n280#" "mux_2x1_ibr_3/VSS" 0.628031
cap "S0" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 1.07355
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "Tappered_Buffer_1/VDD" 0.263602
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/D" 0.0548282
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/VDD" 0.26384
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" 44.8807
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/VSS" -2.24586
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/Sel" 0.127016
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0321158
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/Sel" 53.0876
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_4/I0" 105.652
cap "S0" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.109045
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 2.38811
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/VDD" 5.68434e-14
cap "S0" "mux_2x1_ibr_4/I0" -4.34884
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.012486
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/Sel" 25.0615
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_4/I0" 0.308149
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_4/I0" 1.34994
cap "S0" "mux_2x1_ibr_3/I0" 0.0341788
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/VDD" 0.272503
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_3/OUT" 0.0156087
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_3/VDD" 0.0921571
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1072_n280#" "mux_2x1_ibr_4/I0" 0.0220373
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_3/VSS" 1.18645
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_3/Sel" 1.30244
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_4/I0" -0.241622
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/VDD" 795.971
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1072_n280#" "mux_2x1_ibr_3/I0" 0.00298759
cap "S0" "mux_2x1_ibr_3/VDD" 0.616417
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/OUT" -1.13821
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/Sel" -30.5544
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/VDD" 0.252018
cap "S0" "mux_2x1_ibr_3/Sel" 9.15995
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/VDD" 14.7144
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/Sel" 0.747886
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" "Tappered_Buffer_1/a_548_n1560#" 0.334938
cap "mux_2x1_ibr_3/VSS" "PFD_layout_0/DFF__0/D" 23.0338
cap "Tappered_Buffer_1/VDD" "mux_2x1_ibr_3/Sel" 0.153132
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/nand2_2/IN2" 4.20604
cap "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_n1072_n280#" "mux_2x1_ibr_3/VDD" 0.146504
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_3/VSS" 5.16247
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/IN2" 2.4538
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/VDD" 172.785
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/I0" 97.6122
cap "Tappered_Buffer_1/a_548_n1560#" "mux_2x1_ibr_4/I0" 0.698515
cap "S0" "mux_2x1_ibr_3/VSS" 0.748648
cap "mux_2x1_ibr_3/I0" "Tappered_Buffer_1/a_548_n1560#" 0.341781
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/VSS" 229.356
cap "mux_2x1_ibr_3/VSS" "Tappered_Buffer_1/VDD" 1.49887
cap "mux_2x1_ibr_3/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_4/I0" 0.119817
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/D" 0.214334
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.677458
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/VDD" 0.471717
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.0667752
cap "S0" "PFD_layout_0/DFF__0/nand2_2/IN2" 1.65182
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.134497
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.0372476
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/I0" 0.0833255
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 4.28805
cap "S0" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 0.285401
cap "mux_2x1_ibr_3/Sel" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.236312
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__0/D" 2.16167
cap "mux_2x1_ibr_3/I0" "PFD_layout_0/DFF__0/nand2_2/IN2" 3.9571
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.549879
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_n664_n280#" 0.0136536
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_152_n280#" 0.91591
cap "Tappered_Buffer_1/VDD" "PFD_layout_0/DFF__0/nand2_2/IN2" 2.66862
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.0126907
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.443493
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 1.09813
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/I0" 0.0497371
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "PFD_layout_0/DFF__0/D" 5.68434e-14
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/Sel" 5.87291
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "Tappered_Buffer_1/pmos_3p3_MV44E7_0/a_152_n280#" 1.0068
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "Tappered_Buffer_1/VDD" 0.247023
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_n664_n280#" 0.190386
cap "S0" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.0702077
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.714982
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.138386
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_3/I0" 0.00344132
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_4/I0" 0.0998544
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/Sel" 281.343
cap "mux_2x1_ibr_3/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.0131612
cap "PFD_layout_0/DFF__0/inv_0/OUT" "S1" 0.201619
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "PFD_layout_0/VSS" 0.834616
cap "PFD_layout_0/buffer_mag_0/OUT" "S0" 0.0710195
cap "Tappered_Buffer_1/a_4254_n29#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.183932
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "S0" 0.0603327
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "S0" 0.0680131
cap "S1" "PFD_layout_0/VSS" 217.027
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "S1" 4.78509
cap "PFD_layout_0/DFF__0/inv_0/OUT" "Vdiv_test" 0.057624
cap "PFD_layout_0/buffer_mag_0/OUT" "S1" 0.240163
cap "Tappered_Buffer_1/pmos_3p3_PPZSL5_0/a_n664_n280#" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.0240697
cap "Tappered_Buffer_1/a_4254_n29#" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.139764
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Tappered_Buffer_1/VDD" 1.53328
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "Vdiv_test" 1.30966
cap "PFD_layout_0/DFF__0/inv_0/OUT" "S0" 0.0609968
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "S1" 0.204608
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "S1" 0.234684
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "PFD_layout_0/VSS" 63.7814
cap "PFD_layout_0/buffer_mag_0/OUT" "Tappered_Buffer_1/VDD" 0.129143
cap "PFD_layout_0/buffer_mag_0/OUT" "Vdiv_test" 0.0676758
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "Tappered_Buffer_1/VDD" 0.126676
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "S0" 1.34424
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "Vdiv_test" 0.0576184
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "Vdiv_test" 0.065395
cap "PFD_layout_0/DFF__0/nand2_1/OUT" "Vdiv_test" 0.749424
cap "PFD_layout_0/DFF__0/QB" "S0" 0.883142
cap "PFD_layout_0/buffer_loading_mag_1/IN" "Vdiv_test" 0.104961
cap "S1" "PFD_layout_0/VSS" 279.393
cap "S1" "PFD_layout_0/DFF__0/nand2_1/IN1" 0.207248
cap "PFD_layout_0/DFF__0/nand2_1/OUT" "S0" 0.768894
cap "PFD_layout_0/buffer_loading_mag_1/IN" "S0" 0.111231
cap "PFD_layout_0/DFF__0/QB" "S1" 2.78648
cap "Vdiv_test" "PFD_layout_0/DFF__0/nand2_1/IN1" 0.0598531
cap "PFD_layout_0/DFF__0/QB" "PFD_layout_0/VSS" 7.10543e-15
cap "PFD_layout_0/DFF__0/nand2_1/OUT" "S1" 2.74019
cap "PFD_layout_0/DFF__0/QB" "Vdiv_test" 0.818356
cap "PFD_layout_0/buffer_loading_mag_1/IN" "S1" 0.366291
cap "PFD_layout_0/DFF__0/nand2_1/OUT" "PFD_layout_0/VSS" -5.68434e-14
cap "S0" "PFD_layout_0/DFF__0/nand2_1/IN1" 0.0638883
cap "PFD_layout_0/VSS" "S1" 288.021
cap "S0" "PFD_layout_0/VSS" 1.6701
cap "PFD_layout_0/VSS" "Vdiv_test" 1.89563
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.329831
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.520083
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/VSS" 130.335
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.225636
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VSS" -1.84817
cap "S0" "PFD_layout_0/buffer_loading_mag_1/VSS" 2.47617
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_0/Sel" 243.3
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 15.142
cap "mux_2x1_ibr_0/Sel" "CP_mag_0/PD" -0.242358
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/Sel" 2.22879
cap "mux_2x1_ibr_0/nand2_ibr_1/w_191_384#" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" -0.0206869
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/Sel" -1.0003
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 12.0156
cap "PU_test" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 0.448754
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.0726932
cap "PU_test" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 1.42109e-14
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 7.10543e-15
cap "CP_mag_0/VSS" "S1" 255.447
cap "CP_mag_0/VSS" "a2x1mux_mag_0/VDD" 5.77918
cap "a2x1mux_mag_0/Transmission_gate_mag_1/nmos_3p3_W9BEG7_0/a_n836_n100#" "CP_mag_0/VSS" -0.11781
cap "CP_mag_0/VSS" "a2x1mux_mag_0/SEL" 46.9334
cap "a2x1mux_mag_0/VDD" "S1" -8.46751
cap "CP_mag_0/VSS" "Lp_op_test" 2.95428
cap "S1" "a2x1mux_mag_0/SEL" -16.8214
cap "S1" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 225
cap "Lp_op_test" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 0.0671182
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 5.03938
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 3.80348
cap "S1" "a2x1mux_mag_0/SEL" 87.5325
cap "a2x1mux_mag_0/SEL" "Lp_op_test" 0.09479
cap "S1" "a2x1mux_mag_0/VDD" -7.89976
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/SEL" 0.239278
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/SEL" 0.351718
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "S1" 1.69312
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 55.8061
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/VDD" 2.15669
cap "S1" "a2x1mux_mag_0/VOUT" 379.403
cap "a2x1mux_mag_0/IN2" "S1" 5.99298
cap "a2x1mux_mag_0/VOUT" "Lp_op_test" 0.0144662
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 2.36633
cap "S1" "a2x1mux_mag_0/VOUT" 522.706
cap "vcntl_test" "a2x1mux_mag_0/SEL" 0.241153
cap "S1" "a2x1mux_mag_0/VDD" -1.08863
cap "VSS" "a2x1mux_mag_0/IN2" 0.0586824
cap "S1" "a2x1mux_mag_0/IN1" -0.314047
cap "VSS" "a2x1mux_mag_0/VOUT" 0.833073
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/SEL" 4.22035
cap "VSS" "a2x1mux_mag_0/VDD" 0.334648
cap "S1" "a2x1mux_mag_0/SEL" 30.5754
cap "vcntl_test" "a2x1mux_mag_0/IN2" 0.143341
cap "S1" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.792931
cap "vcntl_test" "a2x1mux_mag_0/VOUT" 0.293079
cap "VSS" "a2x1mux_mag_0/SEL" 9.99333
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/IN2" 1.56883
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/VOUT" 4.09109
cap "VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.614941
cap "S1" "a2x1mux_mag_0/IN2" 16.0173
cap "S1" "VCO_mag_0/m1_500_2483#" 0.0416593
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "S1" 9.85023
cap "S1" "VCO_op_bar" -8.88178e-16
cap "VCO_mag_0/m1_500_2483#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.116112
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 114.328
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "S1" 78.5336
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "vcntl_test" 0.713855
cap "VCO_mag_0/Delay_Cell_mag_2/IN" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.449538
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_op_bar" 18.0763
cap "S1" "VCO_mag_0/m1_500_2483#" 11.8007
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "S1" 174.513
cap "VCO_mag_0/Delay_Cell_mag_2/IN" "VCO_op_bar" 0.13159
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" 3.55271e-15
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "S1" 29.5376
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/IN" 0.146278
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "S1" 0.313466
cap "VCO_mag_0/Delay_Cell_mag_2/IN" "S1" 2.70805
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_op_bar" 0.341745
cap "VCO_mag_0/Stage_INV_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/INB" 1.78343
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/INB" 17.6155
cap "S1" "VCO_mag_0/Stage_INV_0/VSS" 174.513
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" 1.45666
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "VCO_mag_0/VSS" 2.20453
cap "VCO_mag_0/Delay_Cell_mag_2/VCONT" "VCO_mag_0/VSS" 0.164852
cap "S1" "VCO_mag_0/VSS" 152.909
cap "VCO_mag_0/Stage_INV_1/IN" "VCO_mag_0/VSS" 4.80527
cap "VCO_mag_0/EN" "VCO_mag_0/VSS" 1.29171
cap "VCO_mag_0/Stage_INV_1/IN" "S1" 0.0225589
cap "VCO_mag_0/Stage_INV_1/VDD" "VCO_mag_0/VSS" 1.17423
cap "VCO_mag_0/Stage_INV_1/IN" "VCO_mag_0/VSS" 4.86885
cap "VCO_mag_0/VSS" "S1" 130.922
cap "VCO_mag_0/Stage_INV_0/OUT" "S1" 6.37257
cap "VCO_mag_0/Stage_INV_1/OUT" "VCO_mag_0/VSS" 8.2577
cap "VCO_mag_0/VSS" "VCO_mag_0/VCONT" 0.246954
cap "VCO_mag_0/Stage_INV_0/OUT" "VCO_mag_0/VSS" 9.26853
cap "VCO_mag_0/Delay_Cell_mag_0/EN" "VCO_mag_0/VSS" 1.88361
cap "VCO_mag_0/Stage_INV_1/IN" "S1" 0.398541
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" "S1" 0.313466
cap "VCO_mag_0/Delay_Cell_mag_0/IN" "S1" 0.352759
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "S1" 28.7794
cap "VCO_mag_0/VSS" "S1" 174.071
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/INB" 31.0481
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_0/VDD" -8.88178e-16
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/IN" 2.35529
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/VSS" 174.513
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.0149699
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/VSS" 141.106
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "VCO_op" 15.2873
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_56_n100#" 10.6384
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 0.0930212
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/VSS" 2.23589
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/VSS" 61.3808
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "S1" 4.25942
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_56_n100#" 1.44649
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Vo_test" 55.07
cap "Vo_test" "Output_Div_Mag_0/RST" 5.29173
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 0.204114
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/RST" 0.221023
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 9.32977
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Vo_test" 6.52336
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 0.0236563
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.595473
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/RST" 0.81796
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_0/RST" 0.0661443
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_0/RST" 0.00534663
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/RST" 0.282411
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/RST" 0.651503
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" 0.0115131
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" 6.4162
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.0216395
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VDD" 0.363381
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.370746
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.0834854
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.0338054
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 0.0338054
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" 0.0837275
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -2.22045e-16
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "RST_DIV" 0.0655712
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "RST_DIV" 1.87669
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" "RST_DIV" 0.63509
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/IN1" "RST_DIV" 0.0230501
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "RST_DIV" 0.650884
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 1.8613
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "RST_DIV" 0.362284
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "RST_DIV" 0.083347
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "RST_DIV" 0.0340564
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPA0" 1.95523
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/OUT" "RST_DIV" 0.0053371
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/OUT" 0.00637588
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "RST_DIV" 0.083582
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "RST_DIV" 0.0116628
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.504515
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 0.181142
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 0.0340564
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 81.2256
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 6.3873
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 3.13131
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 172.777
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -1.13687e-13
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.00637588
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.0422211
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 2.06326
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 4.00588
cap "RST_DIV" "Output_Div_Mag_0/m1_6276_n6066#" 2.35247
cap "OPA1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.737828
cap "OPA1" "Output_Div_Mag_0/m1_6276_n6066#" 202.439
cap "OPA1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.497118
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.640949
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.448922
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.400555
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.00641399
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.527913
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPB0" 2.04249
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "OPB0" 103.691
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "OPB0" 7.34396
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.0595082
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPB0" 2.34491
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "OPB0" 0.0558474
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -1.13687e-13
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "OPB0" 0.729585
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "OPB0" 116.254
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 82.9466
cap "OPB1" "Output_Div_Mag_1/m1_6276_n6066#" 193.764
cap "LF_mag_0/VSS" "P0" 0.724758
cap "LF_mag_0/VSS" "Test_Output_INT" 80.1591
cap "LF_mag_0/VSS" "P1" 4.92945
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_3/I1" 0.207477
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I0" -0.00777086
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/Sel" 0.57254
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/Sel" 55.9918
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I1" -2.65642
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 6.56962
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/I1" 8.09762
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.37961
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.686825
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" -14.8669
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/OUT" -2.04365
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/I1" 27.3365
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.21982
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.363827
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/Sel" 37.0955
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/I0" -15.2189
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/I1" 14.1895
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 2.41941
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/OUT" 0.196668
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/Sel" 30.6555
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/Sel" 0.298712
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_4/I0" 3.79274
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/OUT" -0.109076
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_7/IN1" 0.0507565
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.0845379
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 2.27334
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0082226
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/Sel" 39.1814
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/OUT" 44.8225
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 3.98141
cap "mux_2x1_ibr_3/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/OUT" 0.053488
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_3/OUT" 25.8004
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/Sel" 8.7126
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/I0" 2.39655
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/OUT" -2.04365
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/CLK" 2.44983
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.115056
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 22.449
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.130559
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/Sel" 4.07985
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/I0" 271.465
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0130943
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.60948
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0339132
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/I0" -15.5133
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/OUT" -1.13821
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.425668
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.00152843
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I0" 79.0239
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 3.22925
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_4/I0" 164.074
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/Sel" 0.148416
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/OUT" 0.0239932
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" -7.10543e-15
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/I0" -0.031609
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" 73.4746
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.847064
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 1.21188
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/OUT" 5.82631
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.10699
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/Sel" 7.33859
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.856092
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0135859
cap "mux_2x1_ibr_3/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/VDD" 0.0162393
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/I1" 0.127218
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 11.5459
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_4/I0" 11.8826
cap "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/OUT" 0.0185785
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/OUT" 0.0664243
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_4/I0" 1.88456
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/I0" 0.500671
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 2.21868
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/OUT" 22.1586
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 5.68434e-14
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_3/OUT" 0.00055921
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.00879373
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_3/VDD" 0.0414723
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/I0" 0.257517
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00195759
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.00644283
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/VDD" 5.15125
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0329098
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/VDD" 0.0034664
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I0" 0.395834
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 0.0431482
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/VDD" 0.102441
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.0446853
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_4/I0" 0.0208779
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__0/CLK" 2.84217e-14
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.856092
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/CLK" 0.385491
cap "mux_2x1_ibr_3/OUT" "PFD_layout_0/DFF__0/CLK" 5.81422
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/CLK" 3.06793
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "S1" 0.115588
cap "PFD_layout_0/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 3.55271e-15
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/IN" 4.44089e-16
cap "S1" "PFD_layout_0/buffer_loading_mag_1/IN" 0.147472
cap "PFD_layout_0/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" -1.13687e-13
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_1/IN" 5.68434e-14
cap "S1" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.182672
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/PD" 31.5894
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PD" 10.6569
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/IN" 0.0193154
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_1/VDD" 1.13687e-13
cap "PFD_layout_0/buffer_loading_mag_1/IN" "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0295476
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/VDD" 7.08328
cap "PFD_layout_0/buffer_loading_mag_1/IN" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0166826
cap "PFD_layout_0/buffer_loading_mag_1/IN" "mux_2x1_ibr_0/VDD" 0.0039221
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.365828
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/PD" 0.232061
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.0407424
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.062907
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 2.14617
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/PD" 0.472495
cap "PFD_layout_0/buffer_loading_mag_1/IN" "mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.01054
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 22.0475
cap "PFD_layout_0/buffer_loading_mag_1/IN" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.00504542
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/buffer_loading_mag_1/VDD" 2.27374e-13
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/PD" 1.30296
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 1.39376
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/buffer_loading_mag_1/IN" 3.55271e-15
cap "mux_2x1_ibr_0/VDD" "PFD_layout_0/PD" 1.45092
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PFD_layout_0/PD" 0.962076
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_1/IN" 1.15975
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.04446
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_0/VDD" 0.646354
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/PD" -1.65721
cap "PFD_layout_0/buffer_loading_mag_1/IN" "mux_2x1_ibr_0/OUT" 0.00676976
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.63353
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "CP_mag_0/PD" -4.26326e-14
cap "PFD_layout_0/PD" "PU_test" -7.95186
cap "PU_test" "CP_mag_0/PD" 0.829466
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_0/Sel" 3.47879
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 1.82691
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PU_test" 0.250634
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/VDD" 2.62577
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.0012222
cap "mux_2x1_ibr_0/Sel" "PU_test" -7.41806
cap "CP_mag_0/PD" "mux_2x1_ibr_0/VDD" 4.35018
cap "PFD_layout_0/nand2_0/IN2" "PFD_layout_0/PD" 32.2755
cap "PFD_layout_0/nand2_0/IN2" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.0963498
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/VDD" 22.455
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/VDD" 45.5145
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/VDD" 144.478
cap "CP_mag_0/PU" "CP_mag_0/PD" -1.86641
cap "PU_test" "mux_2x1_ibr_0/I0" 0.828076
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.22193
cap "PFD_layout_0/buffer_loading_mag_1/a_876_227#" "mux_2x1_ibr_0/VDD" 0.0725895
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.0756289
cap "mux_2x1_ibr_0/VDD" "mux_2x1_ibr_0/I0" 43.662
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "CP_mag_0/PD" 11.5467
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0993518
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 1.43973
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.572117
cap "PU_test" "mux_2x1_ibr_0/VDD" 6.50454
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_0/VDD" -1.42109e-14
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/nmos_3p3_EA23U2_0/a_122_n100#" "PFD_layout_0/PD" 0.0364931
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 7.45055
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 2.59677
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 24.9795
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.247992
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_mag_0/IN" 0.337782
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/I0" 7.99318
cap "PFD_layout_0/PD" "CP_mag_0/PD" -4.04269
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00340848
cap "PFD_layout_0/PD" "PFD_layout_0/PU" -2.98213
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 3.55271e-15
cap "mux_2x1_ibr_0/Sel" "CP_mag_0/PD" -0.242358
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "CP_mag_0/PD" 4.1579
cap "PU_test" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 39.6387
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/Sel" 69.9927
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.907384
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/VSS" 28.2973
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VSS" 54.8701
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VDD" 31.4182
cap "PFD_layout_0/buffer_loading_mag_1/a_876_227#" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.0571908
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 23.3607
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I0" 2.26728
cap "PFD_layout_0/nand2_0/IN1" "PFD_layout_0/PD" 0.0853831
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/VDD" 0.984499
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 3.60576
cap "CP_mag_0/PD" "mux_2x1_ibr_0/I0" -3.60956
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 1.23711
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 1.8633
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/I0" -10.6011
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/I0" 2.99483
cap "PU_test" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 39.1967
cap "CP_mag_0/PD" "mux_2x1_ibr_0/VDD" 1.63748
cap "PU_test" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.755862
cap "mux_2x1_ibr_0/VDD" "mux_2x1_ibr_0/I0" -8.88178e-16
cap "PU_test" "mux_2x1_ibr_0/Sel" -7.55027
cap "mux_2x1_ibr_0/VDD" "CP_mag_0/VDD" -1.31364
cap "PU_test" "mux_2x1_ibr_0/VDD" 5.28699
cap "CP_mag_0/IPD+" "mux_2x1_ibr_0/VDD" -0.136436
cap "PU_test" "CP_mag_0/PD" 0.448656
cap "PU_test" "PFD_layout_0/PD" -8.06712
cap "PU_test" "mux_2x1_ibr_0/I0" 0.766984
cap "CP_mag_0/IPD_" "mux_2x1_ibr_0/VDD" -0.0890011
cap "CP_mag_0/VSS" "mux_2x1_ibr_0/VDD" 31.1552
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/VDD" 0.0443725
cap "CP_mag_0/PD" "CP_mag_0/VSS" 3.03404
cap "PU_test" "mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0419189
cap "CP_mag_0/PU" "mux_2x1_ibr_0/VDD" 0.267713
cap "PU_test" "CP_mag_0/VSS" 2.43377
cap "CP_mag_0/VSS" "CP_mag_0/PD" 19.5962
cap "CP_mag_0/VSS" "a2x1mux_mag_0/inv_my_mag_0/VDD" 129.621
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/IN2" 0.608016
cap "A_MUX_mag_0/IN2" "CP_mag_0/VSS" 28.7802
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/VDD" -22.7883
cap "a2x1mux_mag_0/SEL" "CP_mag_0/VSS" 24.7029
cap "A_MUX_mag_0/IN2" "a2x1mux_mag_0/VDD" -5.40517
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "CP_mag_0/VSS" 1.94478
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VSS" 142.484
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/VDD" 34.8864
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/SEL" -0.211591
cap "A_MUX_mag_0/SEL" "CP_mag_0/VSS" 462.448
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/SEL" -19.2579
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VDD" 0.00574008
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/SEL" -0.586396
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN2" 41.0256
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" -0.660911
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.614618
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 25.8675
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "A_MUX_mag_0/IN2" 0.441724
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" -2.60515
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/IN2" 23.7761
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "A_MUX_mag_0/SEL" 0.0948672
cap "A_MUX_mag_0/IN2" "a2x1mux_mag_0/IN1" 1.13365
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/SEL" -11.5491
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.361451
cap "A_MUX_mag_0/IN2" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.282683
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 29.993
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.286693
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/SEL" -7.3018
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN1" 41.8451
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "A_MUX_mag_0/IN2" 0.327746
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 16.0531
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "A_MUX_mag_0/SEL" 1.69571
cap "a2x1mux_mag_0/VSS" "A_MUX_mag_0/IN2" 0.197726
cap "a2x1mux_mag_0/VSS" "A_MUX_mag_0/SEL" 0.183121
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 26.3153
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.0295001
cap "a2x1mux_mag_0/IN2" "A_MUX_mag_0/IN2" 0.0156538
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/VDD" 3.19109
cap "a2x1mux_mag_0/IN2" "A_MUX_mag_0/SEL" 1.19551
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/IN2" 0.575618
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.94478
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/SEL" 2.69015
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/IN2" 1.15117
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN1" 0.606902
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" -1.42109e-14
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 23.2065
cap "VSS" "a2x1mux_mag_0/VOUT" 3.208
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN2" 1.58914
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "S1" 0.00115866
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 1.32636
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.722262
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/IN1" 0.590078
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 8.20136
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/IN1" 0.19809
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/IN1" 0.071694
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/VDD" 154.902
cap "VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.000257141
cap "a2x1mux_mag_0/IN2" "A_MUX_mag_0/IN1" 0.941455
cap "a2x1mux_mag_0/VOUT" "S1" 9.78993
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "A_MUX_mag_0/IN1" 0.399205
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN1" 169.14
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN1" 42.6643
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 8.02709
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 31.8841
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN2" 48.724
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" -1.42109e-14
cap "a2x1mux_mag_0/IN1" "S1" -0.314047
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "A_MUX_mag_0/IN1" 0.399701
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/VDD" 20.4296
cap "a2x1mux_mag_0/IN2" "S1" 2.91097
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/SEL" 3.54055
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "a2x1mux_mag_0/IN1" 0.0201797
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/IN1" 1.03022
cap "a2x1mux_mag_0/Transmission_gate_mag_1/pmos_3p3_Q354KU_0/w_n922_n230#" "a2x1mux_mag_0/IN2" 0.461922
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 1.4683
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/m1_500_2483#" 92.075
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_2/EN" 42.8637
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "A_MUX_mag_0/IN1" 3.36497
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 13.9137
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/EN" -6.55551
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 213.128
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_2/EN" 31.7994
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_op_bar" 32.4692
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.200906
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/IN" 93.3663
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_4/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.775517
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.340063
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_op_bar" 0.505838
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/OUT" 1.38056
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.00557194
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/IN" -1.94215
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_op_bar" 6.6411
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/INB" -0.891295
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/VSS" 2.1682
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 5.53567
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.303034
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/EN" 7.08398
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/VDD" 5.1649
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "S1" 7.45045
cap "VCO_mag_0/Delay_Cell_mag_2/VCONT" "S1" 0.0534199
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/IN" 0.019016
cap "VCO_mag_0/EN" "S1" 5.88585
cap "VCO_mag_0/VSS" "VCO_mag_0/EN" 3.40854
cap "VCO_mag_0/Stage_INV_1/IN" "S1" 1.08797
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_1/IN" 3.79173
cap "VCO_mag_0/Stage_INV_1/OUT" "VCO_mag_0/VSS" 5.09768
cap "S1" "VCO_mag_0/Stage_INV_1/OUT" 0.505273
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/IN" 0.0113153
cap "VCO_mag_0/Delay_Cell_mag_0/EN" "VCO_mag_0/VSS" 4.97674
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/VSS" 0.0677828
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/EN" 5.16742
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "S1" 0.0012069
cap "VCO_mag_0/Stage_INV_1/IN" "VCO_mag_0/VSS" 0.500328
cap "S1" "VCO_mag_0/Stage_INV_1/IN" 0.28054
cap "VCO_mag_0/Stage_INV_0/VDD" "VCO_mag_0/OUT" 0.103049
cap "VCO_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/EN" 5.68434e-14
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/EN" 5.71859
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/OUT" 0.0592718
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 5.68434e-14
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.84217e-14
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.0149699
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/EN" 0.0349605
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.27374e-13
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -2.27374e-13
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 39.0123
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "S1" 0.243208
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" -0.578967
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_op" 106.504
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_op" 12.6366
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 7.67759
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_op" 27.4705
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VSS" -1.69867
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_FSHHD6_0/a_n252_n100#" "VCO_op" 1.55251
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 83.0751
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_1/a_n268_n100#" "VCO_op" 0.0319937
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VDD" 21.5765
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/VSS" 0.0146311
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/VCONT" 0.0442826
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "A_MUX_mag_1/IN1" 77.7083
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "A_MUX_mag_1/IN1" 16.6624
cap "Output_Div_Mag_0/CLK_div_3_mag_0/RST" "A_MUX_mag_1/IN1" 4.70309
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" "A_MUX_mag_1/IN1" 0.0124601
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VDD" "A_MUX_mag_1/IN1" 0.147332
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "OPA0" 50.6341
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPA0" 0.0564174
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" -24.8249
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -7.58368
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 8.19045
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" 16.4731
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" 152.163
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" -0.402686
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" -24.8088
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 359.745
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" 1.86333
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -5.2272
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 48.4136
cap "Output_Div_Mag_0/m1_6276_n6066#" "OPA1" 328.796
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "OPA1" 1.54173
cap "OPA1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 1.03875
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPB0" 2.19191
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -5.68434e-14
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" -0.563366
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 104.801
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "OPB0" 14.5531
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -54.9223
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "OPB0" 150.791
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 5.49736
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -5.05766
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -8.42906
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "OPB0" 452.161
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 2.09121
cap "OPB1" "Output_Div_Mag_1/m1_6276_n6066#" 332.134
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "Test_Output_INT" 80.1591
cap "LF_mag_0/VSS" "P0" 0.724758
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I1" 46.801
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 12.229
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/I1" 9.35567
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.174481
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_3/I1" 2.32049
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/Sel" 38.2069
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/I1" 24.1477
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.142021
cap "mux_2x1_ibr_4/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/I1" 0.300274
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0236082
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/I1" 17.9931
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 4.58466
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/Sel" 84.994
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/OUT" -2.40291
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/I1" 1.53366
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" 2.80353
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_3/I1" 0.528025
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" -22.307
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/I0" -1.52213
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 2.71224
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__1/nand2_7/IN1" 0.272058
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/I0" 21.7927
cap "mux_2x1_ibr_4/OUT" "PFD_layout_0/DFF__1/CLK" 7.34776
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.878039
cap "mux_2x1_ibr_3/VSS" "PFD_layout_0/DFF__1/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0539269
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/OUT" 0.0208684
cap "mux_2x1_ibr_3/VSS" "PFD_layout_0/DFF__1/nand2_7/IN1" 0.106666
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__1/CLK" 0.358713
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/OUT" 0.0126369
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/Sel" 18.7987
cap "PFD_layout_0/DFF__1/nand2_2/IN1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.105533
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 80.3036
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.608985
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/I0" -1.47256
cap "mux_2x1_ibr_3/VSS" "PFD_layout_0/DFF__1/nand2_2/IN1" 1.21664
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/IN1" 0.316034
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0482591
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I0" 10.9792
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/OUT" 0.105774
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0216728
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_4/I0" 0.58842
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_4/OUT" 24.5794
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/OUT" -1.98386
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0164335
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.224917
cap "mux_2x1_ibr_3/nand2_ibr_0/IN1" "mux_2x1_ibr_4/Sel" 2.19029
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/OUT" -0.170609
cap "mux_2x1_ibr_3/nand2_ibr_1/IN1" "mux_2x1_ibr_4/I0" 0.417543
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/OUT" 3.45544
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" 15.2429
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 17.7709
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/I0" -0.00382889
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I1" 3.5892
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/Sel" 0.345342
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" 10.1835
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0525842
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_4/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0183889
cap "mux_2x1_ibr_3/nand2_ibr_1/IN1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 1.51354
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 1.09118
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__1/CLK" 3.11461
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/Sel" 0.369064
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/OUT" 0.0172567
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/nand2_ibr_2/OUT" -7.10543e-15
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 1.85568
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/OUT" 3.73791
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.297051
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_4/I0" 2.70856
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/VSS" -0.0958244
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.119926
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/Sel" 6.92788
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VDD" 0.071455
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 8.64366
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__1/nand2_2/IN1" 5.68434e-14
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/VDD" 0.731004
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__1/CLK" 2.17374
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_3/VDD" 0.475758
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/OUT" 4.07279
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/IN1" 0.315064
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.00437706
cap "mux_2x1_ibr_4/OUT" "PFD_layout_0/DFF__1/CLK" 7.3307
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00537712
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__1/CLK" 0.582223
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.486989
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__1/nand2_2/IN1" 1.13017
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/I0" 0.144504
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__1/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0474423
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/PU" 2.84217e-14
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/nand2_0/IN1" 1.13687e-13
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" -1.13687e-13
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/nand2_0/IN1" -1.13687e-13
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/buffer_loading_mag_1/VSS" -7.10543e-15
cap "PFD_layout_0/PU" "PFD_layout_0/nand2_0/IN1" -4.44089e-16
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.663521
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/PU" 0.378326
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.0251203
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/PD" 0.796456
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_loading_mag_1/IN" 1.42109e-14
cap "PFD_layout_0/buffer_loading_mag_1/IN" "mux_2x1_ibr_0/Sel" 0.129858
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_mag_0/IN" 3.16651
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 0.00817533
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.0248072
cap "PFD_layout_0/PD" "PFD_layout_0/PU" 0.181796
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/PD" 1.19682
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 2.9531
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/buffer_loading_mag_1/VSS" -7.10543e-15
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0124411
cap "mux_2x1_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/IN" 0.0576676
cap "mux_2x1_ibr_1/OUT" "PFD_layout_0/PU" -0.121213
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.0113102
cap "PFD_layout_0/nand2_0/IN1" "PFD_layout_0/PU" 0.864947
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PU" 0.395441
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/buffer_loading_mag_1/IN" 10.694
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_mag_0/IN" -5.68434e-14
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/PU" 0.169086
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_0/Sel" 0.0144664
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/buffer_loading_mag_1/VSS" 33.3305
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.386949
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0295734
cap "PFD_layout_0/PD" "PFD_layout_0/nand2_0/IN1" 6.93889e-18
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/PU" 6.18826
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PD" 0.857285
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/Sel" 0.500743
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_1/VSS" 11.6767
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/PU" 8.90731
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0756289
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/IN" 0.254826
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/PU" 13.8072
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/buffer_mag_0/IN" 5.2413
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/PD" 19.571
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VSS" 6.84113
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PU" 0.269715
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.222434
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_0/Sel" -1.77636e-15
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 2.16304
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "CP_mag_0/IPD+" 0.0467352
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.22193
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/Sel" -3.54604
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0347618
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/I0" -3.81408
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 0.919485
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.833348
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 1.79843
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_0/Sel" 290.925
cap "PFD_layout_0/buffer_loading_mag_0/a_876_227#" "PFD_layout_0/PU" 1.21743
cap "PFD_layout_0/PD" "CP_mag_0/inv_0/VDD" 100.57
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/nmos_3p3_EA23U2_0/a_122_n100#" "PFD_layout_0/PD" 1.40504
cap "PFD_layout_0/PU" "CP_mag_0/inv_0/VDD" 30.7941
cap "CP_mag_0/PD" "CP_mag_0/PU" -1.86641
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/Sel" 3.77476e-15
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/IPD+" 2.71827
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VSS" 35.9182
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_1/VSS" 15.3653
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "CP_mag_0/IPD+" 0.0554327
cap "PFD_layout_0/nand2_0/IN1" "CP_mag_0/inv_0/VDD" 0.230284
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_mag_0/IN" 3.16651
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 6.96598
cap "CP_mag_0/PU" "mux_2x1_ibr_1/I0" 0.270609
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 11.9131
cap "CP_mag_0/PU" "CP_mag_0/IPD_" 0.239037
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/Sel" 46.9941
cap "PFD_layout_0/PU" "mux_2x1_ibr_0/Sel" 5.32886
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "CP_mag_0/IPD_" 0.345658
cap "CP_mag_0/PU" "CP_mag_0/inv_0/VDD" 134.326
cap "PFD_layout_0/PD" "PFD_layout_0/PU" 9.22842
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 7.89034
cap "PFD_layout_0/buffer_loading_mag_0/a_876_227#" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.123846
cap "CP_mag_0/PU" "PFD_layout_0/buffer_loading_mag_1/VSS" -0.526022
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "CP_mag_0/inv_0/VDD" 2.31791
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VDD" 2.40813
cap "PFD_layout_0/nand2_0/IN1" "PFD_layout_0/PD" 1.25508
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "CP_mag_0/inv_0/VDD" 2.61413
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.674062
cap "CP_mag_0/PD" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 33.5741
cap "PFD_layout_0/nand2_0/IN2" "CP_mag_0/inv_0/VDD" 3.71374
cap "CP_mag_0/PD" "mux_2x1_ibr_1/I0" 0.0125981
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/inv_0/VDD" 1.72832
cap "CP_mag_0/PU" "mux_2x1_ibr_0/Sel" -7.84285
cap "CP_mag_0/PD" "CP_mag_0/inv_0/VDD" 6.80051
cap "PFD_layout_0/PD" "CP_mag_0/PU" -4.47753
cap "CP_mag_0/PU" "CP_mag_0/IPD+" 0.304931
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.769678
cap "PFD_layout_0/PU" "CP_mag_0/PU" -2.68407
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_2x1_ibr_0/Sel" 21.2386
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" 4.35434
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 4.68115
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/Sel" 24.7173
cap "PFD_layout_0/buffer_mag_0/IN" "CP_mag_0/inv_0/VDD" 2.33909
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "CP_mag_0/IPD+" 0.420574
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 5.69438
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 3.10925
cap "PFD_layout_0/buffer_loading_mag_0/a_876_227#" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00171073
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "CP_mag_0/inv_0/VDD" 6.48823
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/VDD" 1.84801
cap "PFD_layout_0/nand2_0/IN2" "PFD_layout_0/PD" 19.1738
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "CP_mag_0/inv_0/VDD" 0.0100627
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.150807
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/I0" 7.36208
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "CP_mag_0/inv_0/VDD" 0.062907
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_1/I0" 0.148065
cap "CP_mag_0/inv_0/VDD" "CP_mag_0/IPD_" 1.93285
cap "CP_mag_0/PD" "mux_2x1_ibr_0/Sel" 0.303985
cap "CP_mag_0/PD" "PFD_layout_0/PD" -0.172332
cap "PFD_layout_0/buffer_loading_mag_0/a_876_227#" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.0333959
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "CP_mag_0/IPD_" 0.0469943
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "CP_mag_0/inv_0/VDD" 21.7
cap "CP_mag_0/PU" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 43.756
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_mag_0/IN" 4.70303
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "CP_mag_0/PU" 1.73931
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/Sel" 0.769678
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 10.6938
cap "mux_2x1_ibr_1/I0" "CP_mag_0/IPD+" 0.980807
cap "CP_mag_0/VDD" "CP_mag_0/IPD_" 69.9447
cap "mux_2x1_ibr_1/I0" "CP_mag_0/PU" 0.699101
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 1.04469
cap "CP_mag_0/VDD" "CP_mag_0/PD" 4.20099
cap "CP_mag_0/VSS" "CP_mag_0/PU" -0.717541
cap "CP_mag_0/VSS" "CP_mag_0/IPD+" 1.00573
cap "CP_mag_0/IPD+" "CP_mag_0/IPD_" -18.5103
cap "CP_mag_0/PU" "CP_mag_0/IPD_" -11.7057
cap "CP_mag_0/PD" "CP_mag_0/IPD+" -3.6872
cap "mux_2x1_ibr_1/I0" "CP_mag_0/inv_0/OUT" 0.18233
cap "CP_mag_0/PD" "CP_mag_0/PU" -8.07548
cap "CP_mag_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.01317
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 6.11963
cap "CP_mag_0/VDD" "CP_mag_0/IPD+" 8.34513
cap "CP_mag_0/VDD" "CP_mag_0/PU" 5.0705
cap "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" "CP_mag_0/IPD_" 0.00681675
cap "CP_mag_0/VSS" "mux_2x1_ibr_1/I0" 1.61963
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/IPD_" 0.786972
cap "mux_2x1_ibr_1/I0" "CP_mag_0/IPD_" 0.275422
cap "CP_mag_0/IPD+" "CP_mag_0/PU" -1.18649
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/Sel" -3.43528
cap "mux_2x1_ibr_1/I0" "CP_mag_0/PD" 7.39174
cap "CP_mag_0/VDD" "CP_mag_0/inv_0/OUT" 1.94783
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "CP_mag_0/PD" 0.00371479
cap "CP_mag_0/VDD" "mux_2x1_ibr_1/I0" 16.7133
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/PD" -3.81408
cap "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" "CP_mag_0/IPD+" 0.0773416
cap "CP_mag_0/VSS" "CP_mag_0/IPD_" 2.4352
cap "CP_mag_0/VSS" "CP_mag_0/PD" 4.12714
cap "CP_mag_0/VSS" "CP_mag_0/VDD" 9.13228
cap "CP_mag_0/IPD+" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.0745187
cap "CP_mag_0/IPD+" "CP_mag_0/inv_0/OUT" 4.92807
cap "CP_mag_0/PU" "CP_mag_0/inv_0/OUT" 0.529749
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/nand2_ibr_2/IN1" 0.210049
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "A_MUX_mag_0/IN2" 0.186284
cap "CP_mag_0/VDD" "A_MUX_mag_0/IN2" 1.15626
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "CP_mag_0/IPD+" 0.0428409
cap "A_MUX_mag_0/SEL" "CP_mag_0/IPD_" 0.00197775
cap "A_MUX_mag_0/IN2" "CP_mag_0/IPD+" 1.4062
cap "a2x1mux_mag_0/inv_my_mag_0/VDD" "CP_mag_0/IPD+" 1.86457
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "CP_mag_0/inv_0/OUT" 1.53855
cap "CP_mag_0/PU" "CP_mag_0/inv_0/OUT" 0.995598
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "A_MUX_mag_0/SEL" 0.0929828
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/IPD+" 3.02035
cap "CP_mag_0/IPD_" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 1.42109e-14
cap "A_MUX_mag_0/SEL" "CP_mag_0/IPD+" 0.0136602
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/nand2_ibr_2/IN1" 0.02511
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "CP_mag_0/IPD_" 2.00748
cap "CP_mag_0/VDD" "CP_mag_0/IPD_" -1.02318e-12
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "CP_mag_0/PD" 14.2231
cap "CP_mag_0/IPD_" "CP_mag_0/IPD+" 0.0468007
cap "A_MUX_mag_0/IN2" "CP_mag_0/IPD_" 0.0339722
cap "CP_mag_0/IPD+" "CP_mag_0/PD" 0.498439
cap "a2x1mux_mag_0/inv_my_mag_0/VDD" "CP_mag_0/PD" 7.48865
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "CP_mag_0/VDD" 50.3702
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "a2x1mux_mag_0/SEL" 0.230534
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/VSS" 5.37971
cap "CP_mag_0/VDD" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 1.13687e-13
cap "A_MUX_mag_0/VSS" "CP_mag_0/PD" 2.83842
cap "CP_mag_0/inv_0/OUT" "A_MUX_mag_0/VSS" 2.52987
cap "CP_mag_0/VDD" "A_MUX_mag_0/IN2" 191.844
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/pmos_3p3_Q354KU_0/a_n692_n100#" 0.0564645
cap "A_MUX_mag_0/IN2" "a2x1mux_mag_0/SEL" 2.01228
cap "A_MUX_mag_0/IN2" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 39.6645
cap "A_MUX_mag_0/SEL" "CP_mag_0/IPD_" 0.701168
cap "a2x1mux_mag_0/VDD" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.392051
cap "A_MUX_mag_0/IN2" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 56.9832
cap "a2x1mux_mag_0/SEL" "CP_mag_0/PD" 1.47743
cap "CP_mag_0/VDD" "CP_mag_0/inv_0/OUT" 5.68434e-14
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/VSS" 182.225
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/IN2" -7.62481
cap "CP_mag_0/VDD" "A_MUX_mag_0/SEL" 27.1494
cap "A_MUX_mag_0/IN2" "CP_mag_0/PD" 24.1511
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/SEL" 5.15694
cap "A_MUX_mag_0/IN2" "CP_mag_0/inv_0/OUT" 24.09
cap "A_MUX_mag_0/SEL" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 1.89037
cap "a2x1mux_mag_0/VDD" "CP_mag_0/PD" 3.46404
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "CP_mag_0/PD" 0.0166188
cap "a2x1mux_mag_0/VDD" "CP_mag_0/inv_0/OUT" 0.00312771
cap "A_MUX_mag_0/SEL" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 4.59633
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/Tr_Gate_0/OUT" 10.91
cap "CP_mag_0/VDD" "A_MUX_mag_0/VSS" 16.9033
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/SEL" 2.67054
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "CP_mag_0/PD" 1.06786
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/IN2" 18.3124
cap "A_MUX_mag_0/VSS" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 16.7434
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/SEL" 1.08073
cap "A_MUX_mag_0/IN2" "CP_mag_0/IPD_" 0.758445
cap "A_MUX_mag_0/IN2" "CP_mag_0/IPD+" 3.40207
cap "A_MUX_mag_0/SEL" "CP_mag_0/PD" 0.868879
cap "A_MUX_mag_0/SEL" "CP_mag_0/inv_0/OUT" 3.65102
cap "A_MUX_mag_0/IN2" "A_MUX_mag_0/VSS" 159.315
cap "a2x1mux_mag_0/SEL" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.027256
cap "CP_mag_0/PD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.32173
cap "a2x1mux_mag_0/IN2" "A_MUX_mag_0/IN2" 0.0156538
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/IN2" 185.212
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/SEL" 0.600616
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/IN2" 0.0698028
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/IN2" 67.625
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.105013
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" -0.669684
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/IN2" -7.68883
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 2.84217e-14
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/IN2" 21.7809
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "A_MUX_mag_0/IN2" 2.39223
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/SEL" 0.0108854
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 3.38767
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" -2.5896
cap "CP_mag_0/nmos_3p3_GYTGVN_0/a_n260_n36#" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.013105
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/IN2" 5.08247
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 3.52154
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/SEL" 0.910168
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.040645
cap "a2x1mux_mag_0/SEL" "A_MUX_mag_0/SEL" 0.213779
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/SEL" 7.35966
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/VSS" 1.7942
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.97382
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/VSS" 1.51378
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 2.16067
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/VOUT" 12.6642
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/IN1" 0.260446
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/IN1" 1.19506
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/VOUT" 0.702668
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 43.9634
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/VSS" 26.5032
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN1" 44.2312
cap "A_MUX_mag_0/Tr_Gate_1/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.0193735
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.313235
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.566018
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/VOUT" -1.96132
cap "A_MUX_mag_0/IN1" "VCO_mag_0/m1_500_2483#" 0.0319358
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/VOUT" 1.00565
cap "A_MUX_mag_0/IN1" "VCO_mag_0/m1_466_1875#" 0.0207713
cap "A_MUX_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_2/VDD" 0.00707753
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/IN1" 1.14583
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/Tr_Gate_1/VSS" 21.5247
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/IN2" 15.6126
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_op_bar" 27.2686
cap "A_MUX_mag_0/VSS" "VCO_mag_0/m1_500_2483#" -6.36745
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 240.855
cap "VCO_mag_0/EN" "VCO_op_bar" 0.191633
cap "A_MUX_mag_0/VSS" "VCO_mag_0/m1_466_1875#" -6.68904
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUT" 0.0718289
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_op_bar" 0.17872
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/IN1" 4.01243
cap "VCO_op_bar" "VCO_mag_0/m1_466_1875#" 21.569
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 0.0605673
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" -5.0811
cap "A_MUX_mag_0/VSS" "VCO_op_bar" 339.298
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.533516
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -3.04939
cap "VCO_op_bar" "VCO_mag_0/m1_466_1875#" 0.0520692
cap "VCO_mag_0/EN" "VCO_op_bar" 43.1262
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/EN" -3.15113
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_op_bar" 56.9218
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_op_bar" 15.8544
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.409205
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -2.27374e-13
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.533516
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" 20.6399
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_op_bar" 371.626
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_op_bar" 12.1568
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_1/IN" 22.368
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -0.643636
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 0.03121
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -0.421889
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_2/OUT" -0.139147
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUTB" 6.91748
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_VMHHD6_0/a_n268_n100#" 14.3731
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUTB" 46.9797
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/OUTB" 90.5837
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUT" 6.28374
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 68.9923
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 7.4508
cap "VCO_mag_0/Stage_INV_1/IN" "VCO_mag_0/OUTB" 3.00283
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/GF_INV16_1/VDD" -2.52776
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -0.663176
cap "VCO_mag_0/EN" "VCO_mag_0/OUTB" 26.9407
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUTB" 56.0089
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/IN" 6.80551
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/GF_INV16_1/VSS" -0.23666
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/GF_INV16_1/VSS" -2.27374e-13
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUTB" 0.169784
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUTB" 99.9174
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUTB" 152.321
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 47.3644
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/OUTB" 26.8584
cap "VCO_mag_0/OUT" "VCO_mag_0/OUTB" -4.61176
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VSS" 3.56758
cap "VCO_mag_0/OUT" "VCO_mag_0/GF_INV16_1/VDD" 32.5037
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -2.71519
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_0/VSS" -3.25664
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUTB" 40.4807
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/OUTB" 47.7146
cap "VCO_mag_0/OUT" "VCO_mag_0/GF_INV16_1/IN" 0.021036
cap "VCO_mag_0/OUT" "VCO_mag_0/GF_INV16_2/IN" 6.81214
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/IN" -3.79352
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUTB" 0.332748
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/Delay_Cell_mag_0/VSS" -0.839517
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/EN" 3.30244
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUTB" 3.18512
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUTB" 2.40689
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/IN" 1.42546
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_2/VDD" 3.52291
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -5.33051
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 5.5253
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/OUT" 0.403233
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" 5.3828
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/OUT" 153.217
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -0.673554
cap "VCO_mag_0/Stage_INV_0/VDD" "VCO_mag_0/GF_INV16_2/VDD" -0.531084
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 100.955
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/Delay_Cell_mag_0/VSS" -2.22573
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/OUT" 6.96468
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/OUT" 6.46284
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -3.5945
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 31.6304
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUT" 1.97453
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/GF_INV16_2/IN" -0.964089
cap "VCO_mag_0/Stage_INV_0/VDD" "VCO_mag_0/OUT" 54.5011
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/OUT" 204.725
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_4/a_n468_n100#" 1.17858
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_n144_n100#" 8.39849
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.673279
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_1/a_n268_n100#" 3.88369
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/EN" 4.00777
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VSS" 96.9153
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_2/a_n268_n100#" 6.48301
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 33.9777
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VDD" 71.7288
cap "VCO_mag_0/OUT" "VCO_mag_0/VCONT" 2.91344
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" 11.3261
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 4.57104
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUT" 126.275
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VSS" 1036.03
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_4/a_164_n100#" 0.0265794
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.795673
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_FSHHD6_0/a_n252_n100#" 0.641033
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 0.100903
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/VSS" -6.97978
cap "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" -0.156485
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/VDD" 229.904
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0571811
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 16.3251
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -1.46779
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/VSS" -0.283044
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_2/a_n268_n100#" "A_MUX_mag_1/IN2" 0.120868
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/INB" 24.6343
cap "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_3/VSS" -3.65419
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" 22.2856
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" 6.23238
cap "A_MUX_mag_1/IN2" "VCO_mag_0/VCONT" 70.1742
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 16.5396
cap "Output_Div_Mag_0/CLK_div_3_mag_0/RST" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 4.96762
cap "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/VSS" 6.58887
cap "Output_Div_Mag_0/CLK_div_3_mag_0/RST" "A_MUX_mag_1/IN1" 4.70309
cap "A_MUX_mag_1/IN1" "A_MUX_mag_1/Tr_Gate_1/VSS" 77.7083
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" 0.214669
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.00822059
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" 0.0124601
cap "OPA0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VSS" 0.444274
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -27.1352
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.143759
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "OPA0" 0.660653
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "OPA0" 49.3968
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -2.49861
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "OPA0" 7.7208
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" 0.985866
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "OPA0" 15.8639
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/VDD" -1.8787
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 49.8453
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "OPA0" 0.137662
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" 90.3954
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -0.883217
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.405274
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "OPA0" 178.284
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/VDD" 3.94411
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/VSS" -9.70433
cap "OPA0" "Output_Div_Mag_0/mux_4x1_0/S0" 0.0134144
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "OPA0" 1.8547
cap "OPA0" "Output_Div_Mag_0/mux_4x1_0/VSS" 99.8845
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" "OPA0" 0.83209
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -3.42495
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/IN2" 0.348104
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" -27.3702
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -5.79517
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -0.0451059
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_0/mux_4x1_0/S1" 0.00821429
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" "Output_Div_Mag_0/mux_4x1_0/S1" 0.0830998
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "OPA0" 0.0403638
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" "OPA0" 0.235813
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/I2" -0.0329379
cap "Output_Div_Mag_0/mux_4x1_0/S1" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 2.20356
cap "Output_Div_Mag_0/mux_4x1_0/S1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" 54.8332
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" -5.1271
cap "Output_Div_Mag_0/mux_4x1_0/S1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.95125
cap "Output_Div_Mag_0/mux_4x1_0/I2" "Output_Div_Mag_0/mux_4x1_0/S1" 0.00659889
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.0347322
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" -5.68434e-14
cap "Output_Div_Mag_0/mux_4x1_0/S1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 72.0665
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/I3" -0.761173
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" "Output_Div_Mag_0/mux_4x1_0/I3" -15.6073
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.00257015
cap "Output_Div_Mag_0/mux_4x1_0/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.0303163
cap "Output_Div_Mag_0/mux_4x1_0/S1" "Output_Div_Mag_0/mux_4x1_0/I3" 341.121
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" -1.21941
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/S1" 0.978597
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" 7.33286
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 1.64927
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/S1" 0.805819
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 5.68434e-14
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 15.357
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.444378
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 1.28917
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" 0.203211
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_1/CLK_div_3_mag_0/RST" 0.0250602
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "OPB0" 7.80661
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -5.62626
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" 95.259
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 91.7009
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" -0.137154
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -8.42311
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/VDD" "OPB0" 2.78447
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -51.1205
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" 15.0716
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -1.40546
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -3.59449
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" 0.980645
cap "Output_Div_Mag_1/mux_4x1_0/VSS" "OPB0" 92.4212
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 1.96262
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" 187.48
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/IN2" 0.153803
cap "Output_Div_Mag_1/mux_4x1_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -10.0264
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -0.663831
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/I2" -0.0328336
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/VDD" "Output_Div_Mag_1/mux_4x1_0/I2" -0.410384
cap "OPB0" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" 0.0404307
cap "OPB0" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/VDD" 0.945088
cap "Output_Div_Mag_1/mux_4x1_0/S1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" 0.00238481
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" -4.65299
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/VDD" "Output_Div_Mag_1/mux_4x1_0/S1" 45.6528
cap "Output_Div_Mag_1/mux_4x1_0/I2" "Output_Div_Mag_1/mux_4x1_0/S1" 0.00688177
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" -0.767767
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" -0.527746
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/mux_4x1_0/S1" 68.6288
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/S1" 341.136
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/VDD" "Output_Div_Mag_1/mux_4x1_0/I3" -13.945
cap "Output_Div_Mag_1/mux_4x1_0/S1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.20951
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/S1" 0.670957
cap "Output_Div_Mag_1/mux_4x1_0/S1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 0.0118317
cap "Output_Div_Mag_1/mux_4x1_0/S1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" 1.6436
cap "Output_Div_Mag_1/mux_4x1_0/S1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/VDD" 1.06923
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/VDD" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" -8.52651e-14
cap "P1" "LF_mag_0/VSS" 4.92945
cap "Test_Output_INT" "LF_mag_0/VSS" 80.1591
cap "P0" "LF_mag_0/VSS" 0.724758
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" 0.613928
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_4/I1" 0.169846
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.991398
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.221226
cap "mux_2x1_ibr_4/VSS" "mux_2x1_ibr_4/VDD" -2.6065
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/I1" 0.165078
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/I1" 60.0308
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/VDD" 2.31368
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 1.28963
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/OUT" 0.0149708
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/nverterlayout_ibr_0/VDD" -0.0206869
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/VDD" -0.00854196
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/OUT" -2.78582
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/Sel" -7.10543e-15
cap "mux_2x1_ibr_4/VSS" "mux_2x1_ibr_4/VDD" -0.519153
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/I1" -0.475731
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.250034
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/IN2" 4.66198
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.247519
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/IN1" 0.150828
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/OUT" 0.145564
cap "mux_2x1_ibr_4/VDD" "mux_2x1_ibr_4/Sel" 0.111305
cap "mux_2x1_ibr_4/VDD" "PFD_layout_0/DFF__1/nand2_2/IN1" 5.68434e-14
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/buffer_mag_0/OUT" 0.154261
cap "PFD_layout_0/DFF__1/nand2_2/IN2" "PFD_layout_0/VDD" 15.4529
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_2/OUT" 0.00365372
cap "PFD_layout_0/DFF__1/nand2_3/OUT" "Vdiv_FB_MUX_INT" 0.155878
cap "PFD_layout_0/DFF__1/nand2_2/IN2" "Vdiv_FB_MUX_INT" 3.28435
cap "PFD_layout_0/VDD" "PFD_layout_0/buffer_mag_0/OUT" 0.0149965
cap "PFD_layout_0/DFF__1/inv_0/OUT" "Vdiv_FB_MUX_INT" 0.143015
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_2/OUT" 0.171598
cap "PFD_layout_0/VDD" "PFD_layout_0/buffer_loading_mag_0/IN" -5.68434e-14
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_1/OUT" 5.68434e-14
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/buffer_loading_mag_0/IN" 0.288114
cap "PFD_layout_0/DFF__1/nand2_1/OUT" "Vdiv_FB_MUX_INT" 2.15893
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/QB" 1.13687e-13
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/DFF__1/nand2_1/IN1" 0.123395
cap "PFD_layout_0/DFF__1/QB" "Vdiv_FB_MUX_INT" 1.67926
cap "PFD_layout_0/buffer_mag_0/VSS" "Vdiv_FB_MUX_INT" 0.839111
cap "PFD_layout_0/buffer_mag_0/VSS" "PRE_DIV_OP_INT" 0.00405262
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/I1" 0.0819005
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/PU" 165.678
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 1.50833
cap "PFD_layout_0/nand2_0/IN1" "PFD_layout_0/PU" 0.342421
cap "mux_2x1_ibr_0/nand2_ibr_0/IN1" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.0015796
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_loading_mag_0/VDD" 24.8365
cap "PFD_layout_0/buffer_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_0/VDD" 8.69122
cap "mux_2x1_ibr_0/nand2_ibr_0/IN1" "mux_2x1_ibr_0/I1" 21.1014
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/PU" 2.38233
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_0/I1" 0.0567637
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_0/I1" 0.239389
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_mag_0/VSS" 0.133017
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_mag_0/VSS" 8.20253
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/PU" -0.0261823
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "CP_mag_0/PU" -0.526022
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/nand2_ibr_0/IN1" 0.0970095
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/I0" 0.328997
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.304413
cap "CP_mag_0/IPD+" "PFD_layout_0/VDD" 2.37093
cap "PFD_layout_0/VDD" "PFD_layout_0/PU" 1.2422
cap "mux_2x1_ibr_0/nand2_ibr_0/IN1" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0012222
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 26.1806
cap "PFD_layout_0/VDD" "mux_2x1_ibr_0/nand2_ibr_0/IN1" 5.22115
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.31233
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I1" 0.410249
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_0/I1" 2.38766
cap "mux_2x1_ibr_1/I0" "CP_mag_0/PU" -0.857613
cap "mux_2x1_ibr_0/nand2_ibr_0/IN1" "PFD_layout_0/PU" 0.765376
cap "CP_mag_0/IPD+" "mux_2x1_ibr_0/nand2_ibr_0/IN1" 0.00420635
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.390622
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/I1" -0.0336503
cap "CP_mag_0/IPD_" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" 0.320068
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_1/I0" 0.126906
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 1.17953
cap "PFD_layout_0/VDD" "mux_2x1_ibr_0/I1" 8.58133
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/VDD" 3.22938
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/I0" 0.27621
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "PFD_layout_0/PU" 0.496848
cap "CP_mag_0/IPD+" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" 0.406097
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/PU" 8.31451
cap "CP_mag_0/IPD_" "PFD_layout_0/VDD" 0.447965
cap "mux_2x1_ibr_0/nand2_ibr_0/IN1" "mux_2x1_ibr_0/I1" 20.4718
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/I0" 17.7842
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 10.4617
cap "CP_mag_0/VSS" "mux_2x1_ibr_1/I0" 2.464
cap "CP_mag_0/VDD" "mux_2x1_ibr_1/I0" 10.4947
cap "mux_2x1_ibr_1/I0" "CP_mag_0/IPD+" 0.563268
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" 26.6003
cap "CP_mag_0/VSS" "CP_mag_0/VDD" 6.96378
cap "CP_mag_0/VSS" "CP_mag_0/IPD+" -0.0581725
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_1/I0" 1.17476
cap "CP_mag_0/IPD_" "CP_mag_0/VSS" 2.02707
cap "CP_mag_0/VDD" "CP_mag_0/IPD+" 7.59961
cap "mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_1/I0" 0.0419189
cap "CP_mag_0/PU" "mux_2x1_ibr_1/I0" -1.73472e-18
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "CP_mag_0/IPD+" 0.500387
cap "CP_mag_0/PU" "CP_mag_0/VSS" -0.822182
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "CP_mag_0/IPD+" 0.44629
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "CP_mag_0/VDD" 50.3702
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0177674
cap "A_MUX_mag_0/IN2" "A_MUX_mag_0/VDD" 0.769106
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/IN2" 2.03754
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VDD" 6.42599
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/IN2" 32.0577
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/OUT" 10.2371
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/IN2" 0.0786413
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/VDD" 17.2999
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/VDD" 2.06406
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/OUT" -5.68434e-14
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/SEL" 5.60381
cap "IPD_" "A_MUX_mag_0/SEL" 0.117972
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/SEL" 0.00105795
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.16494
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/VDD" 0.649292
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/SEL" 0.0313156
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/VDD" 0.548301
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/IN2" 0.744186
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/IN2" 29.5607
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/OUT" 0.519917
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/VOUT" 26.1255
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/IN1" 1.80596
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.666991
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.955232
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/Transmission_gate_mag_0/VOUT" 0.878083
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.0126077
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.5443
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "a2x1mux_mag_0/Transmission_gate_mag_0/VOUT" 0.0055247
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.00245433
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/IN1" 0.0648419
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/Tr_Gate_1/CLK" 1.88885
cap "LP_RES_CAP_INT" "A_MUX_mag_0/OUT" 10.2634
cap "A_MUX_mag_0/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/VOUT" 1.49176
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/IN1" 0.00846456
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/IN1" 0.00738135
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/OUT" 0.0396362
cap "LP_RES_CAP_INT" "A_MUX_mag_0/VSS" 1.23415
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/VSS" 144.56
cap "A_MUX_mag_0/Tr_Gate_1/VSS" "A_MUX_mag_0/IN1" 25.5049
cap "LP_RES_CAP_INT" "A_MUX_mag_0/Tr_Gate_1/OUT" 28.5823
cap "LP_RES_CAP_INT" "A_MUX_mag_0/IN1" 134.738
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "LP_RES_CAP_INT" 1.67837
cap "VCNT_MUX_INT" "A_MUX_mag_0/IN1" 0.00163239
cap "A_MUX_mag_0/Tr_Gate_1/VDD" "LP_RES_CAP_INT" 2.24134
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "LP_RES_CAP_INT" 1.08069
cap "A_MUX_mag_0/VSS" "VCNT_MUX_INT" -0.272434
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_op_bar" 15.8031
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_op_bar" 17.9249
cap "A_MUX_mag_0/VSS" "VCO_mag_0/EN" 3.55271e-15
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_2/VDD" -0.835842
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "A_MUX_mag_0/VSS" 32.0321
cap "VCO_mag_0/EN" "VCO_op_bar" 0.0495601
cap "A_MUX_mag_0/VSS" "VCO_op_bar" 147.702
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_op_bar" 25.024
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_1/OUTB" -3.67877
cap "A_MUX_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" -2.79445
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -3.02722
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/OUT" -5.68434e-14
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_op_bar" 69.6773
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_op_bar" 0.0801064
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_op_bar" 24.0449
cap "VCO_op_bar" "VCO_mag_0/EN" 93.894
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUT" 0.382253
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.835842
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_1/VSS" 0.194346
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" -2.16983
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/EN" -42.3347
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_op_bar" 2.02971
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" -0.244686
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_1/OUT" -0.00272662
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_1/VSS" -0.572007
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/EN" -5.28061
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_1/OUT" -0.0035075
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/OUT" -8.74406
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/EN" 65.1362
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 7.16484
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_op_bar" 2.3181
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_op_bar" 198.698
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -0.993259
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 5.68434e-14
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_1/OUT" 6.50909
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/EN" -7.76389
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/EN" -1.7053e-13
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/IN" -2.08915
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.390542
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/OUTB" -3.28967
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/VSS" 42.5078
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 9.04576
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 0.0454334
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" -7.83259
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" 4.74597
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/OUT" -2.62886
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_2/VDD" -35.7107
cap "VCO_mag_0/OUTB" "VCO_mag_0/EN" 91.7006
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 0.0182017
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/IN" 166.565
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.567909
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 6.5714
cap "VCO_mag_0/EN" "VCO_mag_0/GF_INV16_1/VSS" -9.72577
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_FSHHD6_0/a_n252_n100#" 0.0860334
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/INB" 26.4387
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 50.7353
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/VSS" 15.7219
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV1_1/OUT" 0.0294748
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -0.521633
cap "VCO_mag_0/OUTB" "VCO_mag_0/EN" 51.5867
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -0.271305
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/VSS" -0.16929
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/INB" 5.78221
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/IN" 65.6853
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/EN" -3.78139
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/EN" -0.448133
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/IN" 4.39043
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/VDD" 2.70328
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/EN" -1.17349
cap "VCO_mag_0/EN" "VCO_mag_0/GF_INV16_1/VSS" -4.88824
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_2/IN" 0.0260803
cap "VCO_mag_0/OUT" "VCO_mag_0/GF_INV16_1/VSS" 0.0322494
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/Delay_Cell_mag_3/EN" -0.399847
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/EN" 3.04152
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/VDD" 2.67863
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/GF_INV16_1/VDD" -0.555028
cap "VCO_mag_0/OUT" "VCO_mag_0/GF_INV16_1/VDD" 0.409022
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_3/EN" -0.283816
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/VSS" 0.0878306
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_3/EN" 2.27848
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/GF_INV16_1/VDD" -1.41584
cap "VCO_mag_0/Delay_Cell_mag_3/IN" "VCO_mag_0/Delay_Cell_mag_3/EN" -0.582466
cap "VCO_mag_0/GF_INV16_2/VSS" "VCO_mag_0/GF_INV16_2/VDD" -0.0341859
cap "VCO_mag_0/OUT" "VCO_mag_0/GF_INV16_2/VSS" 5.85021
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.130808
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/EN" -0.582466
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_2/VDD" -0.02929
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/IN" 0.364565
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_0/VDD" -3.53321
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/EN" 30.5589
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUT" 36.8146
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_2/VSS" -3.83315
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 0.0480255
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/IN" 0.856983
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/OUT" 10.5867
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/OUT" 64.4816
cap "A_MUX_mag_1/IN2" "VCO_mag_0/VCONT" 12.7892
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/VCONT" 6.61413
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/OUT" 4.84544
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/INB" 8.21455
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0488215
cap "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -0.138601
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/INB" 0.327955
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -0.888149
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" 3.81354
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -0.214183
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/CLK" 1.33264
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0580162
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -1.27525
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/IN2" -1.5578
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "A_MUX_mag_1/IN2" 318.848
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.445209
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 12.7839
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/IN2" 275.865
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/IN2" 0.174403
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/IN2" 0.321873
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "A_MUX_mag_1/IN2" 0.288436
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/OUT" 5.69202
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/SEL" 0.358136
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/IN2" 39.933
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/IN2" 86.299
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" 73.1062
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/IN2" 113.413
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK" 0.0832707
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VDD" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.0543273
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK" 136.874
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VSS" 0.257641
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/OUT" 3.10072
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "Output_Div_Mag_0/CLK" 1.75218
cap "A_MUX_mag_1/OUT" "Output_Div_Mag_0/CLK" 2.11432
cap "A_MUX_mag_1/VSS" "Output_Div_Mag_0/CLK" 103.765
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.230151
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "Output_Div_Mag_0/CLK" 109.489
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/Tr_Gate_1/VSS" 0.298311
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_2_mag_0/RST" 1.38483
cap "A_MUX_mag_1/IN1" "A_MUX_mag_1/Tr_Gate_1/VSS" 64.1599
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK" 48.1394
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/Tr_Gate_1/VSS" 0.665511
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "Output_Div_Mag_0/CLK" 0.380882
cap "Output_Div_Mag_0/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/CLK" 0.790303
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VSS" 3.21974
cap "A_MUX_mag_1/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.0944096
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.0869837
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/CLK" 0.0613339
cap "Output_Div_Mag_0/m1_2522_122#" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" -0.0545292
cap "Output_Div_Mag_0/m1_2522_122#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -0.147186
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/OPA0" 0.104941
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/OPA0" 1.21729
cap "Output_Div_Mag_0/m1_2522_122#" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.26825
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/OPA0" 0.630151
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/OPA0" 0.0534662
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -9.64739
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/mux_4x1_0/VDD" 0.880447
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/OPA0" 0.81173
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -0.319812
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/IN2" "Output_Div_Mag_0/OPA0" 0.884912
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Output_Div_Mag_0/OPA0" 0.876705
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -0.285876
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/OPA0" 0.197507
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" 45.5899
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/mux_4x1_0/I1" -0.46662
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -0.588593
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" 361.143
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/mux_4x1_0/VDD" -0.318509
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -4.46535
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/VSS" 2.85269
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/OPA0" 0.763351
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -0.421988
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/OPA0" 1.6911
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -0.849491
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.621884
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/OPA0" 84.4766
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -3.63858
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -3.61447
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/OPA0" 76.281
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/OPA0" 0.00630564
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/S0" 0.148779
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 1.11022e-16
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_1/IN2" -2.84217e-14
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/I0" -0.0666993
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/OPA1" 0.385645
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/mux_4x1_0/S0" 0.00456922
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_1/CLK" 2.53528
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0137522
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.217672
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 24.3488
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.439971
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/I3" -15.6829
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 4.24397
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 1.32941
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_2/OUT" 1.24137
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0129885
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" -3.27018
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.0184248
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Vdiv" 0.182936
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/mux_4x1_0/I3" -6.5661
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/S0" 0.451374
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.43975
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/I3" -15.4591
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.43975
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/VDD" 2.88334
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/I2" 0.545381
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/VDD" 0.258193
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/I3" -4.21163
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/Vdiv" 3.5553
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I1" 1.11617
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/I3" 270.971
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_0/mux_4x1_0/I3" -2.45743
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.175814
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/VDD" 135.278
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.79771
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_1/CLK" 4.36692
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/mux_4x1_0/I3" -0.864167
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/mux_4x1_0/I3" -0.864167
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 18.9113
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 18.2894
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_1/IN2" 0.540313
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/OPA1" 52.9689
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/I3" -1.84231
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.190035
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK" 4.97618
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 0.0105716
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 1.70681
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK" 3.06583
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/CLK" 0.041163
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" -2.49248
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 11.4043
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 16.7045
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK" 12.2405
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 102.813
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 0.0208134
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 0.237439
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.0289541
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 5.48559
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/CLK" 0.00564159
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 3.44695
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 29.4668
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK" 97.4785
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/CLK" 0.0393733
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 5.52919
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.00559846
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/Vdiv" -2.29229
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 4.41659
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 2.24212
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" "Output_Div_Mag_1/CLK" 0.200513
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 3.11089
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" 102.769
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 0.445944
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" 1.23868
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK" 1.08211
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" 0.379052
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/Vdiv" 0.103992
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 1.62424
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/QB" 3.44807
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.809716
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/Q" 0.778194
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK" -5.68434e-14
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 5.48844
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK" 55.9687
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 4.15223
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK" -1.13687e-13
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 52.5597
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" 0.2955
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" "Output_Div_Mag_1/CLK" 0.0824333
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" 0.669892
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.137394
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK" 0.0142361
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.13027
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.298705
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/OPA0" 0.0506944
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_1/OPA0" 0.182652
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" -0.330982
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/IN2" "Output_Div_Mag_1/OPA0" 0.970523
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" -0.48246
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/mux_4x1_0/I0" -0.251889
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -10.4737
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -4.9386
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/OPA0" 73.6951
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" 54.1013
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" "Output_Div_Mag_1/OPA0" 0.983558
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" -1.06888
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/OPA0" 0.845556
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" 373.934
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/I1" -0.455421
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" -3.87173
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/VSS" 1.53188
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/OPA0" 2.16988
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" -0.440902
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -3.66634
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -0.574467
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/OPA0" 82.7929
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/mux_4x1_0/I0" -0.0520238
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/OPA0" 1.87318
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/VDD" -0.321965
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.634113
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/mux_4x1_0/S0" 0.00644715
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/mux_4x1_0/S0" 0.60408
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/OPA1" 6.87927e-05
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/mux_4x1_0/VDD" 0.82707
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/S0" 0.00457896
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/VSS" 1.42404
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/I0" -0.0664881
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/S0" 0.349478
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I1" 1.15011
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/I3" -1.84231
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/I3" -4.36623
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/Vdiv" 3.01851
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 23.1459
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/mux_4x1_0/I3" -3.19551
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/mux_4x1_0/VDD" 7.10543e-15
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 17.9157
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/mux_4x1_0/I3" -15.1438
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_1/IN2" 0.557528
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VSS" 47.6733
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/mux_4x1_0/I3" -0.864167
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/mux_4x1_0/I3" -16.9868
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/I3" 275.2
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.4256
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/mux_4x1_0/I3" -7.01774
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.435619
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/VDD" 87.6542
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/S0" 0.457748
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/I2" 0.504353
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 17.4799
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_2/OUT" 1.25151
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/mux_4x1_0/I3" -2.79279
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/mux_4x1_0/I3" -0.864167
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" 4.94647
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.4256
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/VDD" 0.357265
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/OPA1" 1.53202
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 0.0151878
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 0.0151878
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/OPA1" 54.1798
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/OPA1" -1.07029
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 1.42109e-14
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/Vdiv" 44.4328
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.84191
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA1" 4.26296
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/OPA1" 0.584693
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/OPA1" 0.0262364
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/OPA1" 0.733673
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "P0" 0.724758
cap "LF_mag_0/VSS" "Test_Output_INT" 92.484
cap "LF_mag_0/VSS" "P1" 2.17758
cap "PRE_DIV_OP_INT" "mux_2x1_ibr_4/VDD" 0.388998
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 0.0932227
cap "PRE_DIV_OP_INT" "mux_2x1_ibr_4/VDD" 0.51847
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/VDD" 39.412
cap "PRE_DIV_OP_INT" "mux_2x1_ibr_4/VDD" 0.257862
cap "Vdiv_FB_MUX_INT" "mux_2x1_ibr_4/VDD" 232.275
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_3/IN1" 0.181096
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_2/OUT" 0.0742577
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_2/IN2" 22.3972
cap "PFD_layout_0/DFF__1/VSS" "PFD_layout_0/VDD" 18.4625
cap "PFD_layout_0/VDD" "Vdiv_FB_MUX_INT" 195.611
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/VDD" 230.556
cap "PRE_DIV_OP_INT" "PFD_layout_0/VDD" 2.99137
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/VDD" 239.998
cap "PU_INT" "PFD_layout_0/buffer_loading_mag_0/VDD" 54.4147
cap "PD_INT" "PFD_layout_0/buffer_loading_mag_0/VDD" 2.84217e-14
cap "Vdiv_FB_MUX_INT" "PFD_layout_0/buffer_loading_mag_0/VDD" 153.635
cap "mux_2x1_ibr_1/VSS" "PFD_layout_0/VDD" 3.05303
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/VDD" -3.00089
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_1/VSS" 0.0660764
cap "A_MUX_mag_0/Tr_Gate_0/VSS" "VDD_INT_9" 5.85582
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 95.7747
cap "A_MUX_mag_0/SEL" "IPD+" 0.867845
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/VSS" 80.036
cap "A_MUX_mag_0/OUT" "IPD_" 34.3442
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/IN2" 9.69643
cap "A_MUX_mag_0/VSS" "IPD+" 4.21713
cap "A_MUX_mag_0/SEL" "IPD_" 1.4779
cap "LP_RES_CAP_INT" "A_MUX_mag_0/SEL" 0.619149
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/OUT" 149.514
cap "A_MUX_mag_0/VSS" "IPD_" 9.57783
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/SEL" 31.0017
cap "LP_RES_CAP_INT" "A_MUX_mag_0/VSS" 24.6901
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/VSS" 10.7387
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VDD" 27.5049
cap "A_MUX_mag_0/VDD" "LP_RES_CAP_INT" -1.05825
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VSS" 186.584
cap "LP_RES_CAP_INT" "A_MUX_mag_0/VSS" 13.7905
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_0/VDD" 1.49851
cap "A_MUX_mag_0/SEL" "IPD+" 0.0404261
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/IN2" 1.77292
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_1/CLK" 1.1163
cap "A_MUX_mag_0/VDD" "IPD+" -0.115769
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 5.71195
cap "IPD+" "A_MUX_mag_0/VSS" 2.35545
cap "A_MUX_mag_0/SEL" "IPD_" 0.0844833
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/VDD" 14.8197
cap "A_MUX_mag_0/VDD" "IPD_" -1.95164
cap "IPD_" "A_MUX_mag_0/VSS" 5.34964
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/SEL" -0.0780949
cap "A_MUX_mag_0/SEL" "LP_RES_CAP_INT" 0.000870814
cap "A_MUX_mag_0/OUT" "IPD_" 49.2606
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "LP_RES_CAP_INT" 1.32895
cap "A_MUX_mag_0/OUT" "LP_RES_CAP_INT" 1.24979
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_0/VDD" 1.1705
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "IPD+" 0.62399
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.0132604
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/OUT" 550.649
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "IPD_" 1.91245
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/Tr_Gate_1/CLK" 4.31702
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "LP_RES_CAP_INT" 0.542914
cap "A_MUX_mag_0/OUT" "IPD_" 36.2058
cap "A_MUX_mag_0/Tr_Gate_1/VSS" "VCNT_MUX_INT" 88.1462
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "VCNT_MUX_INT" 0.477201
cap "VCO_mag_0/Delay_Cell_mag_1/VDD" "VCNT_MUX_INT" 0.292419
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCNT_MUX_INT" 20.8954
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "VCNT_MUX_INT" 0.950289
cap "A_MUX_mag_0/Tr_Gate_1/OUT" "LP_RES_CAP_INT" 114.745
cap "A_MUX_mag_0/Tr_Gate_1/VDD" "VCNT_MUX_INT" 1.20473
cap "A_MUX_mag_0/Tr_Gate_1/VSS" "LP_RES_CAP_INT" 121.377
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCNT_MUX_INT" 0.084251
cap "A_MUX_mag_0/Tr_Gate_1/OUT" "VCNT_MUX_INT" 1.23014
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/OUT" 119.49
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_4/a_n468_n100#" 0.738939
cap "A_MUX_mag_0/VSS" "VCNT_MUX_INT" 50.4361
cap "VCNT_MUX_INT" "VCO_mag_0/EN" 1.26986
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUT" 0.617491
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 87.2828
cap "VCO_mag_0/Delay_Cell_mag_1/VDD" "VCNT_MUX_INT" 103.288
cap "VCNT_MUX_INT" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.195953
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_mag_0/EN" -2.30449
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/EN" -1.12431
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUT" 115.577
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/EN" -2.46115
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 73.2632
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 33.4167
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/EN" 121.101
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" -0.099386
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 3.13411
cap "VCO_mag_0/VDD" "VCO_mag_0/EN" -6.04241
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 12.6439
cap "VCO_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 141.626
cap "VCO_mag_0/GF_INV1_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 36.023
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 102.003
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 1.20616
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_FSHHD6_0/a_n252_n100#" 3.36246
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 1.93517
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 51.9606
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 5.76435
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 91.4283
cap "VCO_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 80.9785
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/GF_INV1_0/VSS" 1.56095
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/IN" 0.0363448
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/GF_INV1_1/OUT" 0.000775784
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "IPD_" 0.0366907
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.658071
cap "A_MUX_mag_1/Tr_Gate_0/VDD" "VCO_mag_0/VCONT" 0.936964
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "A_MUX_mag_1/IN2" 167.952
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_mag_0/VCONT" 0.646747
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_1/a_n268_n100#" "A_MUX_mag_1/IN2" 0.058573
cap "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_3/VSS" 1.90908
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" 0.312873
cap "A_MUX_mag_1/Tr_Gate_0/VDD" "A_MUX_mag_1/IN2" 1.91535
cap "A_MUX_mag_1/IN2" "VCO_mag_0/VCONT" 1.756
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/IN2" 0.479037
cap "A_MUX_mag_1/Tr_Gate_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.223046
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "A_MUX_mag_1/IN2" 51.7277
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VSS" 127.089
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.160106
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_3/VSS" 0.686516
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.04676
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/IN2" 21.3073
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/IN2" 26.2577
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "VCO_mag_0/VCONT" 0.0079285
cap "A_MUX_mag_1/SEL" "VCO_mag_0/Delay_Cell_mag_3/VSS" 0.200264
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/IN2" 0.298354
cap "A_MUX_mag_1/SEL" "VCO_mag_0/Delay_Cell_mag_3/VDD" 0.529033
cap "VCO_mag_0/Delay_Cell_mag_3/a_2095_n808#" "A_MUX_mag_1/SEL" 0.345239
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/OUT" 5.68434e-14
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/OUT" -5.68434e-14
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "VCO_mag_0/Delay_Cell_mag_3/VSS" 0.243932
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.3741
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/OUT" 51.7042
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/IN2" 0.314933
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "VCO_mag_0/Delay_Cell_mag_3/VDD" 0.378269
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00847182
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/OUT" 17.2265
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/VSS" 52.863
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/OUT" -0.794015
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/CLK" 8.52746
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/OUT" -2.37239
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/VDD" 12.8936
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.70972
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00613489
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/OUT" 151.796
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.656797
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.616931
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/VSS" 0.14877
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/Tr_Gate_1/CLK" -1.42109e-14
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/VSS" 12.3382
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.167367
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VDD" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.156141
cap "A_MUX_mag_1/OUT" "Output_Div_Mag_0/CLK" 0.344984
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/CLK" 1.42932
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 11.2673
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.333204
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VSS" 0.0430882
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VSS" 3.03143
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/Tr_Gate_1/VDD" 1.34424
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK" 6.90644
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.238257
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VSS" 42.2071
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "Output_Div_Mag_0/CLK" 4.54962
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK" 0.115755
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.00219478
cap "A_MUX_mag_1/Tr_Gate_1/VSS" "Output_Div_Mag_0/CLK" 247.23
cap "A_MUX_mag_1/IN1" "A_MUX_mag_1/Tr_Gate_1/VSS" 0.324721
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK" 0.00993146
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.464726
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "VDD_INT_13" 0.0357583
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/CLK" 0.0197125
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "VDD_INT_13" 0.0357583
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "VDD_INT_13" 0.0357583
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.9135
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/VDD" "Output_Div_Mag_0/CLK" 2.94689
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 1.04618
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "VDD_INT_13" 0.0319271
cap "Output_Div_Mag_0/CLK" "VDD_INT_13" 11.2244
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "VDD_INT_13" 0.0321032
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "VDD_INT_13" 1.34344
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 1.04495
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "VDD_INT_13" 0.00507013
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" -2.1981
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" 1.21863
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "VDD_INT_13" 0.00921822
cap "VDD_INT_13" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" 0.1311
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "VDD_INT_13" 14.4407
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 2.02765
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "m1_32750_n18019#" 0.0455366
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "m1_32750_n18019#" 2.26414
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.21444
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.00424187
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" 1.06704
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.00104125
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.726941
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" 16.1503
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.13312
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.00441411
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/OPA0" 2.02571
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "IPD_" 0.00280518
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" -2.4186
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.00312197
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.0327103
cap "IPD_" "Output_Div_Mag_0/OPA0" 0.0326764
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/OPA0" 16.5205
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.716872
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.00280518
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" 0.133426
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "IPD_" 0.00575424
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.0455366
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -12.1319
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.00445674
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.00841551
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.00234273
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "m1_32750_n18019#" 0.0912876
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.133426
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.128813
cap "IPD_" "Output_Div_Mag_0/OPA0" 0.00445674
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.00104125
cap "Output_Div_Mag_0/OPA1" "m1_32750_n18019#" 0.42998
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0912876
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_0/mux_4x1_0/I1" -0.130685
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/OPA0" 3.8008
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_0/OPA0" 7.22263
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" -12.1319
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/OPA0" 1.83466
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/OPA0" -1.13687e-13
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 0.00445674
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" -0.795447
cap "Output_Div_Mag_0/OPA1" "IPD_" 0.0660432
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.00575424
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/OPA0" 106.784
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 0.133426
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/OPA0" 17.1462
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/OPA0" 0.0973563
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "IPD_" 0.00575424
cap "IPD_" "Output_Div_Mag_0/OPA1" 0.199908
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "m1_32750_n18019#" 0.0912876
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/VDD" 5.08097
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA1" 2.38873
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/OPA1" 0.52069
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/OPA1" 1.28006
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.00257015
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/OPA1" 0.20467
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK" 0.0347322
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 0.14766
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VDD" 0.0150393
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/m1_n439_n6189#" 0.0303163
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/VDD" 38.5829
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/VDD" 14.0268
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_1/m1_n439_n6189#" 0.352109
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" -2.2232
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Vdiv" 70.9501
cap "Output_Div_Mag_1/m1_n439_n6189#" "Output_Div_Mag_0/Vdiv" 72.2993
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 8.5454
cap "Output_Div_Mag_1/m1_n439_n6189#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 19.7244
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/m1_n439_n6189#" 0.260851
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" "Output_Div_Mag_0/Vdiv" 2.58938
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" 14.181
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 9.2586
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" "Output_Div_Mag_0/Vdiv" 124.366
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VSS" 9.39527
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/OPA1" 1.27427
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" 108.408
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0452394
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 6.27352
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 3.05202
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.382929
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 1.53403
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.282533
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 18.4376
cap "VDD_INT_5" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 0.00905583
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/VSS" 2.38738
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 98.5115
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.369853
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/QB" 2.9648
cap "Output_Div_Mag_1/CLK" "VDD_INT_5" 47.1677
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Vdiv" 0.132235
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" "Output_Div_Mag_1/CLK" 0.022149
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.470666
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.087706
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 62.3751
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 77.9228
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 10.8567
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -0.360904
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" -2.84217e-14
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 3.12302
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 6.43644
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 18.0344
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 2.32383
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 1.32538
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 136.507
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 17.4623
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.143984
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 17.5552
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 15.3195
cap "IPD_" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 0.360095
cap "IPD_" "Output_Div_Mag_1/OPA0" 0.0730798
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -0.00564625
cap "m2_45110_n18250#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 6.44199
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.0144114
cap "Output_2_INT" "Output_Div_Mag_1/OPA0" 1.37304
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 6.22315
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" -1.0055
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 2.61669
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/OPA0" 1.34857
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 6.0202
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.0657782
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 1.42109e-14
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" -1.13687e-13
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" -2.84217e-14
cap "Output_2_INT" "Output_Div_Mag_1/OPA0" 0.174018
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" 0.675946
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.012423
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.0952713
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.0125756
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.119459
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.942538
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" 0.451467
cap "IPD_" "Output_Div_Mag_1/OPA0" 0.0146392
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.119777
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 5.68434e-14
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/OPA0" 0.0242313
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA0" 3.75327
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_1/OPA0" 7.19134
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "Output_Div_Mag_1/OPA0" 2.22045e-16
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 0.240833
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "Output_2_INT" 0.107601
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_1/OPA0" 131.421
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "IPD_" 0.0195343
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_1/OPA0" 32.9788
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/ITAIL_SRC" 0.0113601
cap "Output_Div_Mag_1/OPA0" "Output_2_INT" -2.33905
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "Output_Div_Mag_1/VDD" 0.0398323
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -24.5198
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" "Output_2_INT" 0.444535
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "Output_2_INT" 0.174018
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_1/mux_4x1_0/I1" -0.129639
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/OPA0" 0.018075
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_1/VDD" 0.665008
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/OPA0" 1.02037
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VDD" 2.01377
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/OPA1" 1.42109e-14
cap "Output_Div_Mag_1/OPA1" "Output_2_INT" 12.0827
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "Output_Div_Mag_1/VDD" 0.207038
cap "Output_Div_Mag_1/OPA1" "Current_Mirror_Top_0/G_source_up" 0.497555
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "Output_2_INT" 0.107601
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/G_source_up" 0.160115
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" 2.27374e-13
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/mux_4x1_0/S0" 0.0984427
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/VDD" 1.10531
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/VDD" 0.71576
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/OPA1" 1.84403
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/VSS" 3.62902
cap "Output_Div_Mag_1/VSS" "Current_Mirror_Top_0/G_source_up" 0.257907
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/OPA1" 0.214458
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.144202
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/VDD" 3.12196
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/Vdiv" 163.245
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -10.5601
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.412222
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 26.2607
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 58.327
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 120.403
cap "LF_mag_0/VSS" "P0" 0.558581
cap "Test_Output_INT" "LF_mag_0/VSS" 80.5295
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 870.073
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.21327
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -4.99929
cap "LF_mag_0/VSS" "P1" 3.7992
cap "P1" "LF_mag_0/VSS" 10.9284
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/CLK" 1.45208
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/w_1_n5855#" 0.0184778
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.0223804
cap "LP_RES_CAP_INT" "pre_div_mag_0/RST" 5.45311
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.209325
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 4.14957
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.115597
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 41.6897
cap "pre_div_mag_0/RST" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.960181
cap "pre_div_mag_0/CLK_div_4_mag_0/VSS" "LP_RES_CAP_INT" 164.874
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "PRE_DIV_OP_INT" 0.298602
cap "pre_div_mag_0/CLK_div_4_mag_0/VSS" "LP_RES_CAP_INT" 164.874
cap "pre_div_mag_0/CLK_div_4_mag_0/VSS" "PRE_DIV_OP_INT" 1.15419
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 164.874
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 103.047
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "PFD_layout_0/VDD" 1.39864
cap "PRE_DIV_OP_INT" "Vdiv_FB_MUX_INT" -5.68434e-14
cap "PRE_DIV_OP_INT" "PFD_layout_0/VDD" 3.22149
cap "IPD+" "LP_RES_CAP_INT" -2.84217e-14
cap "IPD_" "Feedback_Divider_mag_0/VSS" 12.8181
cap "Feedback_Divider_mag_0/VSS" "LP_RES_CAP_INT" 43.3509
cap "IPD_" "A_MUX_mag_0/VDD" -2.09582
cap "A_MUX_mag_0/VDD" "LP_RES_CAP_INT" -1.32003
cap "IPD_" "A_MUX_mag_0/OUT" 34.3442
cap "IPD_" "Feedback_Divider_mag_0/VSS" 10.3171
cap "Feedback_Divider_mag_0/VSS" "LP_RES_CAP_INT" 33.0426
cap "A_MUX_mag_0/VDD" "IPD_" -2.53282
cap "A_MUX_mag_0/VDD" "LP_RES_CAP_INT" -1.47076
cap "IPD_" "A_MUX_mag_0/OUT" 47.1384
cap "A_MUX_mag_0/VSS" "LP_RES_CAP_INT" 6.73825
cap "A_MUX_mag_0/OUT" "IPD_" 36.2058
cap "A_MUX_mag_0/VSS" "IPD_" 8.95111
cap "A_MUX_mag_0/VSS" "LP_RES_CAP_INT" 1.07724
cap "IPD_" "A_MUX_mag_0/VSS" 17.7441
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.140155
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.00558362
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD_" 4.26574
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUT" 0.952552
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.0878795
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD+" 0.0338913
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.606865
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/OUT" 0.140107
cap "IPD_" "Feedback_Divider_mag_0/VSS" 45.0849
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 3.73242
cap "VCO_mag_0/m1_2549_288#" "VCO_mag_0/GF_INV1_1/VSS" 0.00891327
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.344006
cap "IPD+" "VCO_mag_0/m1_2549_288#" 0.0835387
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.140107
cap "IPD_" "VCO_mag_0/m1_2549_288#" 0.18282
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.0296062
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.947516
cap "IPD_" "VCO_mag_0/GF_INV1_1/VSS" 45.0849
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.0522273
cap "VCO_mag_0/GF_INV1_0/IN" "IPD_" 13.4709
cap "VCO_mag_0/GF_INV1_0/VSS" "IPD_" 27.6478
cap "VCO_mag_0/GF_INV1_0/VSS" "VCO_mag_0/GF_INV1_0/IN" 0.656767
cap "VCO_mag_0/GF_INV1_0/IN" "IPD+" 6.15548
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUT" 19.0892
cap "VCO_mag_0/GF_INV1_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.656767
cap "IPD_" "VCO_mag_0/GF_INV1_0/VSS" 20.0579
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/OUT" 6.15548
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD+" 0.021269
cap "IPD_" "VCO_mag_0/GF_INV1_0/VSS" 40.5588
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/OUT" 1.72266
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD_" 1.84133
cap "VCO_mag_0/Delay_Cell_mag_3/OUT" "VCO_mag_0/GF_INV1_0/VSS" 0.173574
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUT" 4.20215
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.0463419
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.03555
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.1422
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD+" 0.0319035
cap "Feedback_Divider_mag_0/VSS" "IPD_" 45.1567
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.230814
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.313322
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.953618
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n468_n100#" "IPD_" 4.26328
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" 1.42109e-14
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "IPD_" 0.381327
cap "VCO_mag_0/Delay_Cell_mag_3/OUTB" "VCO_op" 0.0541431
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "IPD_" 0.719444
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_op" 83.3407
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "VCO_op" 51.0332
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_op" 34.0316
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_op" 4.05949
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "IPD+" 0.10665
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" -5.68434e-14
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "IPD_" 36.5124
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/VSS" 1.79487
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/INV_2_0/pmos_3p3_KYEELV_0/a_152_n168#" 0.000810068
cap "IPD_" "A_MUX_mag_1/OUT" 3.15867
cap "A_MUX_mag_1/INV_2_0/pmos_3p3_KYEELV_0/a_n356_n212#" "A_MUX_mag_1/VDD" 0.0174275
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 1.3084
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/VDD" 19.943
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 11.4518
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VDD" 7.17448
cap "A_MUX_mag_1/Tr_Gate_1/pmos_3p3_YMKZL5_3/a_n138_n84#" "A_MUX_mag_1/VDD" 1.45655
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 6.91721
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "A_MUX_mag_1/VSS" 10.102
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/VDD" 15.1686
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 2.55238
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" 0.166124
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 1.79113
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/pmos_3p3_M8SWPS_1/a_28_n80#" 0.201161
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/IN1" 0.189256
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 10.9812
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_0/IN1" 0.0429589
cap "VDD_INT_13" "Output_Div_Mag_0/CLK" 11.9541
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/K" 0.189256
cap "VDD_INT_13" "A_MUX_mag_1/VSS" 6.9349
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/Buffer_delayed_mag_0/VDD" 9.05604
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/pmos_3p3_M8SWPS_2/a_n116_n80#" 0.659174
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" 0.189256
cap "VDD_INT_13" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" -3.95093
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "IPD_" 0.236305
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN1" 0.193665
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 9.67093
cap "VDD_INT_13" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" 17.7208
cap "VDD_INT_13" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 148.031
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" 261.056
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/pmos_3p3_M8SWPS_1/a_28_n80#" 0.189256
cap "VDD_INT_13" "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 17.6222
cap "VDD_INT_13" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" 24.8093
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 1.05166
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/pmos_3p3_M8SWPS_1/a_28_n80#" 0.208657
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "IPD_" 0.236305
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_0/IN1" 0.201591
cap "VDD_INT_13" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_0/pmos_3p3_M8SWPS_1/a_28_n80#" 0.394826
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 5.35314
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "m1_32750_n18019#" 0.451051
cap "Output_Div_Mag_0/OPA0" "m1_32750_n18019#" 18.8528
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "IPD_" 0.0748997
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 14.8538
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 0.223054
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "IPD_" 0.0748997
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m1_32750_n18019#" 0.394712
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 1.66776
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 12.1593
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "IPD_" 0.481819
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 108.286
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "m1_32750_n18019#" 205.206
cap "IPD+" "Output_Div_Mag_0/OPA0" 0.171339
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" 12.9236
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" 16.1503
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.814152
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "m1_32750_n18019#" 0.394712
cap "Output_Div_Mag_0/OPA0" "IPD_" 3.1923
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 144.83
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "m1_32750_n18019#" 37.2529
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "m1_32750_n18019#" 2.26414
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "m1_32750_n18019#" 242.284
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 15.5868
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "m1_32750_n18019#" 0.365525
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 2.4194
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "IPD_" 0.0187521
cap "Output_Div_Mag_0/OPA0" "m1_32750_n18019#" 21.5579
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/OPA0" 110.491
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.0324034
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 7.10609
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "IPD_" 0.0726654
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 5.98967
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m1_32750_n18019#" 0.0990291
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "IPD_" 0.781154
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 6.80998
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "m1_32750_n18019#" 0.366784
cap "IPD+" "Output_Div_Mag_0/OPA0" 0.0526641
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "IPD_" 0.0725614
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 1.11709
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 3.75026
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "m1_32750_n18019#" 4.55056
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.815532
cap "Output_Div_Mag_0/OPA0" "IPD_" 5.03431
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" "IPD_" 0.0562564
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 4.56323
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 0.396116
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0726654
cap "Output_Div_Mag_0/OPA1" "IPD_" 0.150017
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" "m1_32750_n18019#" 0.297087
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 26.7189
cap "m1_32750_n18019#" "Output_Div_Mag_0/VDD" 278.024
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.366784
cap "Output_Div_Mag_0/OPA1" "m1_32750_n18019#" 0.792233
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" -0.743273
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 0.181893
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 0.0750086
cap "IPD+" "Output_Div_Mag_0/VDD" 0.200707
cap "IPD+" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.0555689
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.366784
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "Output_Div_Mag_0/VDD" 0.00490274
cap "Output_Div_Mag_0/OPA1" "IPD_" 0.0726654
cap "IPD_" "Output_Div_Mag_0/VDD" 0.459709
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 1.35987
cap "Output_Div_Mag_0/OPA1" "m1_32750_n18019#" 0.366784
cap "m1_32750_n18019#" "Output_Div_Mag_0/VDD" 220.691
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 7.96869
cap "IPD_" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.0726654
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/VSS" 5.31429
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/VDD" 38.5829
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/VSS" 8.57091
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/VDD" 14.0268
cap "VDD_INT_5" "m2_45110_n18250#" -4.75419
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VSS" "Output_Div_Mag_1/CLK" 0.0981467
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" "VDD_INT_5" 1.43992
cap "VDD_INT_5" "Output_Div_Mag_1/CLK" 46.6628
cap "m2_45110_n18250#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" -2.89946
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 507.034
cap "IPD_" "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.25189
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 1.5214
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" 5.38807
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" 74.3275
cap "IPD_" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" 0.25189
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 0.302784
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 2.87313
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" 19.0766
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 16.6058
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "m2_45110_n18250#" 6.88409
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "IPD_" 0.521836
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 17.0012
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "Output_2_INT" 0.141575
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 2.61669
cap "IPD+" "Output_Div_Mag_1/OPA0" 0.160079
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 351.571
cap "IPD+" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.00632586
cap "IPD_" "Output_Div_Mag_1/OPA0" 0.926625
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 0.57427
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "IPD+" 0.290612
cap "IPD_" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.0801667
cap "Output_Div_Mag_1/OPA0" "Output_2_INT" 21.6466
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/ITAIL_SRC" 0.000192975
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Current_Mirror_Top_0/G_source_up" 6.42575
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "Output_2_INT" 0.0878817
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" 1.28945
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/OPA0" 0.469446
cap "Output_2_INT" "Output_Div_Mag_1/OPA0" 30.8519
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/OPA0" 79.3376
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_2_INT" 479.912
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/ITAIL_SINK" 0.077581
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.160454
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/ITAIL_SRC" 0.000959992
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "Current_Mirror_Top_0/ITAIL_SINK" 0.0124868
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.0128991
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 1.20965
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "Output_2_INT" 0.54462
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 1.77873
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 1.92522
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/OPA0" 3.22614
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/VDD" 15.9219
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.458938
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" 0.136647
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.065209
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 0.880128
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 146.262
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 4.84583
cap "Output_2_INT" "Output_Div_Mag_1/VSS" 0.0221404
cap "Output_2_INT" "Current_Mirror_Top_0/ITAIL_SRC" 0.873053
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 1.40096
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" 0.00498804
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 43.8226
cap "Output_2_INT" "Output_Div_Mag_1/VDD" 542.994
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" 0.937162
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.00657328
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 10.886
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 2.39187
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0362332
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/G_source_dn" 0.0149799
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.00100776
cap "Output_Div_Mag_1/OPA0" "Output_2_INT" -2.19048
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.0546434
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 1.16055
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.193918
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.598454
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/VSS" 0.127533
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 5.6186
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.137071
cap "Output_Div_Mag_1/VDD" "Current_Mirror_Top_0/ITAIL_SRC" 3.9066
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.327838
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" 0.00657328
cap "Output_Div_Mag_1/VDD" "Output_2_INT" 308.101
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.685502
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0349504
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.327838
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" 0.306051
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.238784
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/VSS" 0.620569
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.221883
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/OPA1" 2.59018
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VDD" 1.41641
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 1.38744
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.103641
cap "Output_Div_Mag_1/VSS" "Output_2_INT" 0.808899
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 11.2571
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/VDD" 32.3408
cap "Output_Div_Mag_1/OPA1" "Output_2_INT" 14.5868
cap "Output_2_INT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 122.409
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 180.645
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 1.25037
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/VDD" 0.71576
cap "Output_Div_Mag_1/VDD" "Output_2_INT" 102.594
cap "Output_Div_Mag_1/OPA1" "Output_2_INT" 3.5471
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 81.6892
cap "Current_Mirror_Top_0/G_source_dn" "Output_2_INT" 14.3334
cap "Output_Div_Mag_1/VSS" "Output_2_INT" 4.25554
cap "Output_Div_Mag_1/VDD" "Output_2_INT" 0.207884
cap "Output_2_INT" "Output_Div_Mag_1/VSS" 4.96649
cap "Output_2_INT" "Current_Mirror_Top_0/VSS" 0.0386777
cap "Current_Mirror_Top_0/G_source_dn" "Output_2_INT" 20.0888
cap "Output_2_INT" "Current_Mirror_Top_0/VDD" 14.9465
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 5.22424
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.704667
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "P0" "LF_mag_0/VSS" 0.724758
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "P1" "LF_mag_0/VSS" 4.92945
cap "LF_mag_0/VSS" "Test_Output_INT" 98.3487
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "LF_mag_0/VSS" "P1" 7.87979
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "P0" 0.460402
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 2.11155
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.473318
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "P0" 3.07943
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "LP_RES_CAP_INT" 0.680805
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 0.000607766
cap "P0" "pre_div_mag_0/RST" 7.17395
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/RST" 5.29237
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P1" 0.0306022
cap "LP_RES_CAP_INT" "pre_div_mag_0/RST" 14.1155
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.373778
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 37.6312
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P0" 0.0758854
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 85.6045
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "LP_RES_CAP_INT" 0.752492
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/RST" 57.7047
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "P1" 0.897558
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 4.15664
cap "P1" "pre_div_mag_0/RST" 4.10475
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "LP_RES_CAP_INT" 0.450344
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 2.84217e-14
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "LP_RES_CAP_INT" 15.8552
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "LP_RES_CAP_INT" 0.404347
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "LP_RES_CAP_INT" 0.292762
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 4.064
cap "LP_RES_CAP_INT" "pre_div_mag_0/RST" 16.173
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "LP_RES_CAP_INT" 0.419505
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 7.40672
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.138741
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 16.5108
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 0.331506
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" 0.419505
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "PRE_DIV_OP_INT" 2.37233
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "LP_RES_CAP_INT" 0.750959
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "PRE_DIV_OP_INT" 0.0656502
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "LP_RES_CAP_INT" 0.449311
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "PRE_DIV_OP_INT" 0.0656502
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "PRE_DIV_OP_INT" 0.0835088
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "LP_RES_CAP_INT" 13.6298
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "LP_RES_CAP_INT" 1.07666
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "LP_RES_CAP_INT" 10.6982
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "PRE_DIV_OP_INT" 0.0656502
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "LP_RES_CAP_INT" 0.403417
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "PRE_DIV_OP_INT" 0.159547
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 0.0511649
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.032993
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 3.45834
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "PRE_DIV_OP_INT" 0.0616077
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 2.76767
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "LP_RES_CAP_INT" 0.418584
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "VDD_INT_8" 1.53081
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" 0.418584
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 12.952
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 29.8436
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "PRE_DIV_OP_INT" 0.0794663
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 3.74942
cap "PRE_DIV_OP_INT" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" 0.0794663
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "LP_RES_CAP_INT" 0.430584
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.243288
cap "LP_RES_CAP_INT" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 12.5078
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" 49.2264
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "VDD_INT_8" -0.71939
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "VDD_INT_8" 131.817
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "VDD_INT_8" 0.478246
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "VDD_INT_8" 4.82203
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "VSS_INT_1" 49.421
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/m1_6276_n6066#" 0.0393765
cap "VSS_INT_1" "pre_div_mag_0/m1_6276_n6066#" 3.65304
cap "pre_div_mag_0/m1_6276_n6066#" "PRE_DIV_OP_INT" 3.26975
cap "VCO_op" "Feedback_Divider_mag_0/VSS" -7.48627
cap "Feedback_Divider_mag_0/VSS" "LP_RES_CAP_INT" 18.6608
cap "Feedback_Divider_mag_0/VSS" "VCO_op" -0.71219
cap "Feedback_Divider_mag_0/VSS" "LP_RES_CAP_INT" 19.2521
cap "IPD+" "Feedback_Divider_mag_0/VSS" 152.676
cap "Feedback_Divider_mag_0/VSS" "LP_RES_CAP_INT" 6.73825
cap "IPD_" "Feedback_Divider_mag_0/VSS" 5.94605
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "Feedback_Divider_mag_0/VSS" "IPD_" 17.7441
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "IPD_" 0.00405497
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "Feedback_Divider_mag_0/VSS" "IPD_" 45.0849
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "IPD+" 193.573
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "IPD_" 45.0849
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "IPD_" 27.6478
cap "IPD_" "VCO_mag_0/m1_2549_288#" 5.20252
cap "IPD_" "VCO_mag_0/m1_1683_288#" 3.33441
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "IPD+" 193.573
cap "IPD_" "VCO_mag_0/m1_1683_288#" 3.46503
cap "IPD+" "VCO_mag_0/Delay_Cell_mag_1/VSS" 193.573
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_1/VSS" 20.0579
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUT" 11.4848
cap "VCO_mag_0/m1_1683_288#" "IPD_" 0.847502
cap "VCO_mag_0/GF_INV1_1/VSS" "IPD+" 193.573
cap "VCO_mag_0/GF_INV1_1/VSS" "IPD_" 40.5588
cap "IPD_" "VCO_mag_0/Delay_Cell_mag_3/OUT" 1.893
cap "Feedback_Divider_mag_0/VSS" "IPD_" 45.1567
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "VCO_op" "IPD+" -4.28949
cap "IPD_" "Feedback_Divider_mag_0/VSS" 37.8795
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 312.008
cap "IPD+" "Feedback_Divider_mag_0/VSS" 196.56
cap "Feedback_Divider_mag_0/VSS" "IPD_" 2.03304
cap "Feedback_Divider_mag_0/VSS" "IPD+" 198.015
cap "IPD+" "Feedback_Divider_mag_0/VSS" 193.573
cap "A_MUX_mag_1/OUT" "Feedback_Divider_mag_0/VSS" 437.658
cap "IPD+" "A_MUX_mag_1/OUT" -12.3323
cap "IPD_" "A_MUX_mag_1/OUT" 2.98061
cap "A_MUX_mag_1/VSS" "IPD+" 193.573
cap "A_MUX_mag_1/VSS" "IPD+" 193.573
cap "IPD+" "A_MUX_mag_1/VSS" 193.573
cap "IPD+" "Feedback_Divider_mag_0/VSS" 193.573
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "Feedback_Divider_mag_0/VSS" "IPD+" 193.573
cap "IPD+" "Feedback_Divider_mag_0/VSS" 193.573
cap "Output_1_INT" "IPD+" -8.78521
cap "IPD+" "Feedback_Divider_mag_0/VSS" 193.573
cap "Output_1_INT" "Feedback_Divider_mag_0/VSS" 368.237
cap "Feedback_Divider_mag_0/VSS" "IPD+" 92.132
cap "Feedback_Divider_mag_0/VSS" "m2_45110_n18250#" 2.07753
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 6.23373
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" 0.380115
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/ITAIL_SRC" 33.7019
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_source_dn" 2.24344
cap "Current_Mirror_Top_0/G_source_dn" "Output_Div_Mag_1/VDD" 0.0703239
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/VDD" 19.618
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/A1" 0.0117841
cap "Current_Mirror_Top_0/G_source_up" "Current_Mirror_Top_0/VSS" 0.110681
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_dn" 0.743954
cap "Current_Mirror_Top_0/G_source_dn" "Current_Mirror_Top_0/ITAIL_SRC" 3.47871
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/ITAIL_SRC" 4.66908
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/VDD" 58.3963
cap "Current_Mirror_Top_0/G_sink_up" "Output_Div_Mag_1/VDD" 0.379579
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_up" 7.27251
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/A1" 0.0362455
cap "Current_Mirror_Top_0/VSS" "Output_Div_Mag_1/VDD" 0.601668
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" 8.31386
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_2_INT" 0.346859
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_source_up" 43.3911
cap "Current_Mirror_Top_0/G_source_up" "Output_Div_Mag_1/VDD" 0.380115
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/ITAIL_SINK" 9.62878
cap "Current_Mirror_Top_0/ITAIL_SINK" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 4.41269
cap "Current_Mirror_Top_0/G_source_dn" "Output_Div_Mag_1/VDD" 2.27374e-13
cap "Current_Mirror_Top_0/ITAIL_SRC" "Current_Mirror_Top_0/ITAIL_SINK" 0.247303
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/VSS" 0.923165
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_source_dn" -2.22045e-16
cap "Current_Mirror_Top_0/ITAIL_SRC" "Output_Div_Mag_1/VDD" 4.06279
cap "Output_Div_Mag_1/VDD" "Output_2_INT" 4.54513
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 1.87293
cap "Current_Mirror_Top_0/G_source_dn" "Output_2_INT" 12.4326
cap "Output_2_INT" "Current_Mirror_Top_0/G_source_dn" 16.7537
cap "Output_2_INT" "Current_Mirror_Top_0/VDD" 5.9964
cap "Current_Mirror_Top_0/G_source_up" "Output_2_INT" 2.38823
cap "VDD_BUFF" "Current_Mirror_Top_0/G_source_dn" 0.135585
cap "VDD_BUFF" "Current_Mirror_Top_0/G_sink_up" 0.36697
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 10.4622
cap "VDD_BUFF" "Current_Mirror_Top_0/G_source_up" 0.384809
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 10.4112
cap "Current_Mirror_Top_0/G_sink_dn" "VDD_BUFF" 0.0062968
cap "Current_Mirror_Top_0/G_source_up" "VDD_BUFF" 1.96914
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_3/a_n52_n60#" "VDD_BUFF" 0.230981
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 17.4572
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 11.1461
cap "Current_Mirror_Top_0/pmos_3p3_DVJ9E7_0/a_460_n104#" "VDD_BUFF" 1.6626
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 105.806
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 4.80605
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 12.0801
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32855
cap "P0" "LF_mag_0/VSS" 0.724758
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.376051
cap "Test_Output_INT" "LF_mag_0/VSS" 78.7196
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.945209
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "P1" "LF_mag_0/VSS" 4.92945
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 50.2964
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 19.6909
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 0.0570393
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "P1" 0.0568784
cap "pre_div_mag_0/RST" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 1.93285
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.00362336
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "Test_Output_INT" 0.902513
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "P0" 50.3969
cap "pre_div_mag_0/RST" "P1" 4.86781
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.0280401
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.0258711
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P1" 6.292
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "P0" 0.0330397
cap "pre_div_mag_0/RST" "P0" 8.49347
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 52.148
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P0" 19.7867
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.317774
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" "P0" 0.315033
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "VDD_INT_8" 2.0733
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 1.06852
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 2.85187
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 0.0570647
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "VDD_INT_8" 2.7495
cap "pre_div_mag_0/CLK_div_3_mag_0/Q0" "VDD_INT_8" 0.422605
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.431453
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 3.00741
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 0.0575944
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "VDD_INT_8" 118.791
cap "VDD_INT_8" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 94.7894
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/m1_6276_n6066#" 0.0325512
cap "PRE_DIV_OP_INT" "pre_div_mag_0/m1_6276_n6066#" 58.486
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 8.48176
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 11.4314
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 128.205
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 61.1138
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -7.37291
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 340.955
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 55.9619
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 55.9619
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.1641
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 57.2268
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -17.5279
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 61.855
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 5.62918
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -3.79254
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 26.8654
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 607.545
cap "CLK_FB_IN_INT" "Feedback_Divider_mag_0/VSS" 716.925
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 50.0582
cap "Feedback_Divider_mag_0/VSS" "Output_1_INT" 690.165
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -10.5952
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VDD" "Output_1_INT" 13.2778
cap "Output_1_INT" "Feedback_Divider_mag_0/CLK" 54.3361
cap "Feedback_Divider_mag_0/VSS" "Output_1_INT" 36.7291
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -9.44157
cap "Output_1_INT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VDD" 0.530929
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 1.83258
cap "Feedback_Divider_mag_0/VSS" "IPD+" -6.31356
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 7.29409
cap "m2_45110_n18250#" "Output_1_INT" 5.61277
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 48.1769
cap "Output_1_INT" "Feedback_Divider_mag_0/CLK" 37.224
cap "Current_Mirror_Top_0/ITAIL_SINK" "VDD" 0.015902
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" "VDD" 0.256749
cap "VDD" "Current_Mirror_Top_0/VSS" 0.303642
cap "Current_Mirror_Top_0/G_sink_dn" "VDD" 0.447218
cap "Output_1_INT" "Current_Mirror_Top_0/VSS" -1.42109e-14
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_2/a_n664_n60#" "VDD" 1.40852
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/VDD" 0.000816616
cap "Current_Mirror_Top_0/VSS" "VDD" 0.348359
cap "Current_Mirror_Top_0/G_sink_up" "VDD" 0.0394099
cap "Current_Mirror_Top_0/G_sink_dn" "VDD" 0.401503
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/A2" -3.55271e-15
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" "Current_Mirror_Top_0/ITAIL_SINK" 0.227985
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/ITAIL_SRC" -1.3347
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL_SINK" 12.899
cap "Current_Mirror_Top_0/A2" "VDD" 1.32314
cap "Current_Mirror_Top_0/ITAIL_SINK" "Current_Mirror_Top_0/G_sink_up" 0.975299
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" 3.83338
cap "Current_Mirror_Top_0/G_sink_dn" "Current_Mirror_Top_0/ITAIL_SINK" 4.67731
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_dn" 1.25953
cap "Current_Mirror_Top_0/A2" "Current_Mirror_Top_0/ITAIL_SINK" 19.3355
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_5/a_n560_n104#" "VDD" 0.0273548
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/A2" 8.52651e-14
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/ITAIL_SINK" -2.84217e-14
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G_sink_up" -2.84217e-14
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 9.7312
cap "Current_Mirror_Top_0/G1_2" "VDD_BUFF" 0.723677
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 12.5993
cap "Current_Mirror_Top_0/G_sink_up" "VDD_BUFF" 0.13853
cap "Current_Mirror_Top_0/G1_1" "VDD_BUFF" 0.234885
cap "Current_Mirror_Top_0/G_sink_dn" "VDD_BUFF" 0.450403
cap "Current_Mirror_Top_0/nmos_3p3_AJEA3B_3/a_n52_n60#" "VDD_BUFF" 0.0753223
cap "VDD_BUFF" "Current_Mirror_Top_0/VDD" 5.35877
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 121.164
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/VSS" "P0" 0.728781
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "LF_mag_0/VSS" "Test_Output_INT" 78.7196
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LF_mag_0/VSS" "P1" 4.92945
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 23.4404
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "P0" 57.2946
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "P0" 8.50934
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "Test_Output_INT" 1.02809
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P1" 7.40685
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" "P0" 0.159111
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "P0" 57.2946
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_3_mag_0/RST" 0.0250602
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" "P0" 0.102918
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "P1" 4.86781
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P0" 22.7067
cap "pre_div_mag_0/CLK_div_3_mag_0/Q0" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.223276
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.321615
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VSS" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 5.15563
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 181.248
cap "pre_div_mag_0/m1_6276_n6066#" "PRE_DIV_OP_INT" 58.3679
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 116.492
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 13.2573
cap "PU_INT" "Feedback_Divider_mag_0/CLK" 9.75092
cap "Feedback_Divider_mag_0/CLK" "PRE_DIV_OP_INT" 0.816086
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 0.0767275
cap "Feedback_Divider_mag_0/CLK" "PU_INT" 0.0544858
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 99.5383
cap "Feedback_Divider_mag_0/CLK" "PRE_DIV_OP_INT" 0.0039835
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 3.20084
cap "Feedback_Divider_mag_0/RST" "VCO_op" 25.1178
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 469.459
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 90.771
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 12.169
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 89.7229
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/or_2_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 89.7229
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 89.7229
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 89.7229
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 89.7229
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 89.7229
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 89.7229
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 89.7229
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 89.7229
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 97.9445
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 114.975
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -3.13675
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 4.63087
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 24.071
cap "Feedback_Divider_mag_0/VSS" "CLK_FB_IN_INT" -9.01815
cap "CLK_FB_IN_INT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/VDD" 1.49082
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -6.4243
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 45.219
cap "Output_1_INT" "Feedback_Divider_mag_0/CLK" 51.46
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VSS" 12.2551
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 0.77054
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" 22.0427
cap "Feedback_Divider_mag_0/CLK" "m2_45110_n18250#" 525.934
cap "m2_45110_n18250#" "Output_1_INT" 2.8352
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 50.3697
cap "Feedback_Divider_mag_0/CLK" "Output_1_INT" 57.729
cap "VDD" "Feedback_Divider_mag_0/CLK" 0.383246
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 240.146
cap "VSS_INT_2" "Feedback_Divider_mag_0/CLK" 16.5708
cap "Current_Mirror_Top_0/G1_1" "VDD_BUFF" 2.78033
cap "Current_Mirror_Top_0/VDD" "VDD_BUFF" 1.1047
cap "Current_Mirror_Top_0/G1_2" "VDD_BUFF" 0.888667
cap "Current_Mirror_Top_0/G1_1" "VDD_BUFF" 13.2396
cap "Current_Mirror_Top_0/VSS" "VDD_BUFF" 179.754
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/VSS" "Test_Output_INT" 78.7196
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/VSS" "P0" 0.745311
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "pre_div_mag_0/CLK_div_3_mag_0/CLK" "P0" 22.4307
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/RST" -1.74105
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 57.2946
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/RST" 4.20528
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.464481
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.521909
cap "Test_Output_INT" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 1.02809
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "pre_div_mag_0/CLK_div_3_mag_0/RST" 28.2968
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" "pre_div_mag_0/CLK_div_3_mag_0/RST" 0.605851
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 0.00302605
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 57.2946
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 6.92918
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "pre_div_mag_0/CLK_div_3_mag_0/RST" 0.778194
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "pre_div_mag_0/CLK_div_3_mag_0/RST" 37.927
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/RST" 2.33057
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "pre_div_mag_0/CLK_div_3_mag_0/RST" 3.11089
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "pre_div_mag_0/CLK_div_3_mag_0/RST" 0.731909
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/CLK_div_3_mag_0/RST" -1.3855
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 22.1669
cap "pre_div_mag_0/CLK_div_3_mag_0/CLK" "pre_div_mag_0/CLK_div_3_mag_0/RST" 9.44753
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.033464
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_3_mag_0/RST" 0.119492
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.00302605
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.029618
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/m1_2522_122#" 0.0215511
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/Vdiv2" 0.0304085
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" 0.00302605
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VSS" "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 2.84217e-14
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 0.0418747
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VSS" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 1.86722
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_3_mag_0/Vdiv3" 1.39945
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0548822
cap "pre_div_mag_0/mux_4x1_0/S0" "pre_div_mag_0/mux_4x1_0/I2" -0.248534
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" 4.64087
cap "pre_div_mag_0/mux_4x1_0/I2" "pre_div_mag_0/dec_2x4_ibr_mag_0/D3" -1.45494
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D3" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" -0.441993
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/I2" 89.7375
cap "pre_div_mag_0/mux_4x1_0/VSS" "pre_div_mag_0/mux_4x1_0/VDD" 2.02329
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/S0" 15.2975
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.833278
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/D3" 71.4792
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 0.0291906
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.464388
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/I0" 3.65647
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.488918
cap "pre_div_mag_0/mux_4x1_0/I2" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" -0.356898
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/D3" -0.441993
cap "pre_div_mag_0/mux_4x1_0/I3" "Vdiv_FB_MUX_INT" 0.436828
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 1.00094
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 2.65723
cap "pre_div_mag_0/mux_4x1_0/I3" "pre_div_mag_0/Vdiv" 14.1814
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 43.5973
cap "pre_div_mag_0/mux_4x1_0/VSS" "Vdiv_FB_MUX_INT" 1.18642
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 2.68953
cap "pre_div_mag_0/mux_4x1_0/VDD" "Vdiv_FB_MUX_INT" 3.64883
cap "pre_div_mag_0/mux_4x1_0/VSS" "pre_div_mag_0/Vdiv" 2.68179
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.10159
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/I2" 0.00641588
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 37.0574
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/Vdiv" 33.1086
cap "pre_div_mag_0/mux_4x1_0/VSS" "PU_INT" 0.0491788
cap "PU_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.162685
cap "pre_div_mag_0/mux_4x1_0/VDD" "PU_INT" 0.30437
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/OPA1" 0.132628
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/OPA1" 0.250539
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "pre_div_mag_0/Vdiv" 0.0538851
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 106.912
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 14.7849
cap "Feedback_Divider_mag_0/RST" "VCO_op" 79.0222
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 5.83113
cap "CLK_FB_IN_INT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/VDD" 0.183895
cap "CLK_FB_IN_INT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/JK_FF_mag_1/nand3_mag_0/VDD" 5.68434e-14
cap "Output_1_INT" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VDD" 10.9706
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VDD" "Feedback_Divider_mag_0/CLK" 3.55271e-15
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 229.58
cap "Current_Mirror_Top_0/G2_1" "VDD_BUFF" 0.313064
cap "Current_Mirror_Top_0/ITAIL" "VDD_BUFF" 1.11784
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_n868_n100#" "VDD_BUFF" 42.3993
cap "Current_Mirror_Top_0/pmos_3p3_ZBCND7_0/a_n868_n100#" "VDD_BUFF" 0.15881
cap "Current_Mirror_Top_0/nmos_3p3_Z2JHD6_0/a_n868_n100#" "Iref" 0.0433544
cap "Current_Mirror_Top_0/G1_1" "VDD_BUFF" 21.9196
cap "VDD_BUFF" "Current_Mirror_Top_0/ITAIL" 0.0944141
cap "VDD_BUFF" "Current_Mirror_Top_0/VSS" 47.3377
cap "Current_Mirror_Top_0/G2_1" "VDD_BUFF" 18.2834
cap "Current_Mirror_Top_0/ITAIL" "VDD_BUFF" 0.0892173
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.532125
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LF_mag_0/VSS" "Test_Output_INT" 78.7196
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "P0" "LF_mag_0/VSS" 0.745311
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/RST" -3.33443
cap "P0" "pre_div_mag_0/CLK" 23.4404
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/VSS" 57.2946
cap "pre_div_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -107.904
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" 0.374641
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -5.68434e-14
cap "P0" "pre_div_mag_0/CLK" 32.1829
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.809716
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/VDD" 643.789
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 1.79275
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" 3.32763
cap "P1" "P0" -0.0115513
cap "Test_Output_INT" "pre_div_mag_0/CLK" 1.02809
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK" 65.4335
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.137394
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "pre_div_mag_0/CLK_div_2_mag_0/VSS" -0.664721
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/VDD" 68.89
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.659384
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 1.47219
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/VSS" 408.176
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 19.8051
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 19.4768
cap "P1" "pre_div_mag_0/CLK" 7.36812
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" "pre_div_mag_0/CLK_div_2_mag_0/RST" 1.23868
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/VSS" 150.015
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 16.5667
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 6.30594
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "pre_div_mag_0/CLK" -0.463447
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 14.3879
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 1575.47
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" -6.93889e-18
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.558534
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 756.224
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -268.8
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.638547
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.558534
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 0.19375
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -1.33815
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -125.825
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" "pre_div_mag_0/OPA0" 0.558534
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "pre_div_mag_0/OPA0" 165.082
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "pre_div_mag_0/OPA0" 1.3043
cap "pre_div_mag_0/CLK_div_2_mag_0/Vdiv2" "pre_div_mag_0/OPA0" 2.50587
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/OPA0" 22.391
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" -2.44533
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/OPA0" 813.038
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -26.4482
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "pre_div_mag_0/OPA0" 350.124
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "pre_div_mag_0/OPA0" 1.13687e-13
cap "pre_div_mag_0/VDD" "pre_div_mag_0/mux_4x1_0/S0" 1.29864
cap "pre_div_mag_0/mux_4x1_0/I2" "pre_div_mag_0/mux_4x1_0/S0" -0.0260545
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "pre_div_mag_0/Vdiv" 4.98206
cap "pre_div_mag_0/mux_4x1_0/I3" "Vdiv_FB_MUX_INT" 0.202813
cap "pre_div_mag_0/OPA1" "Vdiv_FB_MUX_INT" -2.71393
cap "pre_div_mag_0/VSS" "PU_INT" 0.179604
cap "pre_div_mag_0/VDD" "Vdiv_FB_MUX_INT" 3.64883
cap "Feedback_Divider_mag_0/CLK" "pre_div_mag_0/Vdiv" 0.102214
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Vdiv_FB_MUX_INT" 2.64899
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/Vdiv" 1.08312
cap "pre_div_mag_0/VSS" "pre_div_mag_0/Vdiv" 224.786
cap "pre_div_mag_0/VSS" "PD_INT" 0.0546385
cap "pre_div_mag_0/VDD" "PU_INT" 0.30437
cap "pre_div_mag_0/mux_4x1_0/I3" "pre_div_mag_0/Vdiv" 1.48474
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "pre_div_mag_0/Vdiv" -2.84217e-14
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "PU_INT" 0.101073
cap "pre_div_mag_0/VDD" "pre_div_mag_0/Vdiv" 0.0707893
cap "PU_INT" "pre_div_mag_0/Vdiv" 0.0474914
cap "pre_div_mag_0/VSS" "Vdiv_FB_MUX_INT" 36.1119
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/S1" -2.71393
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VSS" 33.2093
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4055
cap "VCO_op" "Feedback_Divider_mag_0/RST" 79.0222
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 5.68021
cap "Feedback_Divider_mag_0/CLK" "Output_2_INT" 229.58
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/G2_1" 0.143579
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/VSS" 31.0933
cap "Current_Mirror_Top_0/G2_1" "Tappered_Buffer_2/VSS" 1.36083
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/G2_1" 0.893741
cap "Current_Mirror_Top_0/ITAIL" "Current_Mirror_Top_0/G2_1" 5.79816
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/ITAIL" 126.348
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/G2_1" 0.222432
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/ITAIL" 5.66649
cap "Tappered_Buffer_2/VSS" "Iref" 43.4848
cap "Iref" "Current_Mirror_Top_0/ITAIL" 113.791
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/ITAIL" 9.84272
cap "Tappered_Buffer_2/VSS" "Iref" 55.0318
cap "Current_Mirror_Top_0/ITAIL" "Iref" 22.4169
cap "Tappered_Buffer_2/VSS" "VDD_BUFF" 34.4045
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/VSS" 7.42312
cap "Current_Mirror_Top_0/G2_1" "Iref" 17.1912
cap "Current_Mirror_Top_0/ITAIL" "VDD_BUFF" 0.640006
cap "Current_Mirror_Top_0/G2_1" "Tappered_Buffer_2/VSS" 1.7018
cap "Current_Mirror_Top_0/G2_1" "VDD_BUFF" 1.23752
cap "VDD_BUFF" "Current_Mirror_Top_0/ITAIL" 1.4999
cap "Iref" "Current_Mirror_Top_0/G2_1" 0.184984
cap "Current_Mirror_Top_0/VSS" "Current_Mirror_Top_0/G2_1" 2.29933
cap "VDD_BUFF" "Current_Mirror_Top_0/G2_1" 10.9304
cap "VDD_BUFF" "Current_Mirror_Top_0/VSS" 35.0416
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 15.9769
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.532125
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 105.806
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 0.909252
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "Test_Output_INT" 78.7196
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.25011
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32855
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -0.0711447
cap "LF_mag_0/VSS" "P0" 0.174083
cap "pre_div_mag_0/CLK" "P0" 2.61157
cap "P0" "m2_7183_n7086#" -0.152431
cap "pre_div_mag_0/CLK" "P1" 2.25813
cap "pre_div_mag_0/m1_n439_n6189#" "P0" 2.61918
cap "pre_div_mag_0/CLK" "m2_7183_n7086#" 41.8204
cap "pre_div_mag_0/CLK" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" -1.05333
cap "pre_div_mag_0/CLK" "Test_Output_INT" 0.446483
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "P0" 11.0081
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "P0" 140.671
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "m2_7183_n7086#" 19.6863
cap "pre_div_mag_0/CLK" "P1" 33.4612
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_0/IN1" 4.49279
cap "pre_div_mag_0/CLK" "P0" 166.232
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK" 0.641284
cap "m2_7183_n7086#" "pre_div_mag_0/CLK" 0.144268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.32418
cap "P1" "pre_div_mag_0/Buffer_delayed_mag_0/VDD" 27.8565
cap "P1" "pre_div_mag_0/CLK" 21.2459
cap "P1" "pre_div_mag_0/OPA0" 3.42885
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "m2_7183_n7086#" 0.262374
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "P1" 20.3147
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/Buffer_delayed_mag_0/OUT" 3.64446
cap "P1" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.788817
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -4.4542
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "P1" 58.2571
cap "P1" "pre_div_mag_0/Buffer_delayed_mag_0/OUT" 4.70069
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "pre_div_mag_0/OPA0" 8.79745
cap "m2_7183_n7086#" "pre_div_mag_0/OPA0" 0.371896
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "P1" 1.98658
cap "m2_7183_n7086#" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.144268
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.641284
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.391474
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 1.13687e-13
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.0591661
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "P1" 0.338977
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.664341
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 82.2628
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.0578518
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.103586
cap "P1" "pre_div_mag_0/OPA0" 17.6535
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" -1.42109e-14
cap "m2_7183_n7086#" "pre_div_mag_0/OPA0" 2.40828
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 8.92302
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.0579107
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" -1.13687e-13
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 1.5476
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" 0.0592268
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.339866
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.3925
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 82.4372
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.0579107
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.339866
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 10.3909
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 11.5857
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.0592268
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" 0.454563
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.339866
cap "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 207.644
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "pre_div_mag_0/VDD" 1.66751
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/VDD" 23.9639
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.0579107
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 8.00781
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.3925
cap "P1" "pre_div_mag_0/VDD" 61.921
cap "P1" "pre_div_mag_0/OPA1" 0.794429
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 1.11335
cap "m2_7183_n7086#" "pre_div_mag_0/OPA1" 0.0592268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "pre_div_mag_0/VDD" -1.13687e-13
cap "pre_div_mag_0/VSS" "pre_div_mag_0/VDD" -0.970825
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 61.4793
cap "m2_7183_n7086#" "pre_div_mag_0/VDD" 0.250776
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "pre_div_mag_0/VDD" 2.23138
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 14.2391
cap "pre_div_mag_0/OPA1" "Vdiv_FB_MUX_INT" -6.32123
cap "pre_div_mag_0/VSS" "Vdiv_FB_MUX_INT" 16.9764
cap "pre_div_mag_0/VSS" "PU_INT" 0.147164
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 18.9048
cap "pre_div_mag_0/VSS" "PD_INT" 0.0667803
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 90.1084
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 106.912
cap "pre_div_mag_0/mux_4x1_0/S1" "Vdiv_FB_MUX_INT" -6.53811
cap "Vdiv_FB_MUX_INT" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VSS" 15.0252
cap "Feedback_Divider_mag_0/RST" "PD_INT" 0.345106
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 106.912
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4055
cap "Feedback_Divider_mag_0/RST" "VCO_op" 205.932
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 5.68021
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" -0.417081
cap "Feedback_Divider_mag_0/Vdiv110" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_1/VSS" 350.666
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/m1_488_n555#" 8.69271
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/RST" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_1/VSS" 2.04383
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS" "Feedback_Divider_mag_0/RST" 882.109
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS" 205.418
cap "Output_2_INT" "Feedback_Divider_mag_0/RST" 0.0795051
cap "VSS_BUFF_INT_5" "Output_2_INT" -30.3388
cap "Feedback_Divider_mag_0/CLK" "Output_2_INT" 229.58
cap "VSS_BUFF_INT_5" "Feedback_Divider_mag_0/CLK" 572.957
cap "INV_2_1/VSS" "INV_2_1/IN" -0.740903
cap "VSS_INT_2" "INV_2_1/OUT" 1.30659
cap "INV_2_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.325834
cap "VSS_INT_2" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.959404
cap "VSS_INT_2" "INV_2_1/VSS" 5.81527
cap "VSS_INT_2" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 4.69995
cap "INV_2_1/VSS" "INV_2_1/IN" -0.447337
cap "VSS_INT_2" "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n664_n280#" 0.191814
cap "VDD" "Tappered_Buffer_2/a_138_n2984#" 0.0468078
cap "INV_2_1/VSS" "Tappered_Buffer_2/a_138_n2984#" 0.428317
cap "VDD" "INV_2_1/OUT" 0.0119847
cap "VSS_INT_2" "Tappered_Buffer_2/a_138_n2984#" 10.322
cap "INV_2_1/VSS" "INV_2_1/OUT" 1.12364
cap "INV_2_1/VSS" "Current_Mirror_Top_0/ITAIL" 22.2995
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/G2_1" 0.109969
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.84217e-14
cap "INV_2_1/VSS" "Current_Mirror_Top_0/G2_1" 1.36083
cap "INV_2_1/VSS" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 1.18042
cap "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Current_Mirror_Top_0/ITAIL" 22.7834
cap "VSS_INT_2" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 2.01486
cap "INV_2_1/VSS" "Tappered_Buffer_2/a_138_n2984#" 0.0778144
cap "Tappered_Buffer_2/a_138_n2984#" "Current_Mirror_Top_0/ITAIL" 9.00204
cap "Tappered_Buffer_2/VSS" "Tappered_Buffer_2/a_138_n2984#" 2.80288
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/VSS" 76.2314
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_n2704_n280#" 87.3706
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/a_138_n2984#" 41.9176
cap "Current_Mirror_Top_0/G2_1" "Tappered_Buffer_2/a_138_n2984#" 1.01637
cap "Iref" "Tappered_Buffer_2/VSS" 144.44
cap "Current_Mirror_Top_0/ITAIL" "Tappered_Buffer_2/VSS" 7.65762
cap "Tappered_Buffer_2/OUT" "Iref" 50.6376
cap "Tappered_Buffer_2/a_138_n2984#" "Iref" 2.27709
cap "Tappered_Buffer_2/VSS" "VDD_BUFF" 1.10986
cap "Tappered_Buffer_2/OUT" "Iref" 45.8362
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/ITAIL" 5.80445
cap "Tappered_Buffer_2/a_138_n2984#" "Iref" 3.18057
cap "Tappered_Buffer_2/OUT" "VDD_BUFF" 1.34695
cap "Tappered_Buffer_2/VSS" "Current_Mirror_Top_0/G2_1" 1.64544
cap "Tappered_Buffer_2/VSS" "Iref" 145.272
cap "Tappered_Buffer_2/a_138_n2984#" "VDD_BUFF" 0.189668
cap "VDD_BUFF" "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_152_n280#" 3.80361
cap "VDD_BUFF" "Current_Mirror_Top_0/VSS" 23.2612
cap "VDD_BUFF" "Tappered_Buffer_2/a_2996_n3001#" 18.6648
cap "Iref" "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_152_n280#" 0.350665
cap "Current_Mirror_Top_0/G2_1" "Current_Mirror_Top_0/VSS" 2.29933
cap "Iref" "Current_Mirror_Top_0/VSS" 3.57515
cap "Tappered_Buffer_2/OUT" "Current_Mirror_Top_0/VSS" 0.0134591
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/w_n2978_n758#" "Current_Mirror_Top_0/VSS" -0.00143297
cap "VDD_BUFF" "Tappered_Buffer_2/a_2792_n1560#" 2.74288
cap "VDD_BUFF" "Tappered_Buffer_2/OUT" 1.93705
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "LF_mag_0/VSS" "P1" 5.52654
cap "LF_mag_0/VSS" "Test_Output_INT" 78.7196
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "P1" "LF_mag_0/VSS" 5.16036
cap "P1" "m2_7183_n7086#" -0.741916
cap "P1" "P0" -1.71745
cap "P1" "pre_div_mag_0/CLK" 30.452
cap "m2_7183_n7086#" "pre_div_mag_0/Buffer_delayed_mag_0/VDD" 5.42893
cap "m2_7183_n7086#" "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 0.197834
cap "P1" "pre_div_mag_0/CLK" 20.4571
cap "P1" "pre_div_mag_0/Buffer_delayed_mag_0/VDD" 30.3075
cap "m2_7183_n7086#" "pre_div_mag_0/CLK" 0.781349
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "m2_7183_n7086#" 0.275319
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "m2_7183_n7086#" 3.30787
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.352708
cap "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "m2_7183_n7086#" 0.781349
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "P1" 55.6302
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "P1" 1.98658
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "m2_7183_n7086#" 7.19223
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "P1" 0.357976
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "m2_7183_n7086#" 0.197834
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "P1" 20.3147
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.821065
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "m2_7183_n7086#" 11.4831
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "P1" 82.2628
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.751131
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 1.53701
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "m2_7183_n7086#" 0.298636
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.266248
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.337629
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D2" "m2_7183_n7086#" 0.0834103
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" 0.551056
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "P1" 82.4372
cap "P1" "m2_7183_n7086#" -7.10543e-15
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" 0.326651
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 0.937503
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 8.71438
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "m2_7183_n7086#" 11.6755
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.19483
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.201203
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 1.53959
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.780258
cap "pre_div_mag_0/VDD" "m2_7183_n7086#" 9.61201
cap "pre_div_mag_0/VDD" "P1" 57.5816
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.321411
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/D3" 0.349328
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/D2" 0.270835
cap "pre_div_mag_0/OPA1" "m2_7183_n7086#" 0.659152
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.14918
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/VSS" 14.2383
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/VDD" 31.3395
cap "m2_7183_n7086#" "pre_div_mag_0/VDD" 3.09485
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 7.19765
cap "PD_INT" "Feedback_Divider_mag_0/RST" -10.6684
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 106.912
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/RST" 599.892
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" 0.00636509
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4055
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/RST" 2.47131
cap "Feedback_Divider_mag_0/RST" "VCO_op" 63.4771
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" "VCO_op" 1.8888
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" 3.97863
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 5.68021
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_0/IN1" "VCO_op" 1.39956
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/RST" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_1/VSS" 24.3367
cap "Output_2_INT" "Feedback_Divider_mag_0/RST" 0.282539
cap "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS" "Feedback_Divider_mag_0/RST" 1.10375
cap "Feedback_Divider_mag_0/CLK" "Output_2_INT" 229.58
cap "VDD" "INV_2_1/VDD" 3.83172
cap "VDD" "INV_2_1/VSS" 23.3368
cap "Feedback_Divider_mag_0/CLK" "INV_2_1/IN" 2.82586
cap "INV_2_1/VSS" "INV_2_1/VDD" -1.19883
cap "VDD" "INV_2_1/OUT" 0.0830529
cap "VDD" "INV_2_1/IN" 8.32046
cap "INV_2_1/VDD" "INV_2_1/IN" 3.76869
cap "INV_2_1/VSS" "INV_2_1/IN" 3.11001
cap "VSS_INT_2" "INV_2_1/IN" -0.443835
cap "INV_2_1/OUT" "INV_2_1/IN" 2.525
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.00841352
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 2.34281
cap "INV_2_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.47089
cap "VSS_INT_2" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 10.9926
cap "VSS_INT_2" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 2.7296
cap "INV_2_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.851329
cap "INV_2_1/OUT" "VSS_INT_2" 126.702
cap "INV_2_1/VSS" "INV_2_1/IN" 5.09496
cap "INV_2_1/VSS" "VDD" 3.29853
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_1/IN" 0.71412
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VSS_INT_2" 7.01721
cap "INV_2_1/VSS" "INV_2_1/VDD" -0.838765
cap "INV_2_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.848792
cap "VSS_INT_2" "Tappered_Buffer_2/nmos_3p3_JEEAMQ_0/a_n664_n280#" 2.48004
cap "VSS_INT_2" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.086335
cap "VDD" "INV_2_1/IN" 2.41883
cap "INV_2_1/VDD" "INV_2_1/IN" 6.37632
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" 1.96313
cap "INV_2_1/VSS" "VSS_INT_2" 180.883
cap "INV_2_1/VDD" "VDD" 0.447527
cap "INV_2_1/VSS" "INV_2_1/OUT" 202.922
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "VSS_INT_2" 6.56953
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.101103
cap "INV_2_1/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.271398
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_n628#" "INV_2_1/IN" 3.86159
cap "VSS_INT_2" "INV_2_1/IN" 58.0936
cap "INV_2_1/OUT" "INV_2_1/IN" 9.90229
cap "INV_2_1/VDD" "VSS_INT_2" 23.41
cap "INV_2_1/OUT" "VDD" 2.59247
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_1/IN" 1.77648
cap "INV_2_1/VDD" "INV_2_1/OUT" 24.0942
cap "INV_2_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.14034
cap "Tappered_Buffer_2/a_138_n2984#" "VSS_INT_2" 1.73037
cap "INV_2_1/VSS" "Tappered_Buffer_2/a_138_n2984#" 0.200519
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/OUT" 0.578792
cap "Tappered_Buffer_2/a_138_n2984#" "Tappered_Buffer_2/VDD" 0.642993
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VDD" 3.02827
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_2/nmos_3p3_PLQLVN_0/a_152_n280#" 6.53051
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/nmos_3p3_7NPLVN_0/a_1172_n280#" 0.0134591
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VDD" 14.4685
cap "Tappered_Buffer_2/a_2792_n1560#" "Tappered_Buffer_2/VDD" 31.1729
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "Test_Output_INT" "LF_mag_0/VSS" 78.7196
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "PD_INT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" 14.3472
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/VDD" "PD_INT" 7.38821
cap "m2_7183_n7086#" "PD_INT" 0.760583
cap "m2_7183_n7086#" "PU_INT" 0.0643705
cap "PD_INT" "Feedback_Divider_mag_0/CLK" 105.89
cap "PU_INT" "Feedback_Divider_mag_0/CLK" 13.4187
cap "Feedback_Divider_mag_0/CLK" "PD_INT" 92.1185
cap "Feedback_Divider_mag_0/CLK" "PU_INT" 11.7669
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" "VCO_op" 0.0129285
cap "Feedback_Divider_mag_0/VDD99" "VCO_op" 11.4055
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" "VCO_op" 1.3095
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" "VCO_op" 5.23648
cap "m2_7183_n7086#" "VCO_op" 79.0222
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_2/VSS" "VCO_op" 1.72299
cap "Feedback_Divider_mag_0/VDD99" "VCO_op" 5.68021
cap "Feedback_Divider_mag_0/CLK" "Output_2_INT" 229.58
cap "INV_2_1/VDD" "INV_2_1/IN" 0.524185
cap "VDD" "INV_2_1/IN" 5.7654
cap "VDD" "INV_2_1/VDD" 48.6617
cap "INV_2_1/VSS" "INV_2_1/VDD" -0.307626
cap "VDD" "INV_2_1/OUT" 0.0726712
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 5.1672
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.263601
cap "INV_2_1/VSS" "INV_2_1/OUT" 60.4736
cap "INV_2_1/VDD" "INV_2_1/OUT" 462.748
cap "INV_2_1/IN" "VDD" 2.94058
cap "INV_2_1/OUT" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 0.052166
cap "INV_2_1/VSS" "INV_2_1/VDD" 247.742
cap "INV_2_1/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.360895
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 11.2302
cap "INV_2_1/VDD" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 6.06576
cap "INV_2_1/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 5.44506
cap "INV_2_1/VDD" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.92656
cap "INV_2_1/IN" "INV_2_1/OUT" 1.62333
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.00406808
cap "INV_2_1/VSS" "INV_2_1/IN" 59.9484
cap "INV_2_1/OUT" "VDD" 0.268639
cap "INV_2_1/IN" "INV_2_1/VDD" 6.48221
cap "INV_2_1/IN" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2892_68#" 4.55326
cap "INV_2_1/VDD" "VDD" 6.01791
cap "INV_2_1/IN" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.63358
cap "INV_2_1/VSS" "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n2704_n628#" 2.04775
cap "INV_2_1/VSS" "INV_2_1/OUT" 0.121124
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_1/VSS" 0.104965
cap "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_1/VDD" 2.21507
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.255124
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/a_548_n1560#" 0.209201
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/a_174_n776#" 0.00822681
cap "Tappered_Buffer_2/a_2179_n2260#" "Tappered_Buffer_2/VDD" -9.09495e-13
cap "Tappered_Buffer_2/a_2179_n2260#" "Tappered_Buffer_0/VSS" 0.264006
cap "Tappered_Buffer_2/a_2792_n1560#" "Tappered_Buffer_2/VDD" 33.6734
cap "Tappered_Buffer_2/OUT" "Tappered_Buffer_2/VDD" 13.3165
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 74.9865
cap "Test_Output_INT" "LP_RES_CAP_INT" -0.514261
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 106.265
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 19.7438
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 74.9865
cap "LF_mag_0/VSS" "Test_Output_INT" 77.903
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.31851
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.54486
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I0" 0.0168312
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 39.5826
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I1" 5.06858
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I3" -0.481149
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 3.85717
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 67.9825
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S0" 0.726342
cap "mux_4x1_ibr_0/S0" "Test_Output_INT" 0.0123236
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 0.179471
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I3" -0.0888014
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.350317
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" -0.0233991
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I0" -3.64003
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" -0.191011
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/VDD" -0.331267
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I0" -6.87945
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VDD" 159.875
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I0" 0.689438
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S1" 0.972477
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 5.68434e-14
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" -2.76676
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 1.38301
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I3" 5.55498
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 0.156756
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.730508
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I0" 343.284
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 160.607
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VDD" -0.325585
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I0" -2.13907
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/OUT" 0.0123236
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I1" 0.23129
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I0" 151.192
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/VDD" 4.71252
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -38.7668
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.194618
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 9.0158
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 1.38433
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 15.347
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I0" -3.8345
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 1.1731
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 7.51494
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -1.31505
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S0" 37.5871
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 6.5247
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I1" 0.185536
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I0" 31.206
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 6.60082
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VSS" 28.9419
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -3.02745
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 0.177608
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.271987
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 0.9297
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 2.05899
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I0" 0.406161
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 19.0768
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I0" 3.40997
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -5.37662
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I0" 0.216168
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 2.84217e-14
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -0.88197
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I2" 111.235
cap "PD_INT" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.23129
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I0" 28.8661
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.73641
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I2" 0.546766
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I3" 1.19124
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 1.56751
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" -1.13926
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 1.13687e-13
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -10.0692
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 4.0186
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/OUT" 0.104755
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 26.2645
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" -0.211191
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I2" 42.012
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I2" 1.45909
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I2" 1.90469
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.650362
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 0.268896
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/I2" 3.97743
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 0.03825
cap "PD_INT" "mux_4x1_ibr_0/I2" -0.316607
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I3" 71.667
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S1" 4.26326e-14
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I2" -1.68866
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/S1" 0.0390081
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I2" 2.19119
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" 2.38659
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I2" 0.400273
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I0" 1.42109e-14
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.4967
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I2" 228.801
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" "mux_4x1_ibr_0/I2" 0.331692
cap "PD_INT" "mux_4x1_ibr_0/S1" 0.156756
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -0.912471
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I0" 210.728
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 30.3171
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/OUT" -1.11022e-16
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S1" 0.485082
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I2" -19.3311
cap "PD_INT" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 8.65987
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I2" 16.8296
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" -0.0659539
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.03825
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 63.4124
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I0" 0.380627
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 43.0872
cap "Feedback_Divider_mag_0/CLK" "PU_INT" 16.7093
cap "VCO_op" "Vdiv_FB_MUX_INT" -2.94754
cap "PU_INT" "Feedback_Divider_mag_0/RST" 0.215544
cap "Feedback_Divider_mag_0/RST" "VCO_op" 237.717
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 39.2463
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 578.182
cap "PU_INT" "Feedback_Divider_mag_0/CLK" 11.1782
cap "Feedback_Divider_mag_0/RST" "VCO_op" 403.5
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" 0.00487792
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" 1.394
cap "VCO_op" "Feedback_Divider_mag_0/VDD99" 86.4202
cap "Feedback_Divider_mag_0/VDD99" "VCO_op" 26.1468
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/and2_mag_2/IN1" "VCO_op" 1.21004
cap "Output_2_INT" "Feedback_Divider_mag_0/CLK" 229.58
cap "VDD" "INV_2_2/VSS" 0.453691
cap "VDD" "Tappered_Buffer_0/a_138_n2984#" 0.717051
cap "Tappered_Buffer_0/a_138_n2984#" "INV_2_2/VSS" 0.470842
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "INV_2_1/VDD" 0.705579
cap "Tappered_Buffer_0/a_138_n2984#" "INV_2_1/VDD" 0.808366
cap "INV_2_2/VSS" "INV_2_1/VDD" 9.09618
cap "INV_2_2/VSS" "Tappered_Buffer_0/IN" 1.01989
cap "INV_2_1/OUT" "VDD" 0.000462281
cap "Tappered_Buffer_0/a_138_n2984#" "INV_2_1/OUT" 0.0216758
cap "INV_2_2/VSS" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.328254
cap "INV_2_1/OUT" "INV_2_2/VSS" 0.0747472
cap "INV_2_1/OUT" "INV_2_1/VDD" 1.89385
cap "Tappered_Buffer_0/a_138_n2984#" "VDD" 0.0601714
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.300559
cap "INV_2_1/VDD" "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" 5.50121
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 2.70323
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/VSS" -5.68434e-14
cap "Tappered_Buffer_0/a_138_n2984#" "INV_2_1/OUT" 4.31348
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 0.696915
cap "INV_2_1/OUT" "Tappered_Buffer_0/VSS" 0.619066
cap "INV_2_1/VDD" "Tappered_Buffer_0/a_138_n2984#" 9.1429
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.55193
cap "INV_2_1/VDD" "Tappered_Buffer_0/VSS" 78.8829
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/VSS" 0.453435
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "INV_2_1/OUT" 2.26149
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VSS" 0.283005
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 79.1051
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" 3.738
cap "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" "Tappered_Buffer_0/a_138_n2984#" 0.451688
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_2/VDD" -5.68434e-14
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/a_138_n2984#" 8.45041
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/pmos_3p3_MV44E7_0/a_n1480_n280#" 1.13192
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_2/VDD" 4.86183
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/VSS" 1.20748
cap "Tappered_Buffer_2/pmos_3p3_PPYSL5_0/a_n256_n280#" "Tappered_Buffer_0/a_138_n2984#" 6.81946
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/a_548_n1560#" 7.53278
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/a_174_n776#" 1.72608
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/VDD" 88.4906
cap "Tappered_Buffer_2/pmos_3p3_MDMPD7_0/a_n256_n628#" "Tappered_Buffer_0/VSS" 0.630516
cap "Tappered_Buffer_2/a_174_n776#" "Tappered_Buffer_2/VDD" -5.68434e-14
cap "Tappered_Buffer_2/a_174_n776#" "Tappered_Buffer_0/VSS" 8.10029
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 89.7874
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/w_n2978_n758#" -0.00143297
cap "Tappered_Buffer_0/a_2996_n3001#" "Tappered_Buffer_2/VDD" 21.2301
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/VSS" 50.8777
cap "Tappered_Buffer_2/a_174_n776#" "Tappered_Buffer_0/VSS" 0.0245401
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/OUT" 0.0134591
cap "Tappered_Buffer_2/a_174_n776#" "Tappered_Buffer_2/VDD" 0.158716
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 106.609
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 19.8736
cap "LP_RES_CAP_INT" "Test_Output_INT" -2.10768
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 73.881
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 73.881
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.33885
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.55502
cap "LF_mag_0/VSS" "Test_Output_INT" 89.7626
cap "LP_RES_CAP_INT" "Test_Output_INT" -1.66488
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S0" 5.35557
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 17.395
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 27.3164
cap "mux_4x1_ibr_0/S0" "Test_Output_INT" 0.248013
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I1" 1.01493
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" "Test_Output_INT" 0.022741
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I3" -4.00523
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.0396116
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 129.413
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -11.7475
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/S0" 0.684149
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 0.0221465
cap "mux_4x1_ibr_0/VDD" "Test_Output_INT" 192.363
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 73.142
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I3" -0.205944
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 6.64531
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I1" 37.8826
cap "mux_4x1_ibr_0/I1" "Test_Output_INT" -11.2972
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" -0.243004
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.0213154
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I3" -3.18308
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I0" 7.87208e-05
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -1.25265
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S1" 3.05606
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0373019
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 0.788933
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.760055
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" -1.77712
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 92.7798
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 0.679456
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.334962
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -1.82752
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 14.1778
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.567501
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S1" 0.786452
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" -3.55271e-15
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/OUT" 386.782
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I0" 0.0285235
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 84.6485
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" -0.13292
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I3" 79.8093
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.241886
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.1731
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -2.38162
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/OUT" -6.20231
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 2.55445
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 0.894053
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" -12.3003
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 15.1985
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_4x1_ibr_0/I3" 4.06175
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/S1" 2.22369
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.0373019
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I3" 22.2547
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I0" 0.000509347
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.590242
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.89254
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 2.42124
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S0" -2.02228
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" -0.094542
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 1.11022e-16
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/OUT" 15.8981
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/S1" 1.62521
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -1.83352
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 204.047
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S1" 0.000184535
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/VDD" -1.48807
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 0.0605137
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 23.9271
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/VDD" -0.300124
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I2" 0.037911
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 0.543644
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I2" 0.0951126
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/OUT" -0.081863
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I0" 0.000509347
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/S1" 4.57967
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I0" 0.0285235
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" "mux_4x1_ibr_0/S1" 2.65983
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -5.68434e-14
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I2" -0.153286
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VSS" 0.0189143
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/OUT" -6.34007
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -0.415607
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/OUT" 0.590242
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 24.8115
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S1" 1.1625
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VSS" 2.54716
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I2" -0.472605
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VDD" 154.316
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.590242
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00917273
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 0.00784416
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/VDD" -1.17468
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" 0.769678
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 1.66118
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 19.406
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/S1" -4.98175
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" 23.4655
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "INV_2_2/IN" 229.58
cap "INV_2_2/IN" "INV_2_2/VSS" 0.0319234
cap "VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.240993
cap "VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 0.246821
cap "VDD" "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/w_n530_n410#" 0.839974
cap "VDD" "Tappered_Buffer_0/IN" 1.95371
cap "VDD" "Tappered_Buffer_0/a_138_n2984#" 0.726406
cap "VDD" "INV_2_2/VSS" 25.1522
cap "VDD" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.313181
cap "VDD" "Tappered_Buffer_0/IN" 0.256273
cap "INV_2_2/VSS" "Tappered_Buffer_0/IN" 126.628
cap "VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.0126982
cap "INV_2_2/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.138669
cap "INV_2_2/VSS" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.67769
cap "VDD" "Tappered_Buffer_0/a_138_n2984#" 0.0209627
cap "INV_2_2/VSS" "VDD" -0.577958
cap "INV_2_2/VSS" "Tappered_Buffer_0/a_138_n2984#" 0.155703
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.34333
cap "Tappered_Buffer_0/a_138_n2984#" "Tappered_Buffer_0/VSS" 0.241875
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n2704_n280#" "Tappered_Buffer_0/VSS" 0.259421
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/OUT" 8.1947
cap "Tappered_Buffer_2/VDD" "Tappered_Buffer_0/a_138_n2984#" 1.50804
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/a_138_n2984#" 0.886633
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/VDD" 0.344326
cap "Tappered_Buffer_0/a_2996_n3001#" "Tappered_Buffer_2/VDD" 14.2578
cap "Tappered_Buffer_0/a_2792_n1560#" "Tappered_Buffer_2/VDD" 43.8321
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_0/OUT" 0.0134591
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" 0.197045
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_1172_n628#" "Tappered_Buffer_2/VDD" 6.64429
cap "Tappered_Buffer_0/nmos_3p3_PLQLVN_0/a_560_n280#" "Tappered_Buffer_2/VDD" 26.9261
cap "Tappered_Buffer_0/VSS" "Tappered_Buffer_2/VDD" 20.9136
cap "Tappered_Buffer_0/pmos_3p3_PPZSL5_0/w_n938_n410#" "Tappered_Buffer_2/VDD" 8.79034
cap "Tappered_Buffer_0/OUT" "Tappered_Buffer_2/VDD" 22.6471
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.489272
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/VSS" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "Test_Output_INT" "LF_mag_0/VSS" 6.01453
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LP_RES_CAP_INT" "Test_Output_INT" -0.488892
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 0.0189342
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 2.31982
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S0" 0.15497
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN1" "mux_4x1_ibr_0/S0" 0.0885545
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0189342
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 5.33433
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/S0" 0.13772
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S0" 0.0189342
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN1" 0.0189342
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 13.4136
cap "Feedback_Divider_mag_0/RST" "INV_2_2/IN" 0.318616
cap "Feedback_Divider_mag_0/CLK" "INV_2_2/IN" 92.9897
cap "INV_2_2/IN" "INV_2_2/VDD" 0.110725
cap "VDD" "Tappered_Buffer_0/VDD" 2.89156
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VDD" 2.88998
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD" 3.24156
cap "INV_2_2/IN" "INV_2_2/VSS" 3.01236
cap "VDD" "Tappered_Buffer_0/IN" 12.2417
cap "INV_2_2/IN" "INV_2_2/VDD" 3.12028
cap "INV_2_2/VSS" "INV_2_2/VDD" -1.50645
cap "INV_2_2/IN" "VDD" 37.1248
cap "Feedback_Divider_mag_0/CLK" "VDD" 13.4136
cap "INV_2_2/VSS" "VDD" 19.4937
cap "VDD" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 0.899073
cap "INV_2_2/VDD" "VDD" 93.2293
cap "VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" 0.979559
cap "INV_2_2/IN" "Tappered_Buffer_0/IN" 4.12495
cap "INV_2_2/IN" "Tappered_Buffer_0/IN" 11.3567
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "VDD" 2.50709
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "VDD" 0.0415579
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_2/VDD" 3.33777
cap "INV_2_2/VSS" "Tappered_Buffer_0/IN" 65.2571
cap "INV_2_2/VDD" "VDD" -0.676271
cap "INV_2_2/IN" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 1.26301
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "Tappered_Buffer_0/IN" 1.37134
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "VDD" 2.62436
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_2/VDD" 8.95896
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "Tappered_Buffer_0/IN" 0.126765
cap "INV_2_2/IN" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2704_n628#" 0.689534
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" "INV_2_2/IN" 6.02601
cap "Tappered_Buffer_0/IN" "VDD" 2.00011
cap "INV_2_2/VDD" "Tappered_Buffer_0/IN" 294.094
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2804_n672#" "INV_2_2/IN" 0.698476
cap "INV_2_2/VSS" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_n628#" 1.76062
cap "INV_2_2/IN" "VDD" 4.90961
cap "INV_2_2/IN" "INV_2_2/VDD" 13.0518
cap "INV_2_2/VDD" "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" 2.57106
cap "INV_2_2/VSS" "VDD" -0.0171671
cap "INV_2_2/VSS" "INV_2_2/VDD" -5.04345
cap "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_n2892_68#" "INV_2_2/IN" 3.08377
cap "Tappered_Buffer_0/nmos_3p3_8FEAMQ_0/a_n52_n280#" "INV_2_2/VDD" 1.86098
cap "Tappered_Buffer_0/nmos_3p3_7NPLVN_0/a_n152_n324#" "Tappered_Buffer_0/VDD" 3.24243
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/a_2792_n1560#" 51.0037
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/OUT" 23.7888
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "INV_2_2/VDD" "VDD" 0.944579
cap "Tappered_Buffer_0/VDD" "VDD" 1.52602
cap "Tappered_Buffer_0/IN" "VDD" 0.667827
cap "INV_2_2/VDD" "Tappered_Buffer_0/IN" 1.50683
cap "INV_2_2/VDD" "VDD" -8.88178e-16
cap "Tappered_Buffer_0/IN" "VDD" 0.0126982
cap "Tappered_Buffer_0/pmos_3p3_PPYSL5_0/a_n256_n280#" "INV_2_2/VDD" 0.705579
cap "Tappered_Buffer_0/a_174_n776#" "Tappered_Buffer_0/VDD" 0.725945
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/pmos_3p3_MDMPD7_0/a_1376_n628#" 11.8637
cap "Tappered_Buffer_0/VDD" "Tappered_Buffer_0/a_174_n776#" 28.3623
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/Nn" 75.8246
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 105.806
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 1.03914
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 15.847
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/cap3p_layout_0/Nn" -0.0813083
cap "LF_mag_0/cap3p_layout_0/Nn" "LP_RES_CAP_INT" 75.8246
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32855
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.23995
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap3p_layout_0/Nn" "LP_RES_CAP_INT" 70.572
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/Nn" 99.4244
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/cap3p_layout_0/Nn" -1.6466
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/cap3p_layout_0/Nn" -6.80759
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK" 53.0172
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LF_mag_0/cap3p_layout_0/Nn" "LP_RES_CAP_INT" 14.599
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 12.4128
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/Nn" 38.9995
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "T0" 55.8366
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 279.948
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 213.762
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "T1" 32.4663
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 35.1527
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 10.084
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 23.7795
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK_div_93_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 14.8783
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 14.2717
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LP_RES_CAP_INT" "LF_mag_0/VSS" 37.7569
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "VDD" 28.5028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 14.2717
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 11.9502
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 4.93594
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 14.8783
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.335
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 37.7569
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LP_RES_CAP_INT" 22.7313
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 14.8783
cap "LP_RES_CAP_INT" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 14.2717
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 8.30536
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LP_RES_CAP_INT" 107.067
cap "LP_RES_CAP_INT" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 14.2717
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "LP_RES_CAP_INT" 14.8783
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LP_RES_CAP_INT" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 256.221
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LF_mag_0/cap3p_layout_0/Pp" 14.2717
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/cap3p_layout_0/Pp" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/cap3p_layout_0/Pp" 22.7313
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LF_mag_0/cap3p_layout_0/Pp" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 256.221
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 38.2095
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 8.30536
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LF_mag_0/VCNTL" 5.883
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VCNTL" 60.4937
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VCNTL" 8.05337
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LF_mag_0/VCNTL" 12.4282
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 79.5743
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 55.8366
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 32.4663
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 60.7611
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 12.3362
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 6.75923
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 5.12454
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 52.697
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 50.2887
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/a_760_n1102#" 0.319481
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/a_760_n1102#" 0.523595
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/B" 0.375619
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/B" 0.323096
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/a_520_1000#" 0.162633
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 14.2894
cap "VDD" "Feedback_Divider_mag_0/CLK" 14.2894
cap "VDD" "LF_mag_0/res_48k_mag_0/B" 2.52256
cap "VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/w_n1344_n1286#" 2.01329
cap "LF_mag_0/res_48k_mag_0/B" "VDD" 6.52593
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 46.6028
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK" 46.6028
cap "VDD" "LF_mag_0/res_48k_mag_0/B" 1.52749
cap "VDD" "LF_mag_0/res_48k_mag_0/B" 4.20576
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 40.5384
cap "Feedback_Divider_mag_0/CLK" "Vdiv_FB_MUX_INT" 47.3738
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/F0" 1.86266
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/F2" 1.13687e-13
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/F0" 3.01319
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" 3.54515
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_0/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 0.0916561
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VSS" 11.553
cap "Feedback_Divider_mag_0/F2" "T1" 0.0570289
cap "Feedback_Divider_mag_0/F0" "T1" 0.0619066
cap "Feedback_Divider_mag_0/F1" "T1" 0.0588561
cap "Feedback_Divider_mag_0/F2" "Vdiv_FB_MUX_INT" 4.39097
cap "Feedback_Divider_mag_0/F2" "Feedback_Divider_mag_0/F1" -103.013
cap "Feedback_Divider_mag_0/F0" "Vdiv_FB_MUX_INT" 4.42409
cap "Feedback_Divider_mag_0/F1" "Vdiv_FB_MUX_INT" 4.40486
cap "Feedback_Divider_mag_0/F1" "Feedback_Divider_mag_0/F0" -78.2358
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 10.5143
cap "Feedback_Divider_mag_0/F0" "Feedback_Divider_mag_0/VDD" 5.19872
cap "Feedback_Divider_mag_0/F1" "Feedback_Divider_mag_0/VDD" -0.0287499
cap "Feedback_Divider_mag_0/F0" "Feedback_Divider_mag_0/VDD" 5.02579
cap "Feedback_Divider_mag_0/F1" "Feedback_Divider_mag_0/VDD" -0.0323657
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 18.3312
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/Vdiv" 18.3312
cap "T1" "Feedback_Divider_mag_0/Vdiv" 1.62335
cap "T0" "Feedback_Divider_mag_0/Vdiv" 0.167878
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/Vdiv" 46.0038
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VSS" "Vdiv_FB_MUX_INT" 3.54515
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_0/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_0/nand3_mag_2/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" "Vdiv_FB_MUX_INT" 19.4636
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 0.0916561
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/nand3_mag_2/VSS" "Vdiv_FB_MUX_INT" 11.553
cap "Feedback_Divider_mag_0/F0" "Vdiv_FB_MUX_INT" 3.33528
cap "VDD" "Vdiv_FB_MUX_INT" 10.5143
cap "Feedback_Divider_mag_0/F2" "Vdiv_FB_MUX_INT" 3.36591
cap "Feedback_Divider_mag_0/F1" "Vdiv_FB_MUX_INT" 3.31694
cap "Vdiv_FB_MUX_INT" "Feedback_Divider_mag_0/VDD" 18.208
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 18.208
cap "Feedback_Divider_mag_0/VDD" "Vdiv_FB_MUX_INT" 18.208
cap "Feedback_Divider_mag_0/Vdiv" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/Vdiv" 0.87728
cap "T1" "Feedback_Divider_mag_0/Vdiv" 0.719148
merge "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/IN1" "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" -21153.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7730184 -109789 -4309001 -47627 0 0 0 0 0 0
merge "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" "mux_4x1_ibr_0/S0"
merge "mux_4x1_ibr_0/S0" "T0"
merge "Current_Mirror_Top_0/ITAIL_SINK" "CP_mag_0/IPD_" -15473.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7684908 -68783 -1496740 -18338 0 0 0 0 0 0
merge "CP_mag_0/IPD_" "IPD_"
merge "INV_2_2/VSS" "Tappered_Buffer_0/VSS" -99715.2 0 0 0 0 0 0 -34586856 -328860 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60581093 -122297 -24785036 -133305 0 0 0 0 0 0
merge "Tappered_Buffer_0/VSS" "mux_4x1_ibr_0/VSS"
merge "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VSUBS"
merge "mux_4x1_ibr_0/VSUBS" "mux_4x1_ibr_0/mux_2x1_ibr_0/VSS"
merge "mux_4x1_ibr_0/mux_2x1_ibr_0/VSS" "INV_2_1/VSS"
merge "INV_2_1/VSS" "m1_n8856_n3801#"
merge "m1_n8856_n3801#" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/VSS" "Tappered_Buffer_2/VSS"
merge "Tappered_Buffer_2/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_1/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_1/VSS" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_2/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_DIV_11_mag_new_0/JK_FF_mag_3/nand3_mag_2/VSS" "VSS_BUFF_INT_5"
merge "VSS_BUFF_INT_5" "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VSS"
merge "Feedback_Divider_mag_0/CLK_div_110_mag_0/CLK_div_10_mag_0/nor_3_mag_0/VSS" "Output_Div_Mag_0/Buffer_delayed_mag_0/VSS"
merge "Output_Div_Mag_0/Buffer_delayed_mag_0/VSS" "VSS_INT_2"
merge "VSS_INT_2" "Feedback_Divider_mag_0/VSS"
merge "Feedback_Divider_mag_0/VSS" "Current_Mirror_Top_0/VSS"
merge "Current_Mirror_Top_0/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "Output_Div_Mag_0/m1_n439_n6189#"
merge "Output_Div_Mag_0/m1_n439_n6189#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "pre_div_mag_0/CLK_div_4_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/VSS" "VSS_INT_1"
merge "VSS_INT_1" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/VSUBS"
merge "pre_div_mag_0/VSUBS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS"
merge "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "A_MUX_mag_1/Tr_Gate_1/VSS"
merge "A_MUX_mag_1/Tr_Gate_1/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" "m1_31818_n18565#"
merge "m1_31818_n18565#" "VCO_mag_0/Delay_Cell_mag_1/VSS"
merge "VCO_mag_0/Delay_Cell_mag_1/VSS" "VSS_INT_11"
merge "VSS_INT_11" "PFD_layout_0/inv_0/VSS"
merge "PFD_layout_0/inv_0/VSS" "A_MUX_mag_1/Tr_Gate_0/VSS"
merge "A_MUX_mag_1/Tr_Gate_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/VSS"
merge "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_2/VSS"
merge "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_0/VSS"
merge "VCO_mag_0/Delay_Cell_mag_0/VSS" "m1_26336_n20146#"
merge "m1_26336_n20146#" "A_MUX_mag_0/Tr_Gate_1/VSS"
merge "A_MUX_mag_0/Tr_Gate_1/VSS" "mux_2x1_ibr_1/nand2_ibr_2/VSS"
merge "mux_2x1_ibr_1/nand2_ibr_2/VSS" "m1_14284_n20049#"
merge "m1_14284_n20049#" "A_MUX_mag_0/Tr_Gate_0/VSS"
merge "A_MUX_mag_0/Tr_Gate_0/VSS" "PFD_layout_0/DFF__0/nand2_5/VSS"
merge "PFD_layout_0/DFF__0/nand2_5/VSS" "mux_2x1_ibr_1/VSS"
merge "mux_2x1_ibr_1/VSS" "m1_6945_n20325#"
merge "m1_6945_n20325#" "PFD_layout_0/DFF__0/nand2_0/VSS"
merge "PFD_layout_0/DFF__0/nand2_0/VSS" "A_MUX_mag_1/VSS"
merge "A_MUX_mag_1/VSS" "VCO_mag_0/GF_INV16_1/VSS"
merge "VCO_mag_0/GF_INV16_1/VSS" "A_MUX_mag_0/VSS"
merge "A_MUX_mag_0/VSS" "mux_2x1_ibr_1/a_83_n28#"
merge "mux_2x1_ibr_1/a_83_n28#" "mux_2x1_ibr_4/nverterlayout_ibr_0/VSS"
merge "mux_2x1_ibr_4/nverterlayout_ibr_0/VSS" "VCO_mag_0/Stage_INV_0/VSS"
merge "VCO_mag_0/Stage_INV_0/VSS" "mux_2x1_ibr_4/VSS"
merge "mux_2x1_ibr_4/VSS" "VSS_INT_7"
merge "VSS_INT_7" "CP_mag_0/VSS"
merge "CP_mag_0/VSS" "CP_mag_0/inv_0/VSS"
merge "CP_mag_0/inv_0/VSS" "mux_2x1_ibr_0/VSS"
merge "mux_2x1_ibr_0/VSS" "PFD_layout_0/inv_1/VSS"
merge "PFD_layout_0/inv_1/VSS" "mux_2x1_ibr_4/a_83_n28#"
merge "mux_2x1_ibr_4/a_83_n28#" "VCO_mag_0/VSS"
merge "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_1/VSS"
merge "VCO_mag_0/Stage_INV_1/VSS" "VCO_mag_0/VSUBS"
merge "VCO_mag_0/VSUBS" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS"
merge "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/VSUBS"
merge "a2x1mux_mag_0/VSUBS" "a2x1mux_mag_0/VSS"
merge "a2x1mux_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_1/VSS"
merge "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/a_83_n28#"
merge "mux_2x1_ibr_0/a_83_n28#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS"
merge "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__0/nand2_2/VSS"
merge "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/VSS"
merge "PFD_layout_0/VSS" "mux_2x1_ibr_3/VSS"
merge "mux_2x1_ibr_3/VSS" "VSS_INT_8"
merge "VSS_INT_8" "PFD_layout_0/VSUBS"
merge "PFD_layout_0/VSUBS" "mux_2x1_ibr_3/a_83_n28#"
merge "mux_2x1_ibr_3/a_83_n28#" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/VSUBS"
merge "Output_Div_Mag_1/VSUBS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/VSUBS"
merge "Output_Div_Mag_0/VSUBS" "LF_mag_0/VSS"
merge "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/N"
merge "LF_mag_0/cap80p_mag_0/N" "LF_mag_0/VSUBS"
merge "LF_mag_0/VSUBS" "INV_2_0/VSS"
merge "INV_2_0/VSS" "Tappered_Buffer_1/VSS"
merge "Tappered_Buffer_1/VSS" "VSS"
merge "mux_4x1_ibr_0/I2" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -27435.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8635326 -48930 -2532524 -34474 -1697032 -20050 0 0 0 0
merge "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK"
merge "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN"
merge "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/CLK"
merge "Output_Div_Mag_0/CLK" "m1_32750_n18019#"
merge "m1_32750_n18019#" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" "A_MUX_mag_1/IN2"
merge "A_MUX_mag_1/IN2" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "VCO_mag_0/OUT"
merge "VCO_mag_0/OUT" "VCO_op"
merge "Feedback_Divider_mag_0/dec3x8_ibr_mag_0/and_3_ibr_2/nverterlayout_ibr_0/VDD" "Feedback_Divider_mag_0/VDD" -99245.1 -10731000 -51254 0 0 -5235947 -60180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20166153 -70538 -45743329 -215005 -177556 -3336 0 0 0 0
merge "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/dec3x8_ibr_mag_0/VDD"
merge "Feedback_Divider_mag_0/dec3x8_ibr_mag_0/VDD" "LF_mag_0/VDD"
merge "LF_mag_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" "mux_4x1_ibr_0/VDD"
merge "mux_4x1_ibr_0/VDD" "pre_div_mag_0/VDD"
merge "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD"
merge "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/VDD"
merge "Output_Div_Mag_1/VDD" "m1_50757_n17408#"
merge "m1_50757_n17408#" "m1_51546_n17392#"
merge "m1_51546_n17392#" "m1_51167_n17418#"
merge "m1_51167_n17418#" "Current_Mirror_Top_0/VDD"
merge "Current_Mirror_Top_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD"
merge "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "m1_50389_n17373#"
merge "m1_50389_n17373#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD"
merge "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "VDD"
merge "VDD" "Output_Div_Mag_0/VDD"
merge "Output_Div_Mag_0/VDD" "VDD_INT_5"
merge "VDD_INT_5" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD"
merge "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "A_MUX_mag_1/Tr_Gate_1/VDD"
merge "A_MUX_mag_1/Tr_Gate_1/VDD" "A_MUX_mag_1/VDD"
merge "A_MUX_mag_1/VDD" "VDD_INT_13"
merge "VDD_INT_13" "pre_div_mag_0/mux_4x1_0/VDD"
merge "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "mux_2x1_ibr_1/nand2_ibr_2/VDD"
merge "mux_2x1_ibr_1/nand2_ibr_2/VDD" "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" "PFD_layout_0/DFF__1/VDD"
merge "PFD_layout_0/DFF__1/VDD" "A_MUX_mag_0/VDD"
merge "A_MUX_mag_0/VDD" "VCO_mag_0/EN"
merge "VCO_mag_0/EN" "PFD_layout_0/DFF__1/D"
merge "PFD_layout_0/DFF__1/D" "PFD_layout_0/DFF__0/D"
merge "PFD_layout_0/DFF__0/D" "PFD_layout_0/inv_0/VDD"
merge "PFD_layout_0/inv_0/VDD" "mux_2x1_ibr_4/VDD"
merge "mux_2x1_ibr_4/VDD" "VDD_INT_7"
merge "VDD_INT_7" "mux_2x1_ibr_3/VDD"
merge "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_4/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_3/nand2_ibr_0/VDD"
merge "mux_2x1_ibr_3/nand2_ibr_0/VDD" "VDD_INT_8"
merge "VDD_INT_8" "w_n2958_n22453#"
merge "w_n2958_n22453#" "PFD_layout_0/VDD"
merge "PFD_layout_0/VDD" "mux_2x1_ibr_1/VDD"
merge "mux_2x1_ibr_1/VDD" "PFD_layout_0/buffer_loading_mag_0/VDD"
merge "PFD_layout_0/buffer_loading_mag_0/VDD" "CP_mag_0/VDD"
merge "CP_mag_0/VDD" "CP_mag_0/inv_0/VDD"
merge "CP_mag_0/inv_0/VDD" "VDD_INT_9"
merge "VDD_INT_9" "mux_2x1_ibr_0/VDD"
merge "mux_2x1_ibr_0/VDD" "VCO_mag_0/Delay_Cell_mag_2/EN"
merge "VCO_mag_0/Delay_Cell_mag_2/EN" "a2x1mux_mag_0/VDD"
merge "a2x1mux_mag_0/VDD" "m1_11710_n22600#"
merge "m1_11710_n22600#" "a2x1mux_mag_0/inv_my_mag_0/VDD"
merge "a2x1mux_mag_0/inv_my_mag_0/VDD" "mux_2x1_ibr_0/nand2_ibr_2/VDD"
merge "mux_2x1_ibr_0/nand2_ibr_2/VDD" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" "VDD_INT_10"
merge "Tappered_Buffer_0/OUT" "Output2" -116.383 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12070 -482 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_0/VDD" "INV_2_2/VDD" -40085 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16491084 -121542 -4391525 -39072 0 0 0 0 0 0
merge "INV_2_2/VDD" "VDD_BUFF_INT_1"
merge "VDD_BUFF_INT_1" "Tappered_Buffer_2/VDD"
merge "Tappered_Buffer_2/VDD" "INV_2_1/VDD"
merge "INV_2_1/VDD" "VDD_BUFF_INT_2"
merge "VDD_BUFF_INT_2" "Tappered_Buffer_1/VDD"
merge "Tappered_Buffer_1/VDD" "VDD_BUFF"
merge "VDD_BUFF" "INV_2_0/VDD"
merge "INV_2_0/VDD" "VDD_BUFF_INT_3"
merge "Current_Mirror_Top_0/ITAIL_SRC" "CP_mag_0/IPD+" -16428.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7788362 -69735 -1393405 -18816 0 0 0 0 0 0
merge "CP_mag_0/IPD+" "IPD+"
merge "mux_4x1_ibr_0/S1" "T1" -19456.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7634209 -108429 -1659050 -46947 0 0 0 0 0 0
merge "INV_2_1/IN" "Output_Div_Mag_0/Vdiv" -5848.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1237637 -12258 -2722383 -18149 0 0 0 0 0 0
merge "Output_Div_Mag_0/Vdiv" "Output_1_INT"
merge "mux_2x1_ibr_4/Sel" "S0" -350.607 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6402 -322 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/F0" "F0" -6108.44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3641376 -52285 -64437 -1337 0 0 0 0 0 0
merge "mux_2x1_ibr_0/nand2_ibr_0/IN1" "mux_2x1_ibr_1/Sel" -14602.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4063858 -51976 -652462 -11944 0 0 0 0 0 0
merge "mux_2x1_ibr_1/Sel" "A_MUX_mag_1/SEL"
merge "A_MUX_mag_1/SEL" "A_MUX_mag_0/SEL"
merge "A_MUX_mag_0/SEL" "mux_2x1_ibr_1/nand2_ibr_0/IN1"
merge "mux_2x1_ibr_1/nand2_ibr_0/IN1" "mux_2x1_ibr_0/Sel"
merge "mux_2x1_ibr_0/Sel" "m2_6176_n21922#"
merge "m2_6176_n21922#" "mux_2x1_ibr_3/Sel"
merge "mux_2x1_ibr_3/Sel" "S1"
merge "Feedback_Divider_mag_0/F1" "F1" -5554.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3969520 -54897 -110345 -1957 0 0 0 0 0 0
merge "a2x1mux_mag_0/SEL" "S2" -1545.47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -182616 -5894 -74798 -2540 0 0 0 0 0 0
merge "LF_mag_0/cap3p_layout_0/Pp" "LF_mag_0/VCNTL" -34644.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18474760 -105957 -1773861 -13780 0 0 0 0 0 0
merge "LF_mag_0/VCNTL" "a2x1mux_mag_0/IN2"
merge "a2x1mux_mag_0/IN2" "LP_RES_CAP_INT"
merge "Feedback_Divider_mag_0/F2" "F2" -7345.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4007365 -55419 -139055 -2353 0 0 0 0 0 0
merge "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" -2357.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75780 -1954 -533398 -6788 0 0 0 0 0 0
merge "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "P0"
merge "INV_2_2/IN" "Output_Div_Mag_1/Vdiv" -8387.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -666337 -7874 -5027800 -37604 0 0 0 0 0 0
merge "Output_Div_Mag_1/Vdiv" "Output_2_INT"
merge "VCO_mag_0/OUTB" "VCO_op_bar" -2481.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -155268 -3780 -320894 -3703 -98693 -2251 0 0 0 0
merge "mux_2x1_ibr_1/nand2_ibr_0/VDD" "mux_2x1_ibr_0/nand2_ibr_0/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pre_div_mag_0/mux_4x1_0/S1" "pre_div_mag_0/OPA1" -6294.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1929407 -19094 -812642 -7440 0 0 0 0 0 0
merge "pre_div_mag_0/OPA1" "P1"
merge "VCO_mag_0/Delay_Cell_mag_0/VDD" "VDD_VCO" -877.426 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13090 -458 -214200 -2800 0 0 0 0 0 0
merge "mux_4x1_ibr_0/I1" "mux_2x1_ibr_0/I1" -9336.99 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3001706 -25628 -1058213 -28882 0 0 0 0 0 0
merge "mux_2x1_ibr_0/I1" "PFD_layout_0/PD"
merge "PFD_layout_0/PD" "PD_INT"
merge "Feedback_Divider_mag_0/CLK_div_99_mag_0/RST" "Feedback_Divider_mag_0/RST" -12250.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51040 -1278 -3633744 -16784 -3937972 -44738 0 0 0 0
merge "Feedback_Divider_mag_0/RST" "pre_div_mag_0/CLK_div_3_mag_0/RST"
merge "pre_div_mag_0/CLK_div_3_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/RST"
merge "pre_div_mag_0/CLK_div_2_mag_0/RST" "m2_7183_n7086#"
merge "m2_7183_n7086#" "Output_Div_Mag_1/CLK_div_3_mag_0/RST"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/RST"
merge "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/RST"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/RST" "Output_Div_Mag_1/RST"
merge "Output_Div_Mag_1/RST" "m2_45110_n18250#"
merge "m2_45110_n18250#" "Output_Div_Mag_0/RST"
merge "Output_Div_Mag_0/RST" "RST_DIV"
merge "A_MUX_mag_0/IN1" "vcntl_test" -468.695 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -63625 -1268 0 0 0 0 0 0 0 0
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/CLK" -2132.98 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16457 -690 -918400 -11200 0 0 0 0 0 0
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/CLK" "pre_div_mag_0/CLK"
merge "pre_div_mag_0/CLK" "mux_2x1_ibr_4/I0"
merge "mux_2x1_ibr_4/I0" "Vref"
merge "a2x1mux_mag_0/IN1" "LP_ext" -276.247 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8772 -394 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_2/OUT" "Output1" -237.002 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9869 -420 0 0 0 0 0 0 0 0
merge "a2x1mux_mag_0/Transmission_gate_mag_0/VOUT" "CP_mag_0/VCNTL" -1810.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17136 -720 -15535 -776 0 0 0 0 0 0
merge "CP_mag_0/VCNTL" "Lp_op_test"
merge "Lp_op_test" "A_MUX_mag_0/IN2"
merge "A_MUX_mag_0/IN2" "a2x1mux_mag_0/VOUT"
merge "a2x1mux_mag_0/VOUT" "m1_10588_n21376#"
merge "mux_4x1_ibr_0/I0" "mux_2x1_ibr_1/I1" -5693.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2015801 -17444 -1669884 -28601 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I1" "PFD_layout_0/PU"
merge "PFD_layout_0/PU" "PU_INT"
merge "mux_2x1_ibr_1/nand2_ibr_2/IN1" "mux_2x1_ibr_1/I0" -187.322 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3249 -228 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I0" "PU_test"
merge "Output_Div_Mag_0/mux_4x1_0/S0" "Output_Div_Mag_0/OPA0" -503.997 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2809 -212 0 0 0 0 0 0 0 0
merge "Output_Div_Mag_0/OPA0" "OPA0"
merge "Feedback_Divider_mag_0/Vdiv" "mux_4x1_ibr_0/I3" -39440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12853629 -68318 -23837837 -87419 -802458 -15737 0 0 0 0
merge "mux_4x1_ibr_0/I3" "mux_2x1_ibr_3/I1"
merge "mux_2x1_ibr_3/I1" "Vdiv_FB_MUX_INT"
merge "CP_mag_0/PD" "mux_2x1_ibr_0/OUT" -221.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10098 -662 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/OUT" "PD_MUX_OP_INT"
merge "INV_2_2/OUT" "Tappered_Buffer_0/IN" -358.664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4922 -398 0 0 0 0 0 0 0 0
merge "Tappered_Buffer_0/IN" "INV_BUFF_INT_1"
merge "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/S1" -559.26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3540 -238 0 0 0 0 0 0
merge "Output_Div_Mag_0/mux_4x1_0/S1" "OPA1"
merge "Current_Mirror_Top_0/ITAIL" "Iref" -1760.53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -309812 -6340 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK" "A_MUX_mag_1/OUT" -1686.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -581208 -4557 -29382 -686 0 0 0 0
merge "A_MUX_mag_1/OUT" "CLK_FB_IN_INT"
merge "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/OPA0" -619.637 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11160 -428 0 0 0 0 0 0 0 0
merge "Output_Div_Mag_1/OPA0" "OPB0"
merge "CP_mag_0/PU" "mux_2x1_ibr_1/OUT" -219.532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13626 -646 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/OUT" "PU_MUX_OP_INT"
merge "mux_2x1_ibr_0/nand2_ibr_2/IN1" "mux_2x1_ibr_0/I0" -91.6723 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3249 -228 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/I0" "PD_test"
merge "mux_2x1_ibr_3/I0" "Vdiv_test" -915.137 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -251078 -8939 -78767 -2779 0 0 0 0 0 0
merge "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/S1" -590.116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3192 -226 0 0 0 0 0 0
merge "Output_Div_Mag_1/mux_4x1_0/S1" "OPB1"
merge "mux_4x1_ibr_0/OUT" "INV_2_0/IN" -9167.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -484439 -6716 -3222042 -40580 -475306 -5614 0 0 0 0
merge "INV_2_0/IN" "Test_Output_INT"
merge "Tappered_Buffer_2/IN" "INV_2_1/OUT" -443.791 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13213 -748 0 0 0 0 0 0 0 0
merge "INV_2_1/OUT" "INV_BUFF_INT_2"
merge "Tappered_Buffer_1/OUT" "Test_output" -16877.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8755491 -72794 0 0 0 0 0 0 0 0
merge "pre_div_mag_0/Vdiv" "mux_2x1_ibr_4/I1" -4958.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1470253 -16050 -1197647 -14949 0 0 0 0 0 0
merge "mux_2x1_ibr_4/I1" "PRE_DIV_OP_INT"
merge "Tappered_Buffer_1/IN" "INV_2_0/OUT" -261.472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11069 -698 0 0 0 0 0 0 0 0
merge "INV_2_0/OUT" "INV_BUFF_INT_3"
merge "PFD_layout_0/inv_0/IN" "PFD_layout_0/VREF" -196.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16032 -932 0 0 0 0 0 0 0 0
merge "PFD_layout_0/VREF" "mux_2x1_ibr_4/OUT"
merge "mux_2x1_ibr_4/OUT" "PFD_Vref_IN_INT"
merge "mux_2x1_ibr_1/nand2_ibr_1/VDD" "mux_2x1_ibr_0/nand2_ibr_1/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_1/VCONT" -3386.59 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -251166 -3341 -235979 -2372 -481567 -7504 0 0 0 0
merge "VCO_mag_0/Delay_Cell_mag_1/VCONT" "A_MUX_mag_0/OUT"
merge "A_MUX_mag_0/OUT" "VCNT_MUX_INT"
merge "PFD_layout_0/VDIV" "mux_2x1_ibr_3/OUT" -200.971 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8854 -630 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_3/OUT" "PFD_Vdiv_IN_INT"
merge "A_MUX_mag_1/IN1" "Vo_test" -989.387 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -254985 -3564 0 0 0 0 0 0
