$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Sat Aug 10 20:42:12 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_vlg_vec_tst $end
$var reg 3 ! SelULA [2:0] $end
$var reg 1 " X [0:0] $end
$var reg 1 # Y [0:0] $end
$var wire 1 $ AC [0] $end
$var wire 1 % N $end
$var wire 1 & Z $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . Mux0~0_combout $end
$var wire 1 / Mux0~1_combout $end
$var wire 1 0 Mux1~0_combout $end
$var wire 1 1 AC[0]$latch~combout $end
$var wire 1 2 Y~combout [0] $end
$var wire 1 3 X~combout [0] $end
$var wire 1 4 SelULA~combout [2] $end
$var wire 1 5 SelULA~combout [1] $end
$var wire 1 6 SelULA~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
0$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
10
01
02
03
06
05
04
$end
#31250
b1 #
12
0'
1.
1/
11
1$
#62500
b1 "
b0 #
13
02
1'
#93750
b1 #
12
0'
0.
0/
01
0$
#125000
b0 "
b0 #
03
02
1'
#150000
b1 !
16
0'
#156250
b1 #
12
1'
#187500
b1 "
b0 #
13
02
0'
#218750
b1 #
12
1'
1.
1/
11
1$
#250000
b0 "
b0 #
03
02
0'
0.
0/
01
0$
#281250
b1 #
12
1'
#300000
b11 !
b10 !
06
15
0'
1.
1/
11
1$
#312500
b1 "
b0 #
13
02
1'
#343750
b1 #
12
0'
#375000
b0 "
b0 #
03
02
1'
0.
0/
01
0$
#406250
b1 #
12
0'
1.
1/
11
1$
#437500
b1 "
b0 #
13
02
1'
#450000
b11 !
16
0'
0.
0/
01
0$
#468750
b1 #
12
1'
#500000
b0 "
b0 #
03
02
0'
1.
1/
11
1$
#531250
b1 #
12
1'
#562500
b1 "
b0 #
13
02
0'
0.
0/
01
0$
#593750
b1 #
12
1'
#600000
b111 !
b101 !
b100 !
06
05
14
0'
1/
11
1$
#625000
b0 "
b0 #
03
02
1'
0/
01
0$
#656250
b1 #
12
0'
1/
1.
11
1$
#687500
b1 "
b0 #
13
02
1'
0/
01
0$
#718750
b1 #
12
0'
1/
0.
11
1$
#750000
b101 !
b0 "
b0 #
16
03
02
1'
00
0/
#781250
b1 #
12
0'
1/
#812500
b1 "
b0 #
13
02
1'
0/
#843750
b1 #
12
0'
1/
1.
#875000
b0 "
b0 #
03
02
1'
0.
0/
#900000
b111 !
b110 !
06
15
0'
#906250
b1 #
12
1'
1/
1.
#937500
b1 "
b0 #
13
02
0'
0/
#968750
b1 #
12
1'
1/
#1000000
