--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.303   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.767ns logic, 0.553ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack:                  17.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.313   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.684ns logic, 0.550ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack:                  17.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.213   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.677ns logic, 0.553ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack:                  17.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.303   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (1.674ns logic, 0.550ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack:                  17.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_4 (FF)
  Destination:          counter_clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_4 to counter_clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q_4
    SLICE_X12Y20.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[4]
    SLICE_X12Y20.COUT    Topcya                0.474   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q[4]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.303   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.224ns (1.674ns logic, 0.550ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack:                  17.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.272   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (1.643ns logic, 0.550ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack:                  17.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_3 (FF)
  Destination:          counter_clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_3 to counter_clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_3
    SLICE_X12Y19.D5      net (fanout=1)        0.448   counter_clock/M_counter_q[3]
    SLICE_X12Y19.COUT    Topcyd                0.312   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[3]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.303   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.605ns logic, 0.545ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  17.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_4 (FF)
  Destination:          counter_clock/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_4 to counter_clock/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q_4
    SLICE_X12Y20.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[4]
    SLICE_X12Y20.COUT    Topcya                0.474   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q[4]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.313   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.591ns logic, 0.547ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack:                  17.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.213   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.584ns logic, 0.550ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack:                  17.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_4 (FF)
  Destination:          counter_clock/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_4 to counter_clock/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q_4
    SLICE_X12Y20.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[4]
    SLICE_X12Y20.COUT    Topcya                0.474   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q[4]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.213   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.584ns logic, 0.550ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack:                  17.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_4 (FF)
  Destination:          counter_clock/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_4 to counter_clock/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q_4
    SLICE_X12Y20.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[4]
    SLICE_X12Y20.COUT    Topcya                0.474   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q[4]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.303   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.581ns logic, 0.547ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_8 (FF)
  Destination:          counter_clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_8 to counter_clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q_8
    SLICE_X12Y21.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[8]
    SLICE_X12Y21.COUT    Topcya                0.474   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q[8]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.303   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (1.581ns logic, 0.547ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  17.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_4 (FF)
  Destination:          counter_clock/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_4 to counter_clock/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q_4
    SLICE_X12Y20.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[4]
    SLICE_X12Y20.COUT    Topcya                0.474   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q[4]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.272   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.097ns (1.550ns logic, 0.547ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  17.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_1 (FF)
  Destination:          counter_clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.088ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_1 to counter_clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_1
    SLICE_X12Y19.B5      net (fanout=1)        0.215   counter_clock/M_counter_q[1]
    SLICE_X12Y19.COUT    Topcyb                0.483   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[1]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.303   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (1.776ns logic, 0.312ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack:                  17.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_3 (FF)
  Destination:          counter_clock/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_3 to counter_clock/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_3
    SLICE_X12Y19.D5      net (fanout=1)        0.448   counter_clock/M_counter_q[3]
    SLICE_X12Y19.COUT    Topcyd                0.312   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[3]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.313   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (1.522ns logic, 0.542ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  17.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_3 (FF)
  Destination:          counter_clock/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_3 to counter_clock/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_3
    SLICE_X12Y19.D5      net (fanout=1)        0.448   counter_clock/M_counter_q[3]
    SLICE_X12Y19.COUT    Topcyd                0.312   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[3]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.213   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (1.515ns logic, 0.545ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_3 (FF)
  Destination:          counter_clock/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_3 to counter_clock/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_3
    SLICE_X12Y19.D5      net (fanout=1)        0.448   counter_clock/M_counter_q[3]
    SLICE_X12Y19.COUT    Topcyd                0.312   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[3]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.303   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.512ns logic, 0.542ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.059ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.183 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.CLK     Tcinck                0.313   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
                                                       counter_clock/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (1.591ns logic, 0.468ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack:                  17.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_7 (FF)
  Destination:          counter_clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_7 to counter_clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.DQ      Tcko                  0.525   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q_7
    SLICE_X12Y20.D5      net (fanout=1)        0.448   counter_clock/M_counter_q[7]
    SLICE_X12Y20.COUT    Topcyd                0.312   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q[7]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.303   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.512ns logic, 0.542ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.049ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.183 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.CLK     Tcinck                0.303   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
                                                       counter_clock/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.049ns (1.581ns logic, 0.468ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack:                  17.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_8 (FF)
  Destination:          counter_clock/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_8 to counter_clock/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q_8
    SLICE_X12Y21.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[8]
    SLICE_X12Y21.COUT    Topcya                0.474   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q[8]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.313   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (1.498ns logic, 0.544ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack:                  17.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_4 (FF)
  Destination:          counter_clock/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_4 to counter_clock/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.525   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q_4
    SLICE_X12Y20.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[4]
    SLICE_X12Y20.COUT    Topcya                0.474   counter_clock/M_counter_q[7]
                                                       counter_clock/M_counter_q[4]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.213   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (1.491ns logic, 0.547ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_8 (FF)
  Destination:          counter_clock/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_8 to counter_clock/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q_8
    SLICE_X12Y21.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[8]
    SLICE_X12Y21.COUT    Topcya                0.474   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q[8]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.213   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (1.491ns logic, 0.547ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_8 (FF)
  Destination:          counter_clock/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_8 to counter_clock/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q_8
    SLICE_X12Y21.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[8]
    SLICE_X12Y21.COUT    Topcya                0.474   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q[8]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.303   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (1.488ns logic, 0.544ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_12 (FF)
  Destination:          counter_clock/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_12 to counter_clock/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   counter_clock/M_counter_q[15]
                                                       counter_clock/M_counter_q_12
    SLICE_X12Y22.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[12]
    SLICE_X12Y22.COUT    Topcya                0.474   counter_clock/M_counter_q[15]
                                                       counter_clock/M_counter_q[12]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.303   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (1.488ns logic, 0.544ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_3 (FF)
  Destination:          counter_clock/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_3 to counter_clock/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.DQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_3
    SLICE_X12Y19.D5      net (fanout=1)        0.448   counter_clock/M_counter_q[3]
    SLICE_X12Y19.COUT    Topcyd                0.312   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[3]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.272   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (1.481ns logic, 0.542ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_0 (FF)
  Destination:          counter_clock/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.183 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_0 to counter_clock/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.AQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_0
    SLICE_X12Y19.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[0]
    SLICE_X12Y19.COUT    Topcya                0.474   counter_clock/M_counter_q[3]
                                                       counter_clock/Mcount_M_counter_q_lut<0>_INV_0
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.CLK     Tcinck                0.272   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
                                                       counter_clock/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.550ns logic, 0.468ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  17.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_1 (FF)
  Destination:          counter_clock/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_1 to counter_clock/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_1
    SLICE_X12Y19.B5      net (fanout=1)        0.215   counter_clock/M_counter_q[1]
    SLICE_X12Y19.COUT    Topcyb                0.483   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[1]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.313   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.693ns logic, 0.309ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack:                  17.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_1 (FF)
  Destination:          counter_clock/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_1 to counter_clock/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q_1
    SLICE_X12Y19.B5      net (fanout=1)        0.215   counter_clock/M_counter_q[1]
    SLICE_X12Y19.COUT    Topcyb                0.483   counter_clock/M_counter_q[3]
                                                       counter_clock/M_counter_q[1]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<3>
    SLICE_X12Y20.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[3]
    SLICE_X12Y20.COUT    Tbyp                  0.093   counter_clock/M_counter_q[7]
                                                       counter_clock/Mcount_M_counter_q_cy<7>
    SLICE_X12Y21.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[7]
    SLICE_X12Y21.COUT    Tbyp                  0.093   counter_clock/M_counter_q[11]
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.COUT    Tbyp                  0.093   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[23]
    SLICE_X12Y25.CLK     Tcinck                0.213   M_counter_clock_out
                                                       counter_clock/Mcount_M_counter_q_xor<25>
                                                       counter_clock/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (1.686ns logic, 0.312ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------
Slack:                  17.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_clock/M_counter_q_8 (FF)
  Destination:          counter_clock/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_clock/M_counter_q_8 to counter_clock/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q_8
    SLICE_X12Y21.A5      net (fanout=1)        0.456   counter_clock/M_counter_q[8]
    SLICE_X12Y21.COUT    Topcya                0.474   counter_clock/M_counter_q[11]
                                                       counter_clock/M_counter_q[8]_rt
                                                       counter_clock/Mcount_M_counter_q_cy<11>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[11]
    SLICE_X12Y22.COUT    Tbyp                  0.093   counter_clock/M_counter_q[15]
                                                       counter_clock/Mcount_M_counter_q_cy<15>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   counter_clock/Mcount_M_counter_q_cy[15]
    SLICE_X12Y23.COUT    Tbyp                  0.093   counter_clock/M_counter_q[19]
                                                       counter_clock/Mcount_M_counter_q_cy<19>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   counter_clock/Mcount_M_counter_q_cy[19]
    SLICE_X12Y24.CLK     Tcinck                0.272   counter_clock/M_counter_q[23]
                                                       counter_clock/Mcount_M_counter_q_cy<23>
                                                       counter_clock/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (1.457ns logic, 0.544ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[3]/CLK
  Logical resource: counter_clock/M_counter_q_0/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[3]/CLK
  Logical resource: counter_clock/M_counter_q_1/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[3]/CLK
  Logical resource: counter_clock/M_counter_q_2/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[3]/CLK
  Logical resource: counter_clock/M_counter_q_3/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[7]/CLK
  Logical resource: counter_clock/M_counter_q_4/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[7]/CLK
  Logical resource: counter_clock/M_counter_q_5/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[7]/CLK
  Logical resource: counter_clock/M_counter_q_6/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[7]/CLK
  Logical resource: counter_clock/M_counter_q_7/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[11]/CLK
  Logical resource: counter_clock/M_counter_q_8/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[11]/CLK
  Logical resource: counter_clock/M_counter_q_9/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[11]/CLK
  Logical resource: counter_clock/M_counter_q_10/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[11]/CLK
  Logical resource: counter_clock/M_counter_q_11/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[15]/CLK
  Logical resource: counter_clock/M_counter_q_12/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[15]/CLK
  Logical resource: counter_clock/M_counter_q_13/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[15]/CLK
  Logical resource: counter_clock/M_counter_q_14/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[15]/CLK
  Logical resource: counter_clock/M_counter_q_15/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[19]/CLK
  Logical resource: counter_clock/M_counter_q_16/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[19]/CLK
  Logical resource: counter_clock/M_counter_q_17/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[19]/CLK
  Logical resource: counter_clock/M_counter_q_18/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[19]/CLK
  Logical resource: counter_clock/M_counter_q_19/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[23]/CLK
  Logical resource: counter_clock/M_counter_q_20/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[23]/CLK
  Logical resource: counter_clock/M_counter_q_21/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[23]/CLK
  Logical resource: counter_clock/M_counter_q_22/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter_clock/M_counter_q[23]/CLK
  Logical resource: counter_clock/M_counter_q_23/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_clock_out/CLK
  Logical resource: counter_clock/M_counter_q_24/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_clock_out/CLK
  Logical resource: counter_clock/M_counter_q_25/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_adder_q_1/CLK
  Logical resource: adder_checker/M_adder_q_0/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_adder_q_1/CLK
  Logical resource: adder_checker/M_adder_q_1/CK
  Location pin: SLICE_X14Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.380|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 40 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct  6 23:30:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



