###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Sat Mar 22 10:31:43 2025
#  Design:            dtmf_recvr_core
#  Command:           report_timing -retime path_slew_propagation -max_paths 50 -nworst 1 -path_type full_clock    > ${reportDir}/pba_50_paths.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[31]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.259
- Setup                         1.278
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.582
- Arrival Time                 36.116
= Slack Time                  -28.534
= Slack Time(original)        -30.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.534  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.534  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -28.222  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -28.222  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -28.081  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -28.081  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.949  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.949  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.830  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.830  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.710  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.710  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.596  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.596  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.476  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.476  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -27.303  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -27.302  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -27.195  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -27.194  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.810  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.810  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -26.405  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -26.404  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -26.025  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -26.025  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.626  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.625  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -25.236  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -25.236  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.856  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.856  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.701  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.701  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.592  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.592  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -24.390  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -24.389  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -24.249  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -24.249  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -24.087  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -24.087  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.983  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.983  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.808  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.808  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.662  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.661  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.448  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.447  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -23.347  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -23.347  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -23.201  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -23.201  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.562  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.562  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -21.091  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -21.047  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -19.259  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -19.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -18.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -18.088  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.752  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.752  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -17.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -17.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -17.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -17.180  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -16.419  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -16.418  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -16.153  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -16.153  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.956  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.956  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.637  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.637  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -15.388  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -15.388  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -15.078  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -15.078  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.865  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.865  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.700  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.698  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.989  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.989  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.443  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.443  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -12.153  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -12.153  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.666  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.789  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.462  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.461  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -8.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -8.053  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -7.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -7.385  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -7.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -7.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.657  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.657  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -6.417  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -6.417  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -6.090  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -6.090  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.803  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.803  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.685  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -5.391  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -5.391  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -5.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -5.194  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.757  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.757  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.527  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.527  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -4.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -4.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.493  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.493  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -3.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -3.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.618  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -2.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -2.373  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -2.141  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -2.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -1.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -1.271  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   -0.413  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   -0.413  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   -0.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   -0.079  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.242  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.243  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.207  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.208  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.174  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   32.708   4.174  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   33.641   5.107  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             -             AND3_X2   0.000   33.641   5.107  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.291   33.932   5.398  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             -             NAND3_X1  0.000   33.932   5.398  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             A1 v -> ZN ^  NAND3_X1  0.168   34.101   5.566  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             -             INV_X8    0.000   34.101   5.566  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             A ^ -> ZN v   INV_X8    0.193   34.293   5.759  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2430A                   -             NAND2_X1  0.000   34.293   5.759  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2430A                   A1 v -> ZN ^  NAND2_X1  0.264   34.558   6.023  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2364A                   -             OAI21_X1  0.000   34.558   6.023  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2364A                   B1 ^ -> ZN v  OAI21_X1  0.228   34.785   6.251  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1689_0                           -             NAND2_X4  0.000   34.785   6.251  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1689_0                           A1 v -> ZN ^  NAND2_X4  0.234   35.020   6.485  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1688_0                           -             NAND2_X4  0.000   35.020   6.485  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_1688_0                           A1 ^ -> ZN v  NAND2_X4  0.136   35.156   6.621  
      TDSP_CORE_INST/EXECUTE_INST/n1456D                                -             AOI22_X1  0.000   35.156   6.621  
      TDSP_CORE_INST/EXECUTE_INST/n1456D                                B1 v -> ZN ^  AOI22_X1  0.657   35.813   7.279  
      TDSP_CORE_INST/EXECUTE_INST/n1510D                                -             INV_X8    0.000   35.813   7.279  
      TDSP_CORE_INST/EXECUTE_INST/n1510D                                A ^ -> ZN v   INV_X8    0.303   36.116   7.582  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[31]                             -             SDFF_X2   0.000   36.116   7.582  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.534  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.534  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.846  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.846  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.988  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.988  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    29.119  
      m_clk__I7                              -            BUF_X16  0.000   0.585    29.119  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    29.238  
      m_clk__I6                              -            BUF_X16  0.000   0.704    29.238  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    29.358  
      m_clk__I5                              -            BUF_X16  0.000   0.824    29.358  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.473  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.473  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.593  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.593  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.766  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.766  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.871  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.872  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    30.253  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    30.253  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.632  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.632  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    31.011  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    31.012  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    31.411  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    31.411  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.800  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.800  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    32.179  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    32.179  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    32.335  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    32.335  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    32.418  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    32.418  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.533  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.534  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.644  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.646  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.825  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.825  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.984  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    32.987  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    33.197  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    33.197  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    33.348  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    33.348  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.536  
      m_clk__L18_I16                         -            INV_X32  0.000   5.002    33.536  
      m_clk__L18_I16                         A ^ -> ZN v  INV_X32  0.121   5.123    33.657  
      m_clk__L19_I25                         -            INV_X32  0.000   5.123    33.657  
      m_clk__L19_I25                         A v -> ZN ^  INV_X32  0.137   5.259    33.794  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[31]  -            SDFF_X2  0.000   5.259    33.794  
      --------------------------------------------------------------------------------------
Path 2: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[25]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.261
- Setup                         1.254
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.607
- Arrival Time                 36.251
= Slack Time                  -28.644
= Slack Time(original)        -30.822
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.644  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.644  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -28.331  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -28.331  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -28.190  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -28.190  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -28.059  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -28.059  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.940  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.940  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.820  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.820  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.705  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.705  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.585  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.585  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -27.412  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -27.412  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -27.304  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.341    -27.303  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.919  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.919  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -26.515  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -26.514  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -26.135  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -26.134  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.735  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.734  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -25.345  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -25.345  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.966  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.966  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.810  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.810  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.702  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.702  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -24.500  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -24.498  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -24.359  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -24.359  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -24.197  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -24.197  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -24.093  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -24.092  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.917  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.917  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.771  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.771  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.558  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.557  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -23.456  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -23.456  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -23.310  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -23.310  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.671  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.671  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -21.201  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -21.157  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -19.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -19.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -18.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -18.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.862  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -17.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -17.520  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.354   -17.290  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -17.290  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.939  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -16.528  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -16.528  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -16.263  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -16.263  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -16.065  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -16.065  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.747  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.747  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -15.498  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -15.498  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -15.188  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -15.188  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.974  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.974  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.809  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.808  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -13.099  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -13.098  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.552  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.552  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -12.262  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -12.262  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.898  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.894  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.571  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.571  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -8.162  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -8.162  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -7.495  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -7.495  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -7.188  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -7.188  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.766  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.766  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -6.526  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -6.526  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -6.199  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -6.199  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.913  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.795  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.795  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -5.500  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -5.500  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -5.304  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -5.304  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.867  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.867  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.637  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.637  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -4.299  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -4.299  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.603  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.603  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -3.128  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -3.128  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.728  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.728  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -2.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -2.482  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -2.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -2.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -1.382  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -1.380  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.944  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.944  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   -0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   -0.523  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   -0.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   -0.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.132  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.134  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.451  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.451  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.097  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.098  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.065  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_491_0              -             NAND4_X1  0.000   32.708   4.065  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_491_0              A1 v -> ZN ^  NAND4_X1  1.007   33.715   5.072  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3404A                   -             OAI21_X2  0.000   33.715   5.072  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3404A                   B1 ^ -> ZN v  OAI21_X2  0.379   34.094   5.451  
      TDSP_CORE_INST/MPY_32_INST/p3713A                                 -             AOI22_X1  0.000   34.094   5.451  
      TDSP_CORE_INST/MPY_32_INST/p3713A                                 B1 v -> ZN ^  AOI22_X1  0.852   34.947   6.303  
      TDSP_CORE_INST/MPY_32_INST/Fp3832A                                -             INV_X4    0.000   34.947   6.303  
      TDSP_CORE_INST/MPY_32_INST/Fp3832A                                A ^ -> ZN v   INV_X4    0.338   35.285   6.641  
      TDSP_CORE_INST/EXECUTE_INST/p0136A                                -             AOI22_X1  0.000   35.285   6.641  
      TDSP_CORE_INST/EXECUTE_INST/p0136A                                B1 v -> ZN ^  AOI22_X1  0.647   35.931   7.288  
      TDSP_CORE_INST/EXECUTE_INST/p0059A                                -             INV_X4    0.000   35.931   7.288  
      TDSP_CORE_INST/EXECUTE_INST/p0059A                                A ^ -> ZN v   INV_X4    0.319   36.251   7.607  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]                             -             SDFF_X2   0.000   36.251   7.607  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.644  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.644  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.956  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.956  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    29.097  
      m_clk__I8                              -            BUF_X16  0.000   0.453    29.097  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    29.229  
      m_clk__I7                              -            BUF_X16  0.000   0.585    29.229  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    29.348  
      m_clk__I6                              -            BUF_X16  0.000   0.704    29.348  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    29.468  
      m_clk__I5                              -            BUF_X16  0.000   0.824    29.468  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.582  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.582  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.702  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.702  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.875  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.875  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.980  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.981  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    30.363  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    30.363  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.741  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.742  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    31.121  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    31.121  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    31.520  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    31.521  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.909  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.910  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    32.289  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    32.289  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    32.444  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    32.444  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    32.527  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    32.527  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.643  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.643  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.754  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.756  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.934  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.935  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    33.094  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    33.096  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    33.307  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    33.307  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    33.457  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    33.458  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.646  
      m_clk__L18_I17                         -            INV_X32  0.000   5.002    33.646  
      m_clk__L18_I17                         A ^ -> ZN v  INV_X32  0.117   5.119    33.762  
      m_clk__L19_I28                         -            INV_X32  0.000   5.119    33.762  
      m_clk__L19_I28                         A v -> ZN ^  INV_X32  0.142   5.261    33.905  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[25]  -            SDFF_X2  0.000   5.261    33.905  
      --------------------------------------------------------------------------------------
Path 3: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[30]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.270
- Setup                         1.250
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.620
- Arrival Time                 36.060
= Slack Time                  -28.440
= Slack Time(original)        -30.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.440  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.440  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -28.128  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -28.128  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -27.987  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -27.987  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.855  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.855  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.736  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.736  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.616  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.616  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.502  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.502  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.382  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.382  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -27.208  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -27.208  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -27.100  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -27.100  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.716  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.716  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -26.311  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -26.310  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -25.931  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -25.931  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.531  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.530  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -25.142  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -25.141  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.762  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.762  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.607  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.607  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.498  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.498  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -24.296  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -24.295  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -24.155  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -24.155  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -23.993  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -23.993  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.889  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.889  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.714  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.714  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.568  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.567  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.354  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.353  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -23.252  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -23.252  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -23.107  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -23.107  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.468  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.468  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -20.997  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -20.953  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -19.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -19.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -17.994  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -17.994  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.658  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.658  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -17.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -17.317  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -17.087  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -17.086  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.736  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.736  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -16.325  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -16.324  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -16.059  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -16.059  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.862  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.862  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.543  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.543  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -15.294  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -15.294  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -14.984  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -14.984  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.771  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.771  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.606  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.604  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.895  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.894  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -12.059  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -12.059  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.572  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.571  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.695  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.690  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.368  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.367  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -7.958  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -7.958  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -7.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -7.291  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -6.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -6.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.562  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.562  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -6.322  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -6.322  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -5.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -5.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.709  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.709  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.591  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.591  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -5.296  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -5.296  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -5.100  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -5.100  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.433  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.433  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -4.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -4.095  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.399  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.399  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -2.925  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -2.925  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.524  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.524  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -2.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -2.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -2.046  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -2.046  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -1.178  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -1.177  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.740  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.740  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   -0.319  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   -0.319  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   0.015  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   0.015  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.337  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.655  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.655  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.301  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.302  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   32.708   4.268  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   33.641   5.201  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             -             AND3_X2   0.000   33.641   5.201  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.291   33.932   5.492  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             -             NAND3_X1  0.000   33.932   5.492  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2008_0             A1 v -> ZN ^  NAND3_X1  0.168   34.101   5.660  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             -             INV_X8    0.000   34.101   5.660  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_2009_0             A ^ -> ZN v   INV_X8    0.193   34.293   5.853  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2418A                  -             INV_X32   0.000   34.293   5.853  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2418A                  A v -> ZN ^   INV_X32   0.136   34.430   5.990  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2531A                   -             OAI21_X1  0.000   34.430   5.990  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2531A                   B1 ^ -> ZN v  OAI21_X1  0.122   34.551   6.111  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2012_0                           -             AOI22_X1  0.000   34.551   6.111  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_2012_0                           A1 v -> ZN ^  AOI22_X1  0.336   34.887   6.447  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC504_n_32                         -             BUF_X16   0.000   34.887   6.447  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC504_n_32                         A ^ -> Z ^    BUF_X16   0.338   35.225   6.785  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A783                             -             INV_X8    0.000   35.225   6.785  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A783                             A ^ -> ZN v   INV_X8    0.074   35.299   6.859  
      TDSP_CORE_INST/EXECUTE_INST/n1403D                                -             AOI22_X1  0.000   35.300   6.860  
      TDSP_CORE_INST/EXECUTE_INST/n1403D                                B1 v -> ZN ^  AOI22_X1  0.501   35.800   7.360  
      TDSP_CORE_INST/EXECUTE_INST/n1457D                                -             INV_X8    0.000   35.800   7.360  
      TDSP_CORE_INST/EXECUTE_INST/n1457D                                A ^ -> ZN v   INV_X8    0.260   36.060   7.620  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[30]                             -             SDFF_X2   0.000   36.060   7.620  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.440  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.440  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.752  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.752  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.893  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.893  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    29.025  
      m_clk__I7                              -            BUF_X16  0.000   0.585    29.025  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    29.144  
      m_clk__I6                              -            BUF_X16  0.000   0.704    29.144  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    29.264  
      m_clk__I5                              -            BUF_X16  0.000   0.824    29.264  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.378  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.378  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.498  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.498  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.672  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.672  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.777  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.778  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    30.159  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    30.159  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.538  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.538  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    30.917  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    30.917  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    31.316  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    31.317  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.706  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.706  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    32.085  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    32.085  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    32.240  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    32.240  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.883    32.324  
      m_clk__L11_I1                          -            INV_X32  0.000   3.883    32.324  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.439  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.439  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.550  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.552  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.731  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.731  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.890  
      m_clk__L15_I3                          -            INV_X32  0.002   4.452    32.893  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    33.103  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    33.103  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    33.254  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    33.254  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.442  
      m_clk__L18_I16                         -            INV_X32  0.000   5.002    33.442  
      m_clk__L18_I16                         A ^ -> ZN v  INV_X32  0.121   5.122    33.563  
      m_clk__L19_I26                         -            INV_X32  0.000   5.122    33.563  
      m_clk__L19_I26                         A v -> ZN ^  INV_X32  0.148   5.270    33.710  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[30]  -            SDFF_X2  0.000   5.270    33.710  
      --------------------------------------------------------------------------------------
Path 4: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[28]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.254
- Setup                         1.253
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.601
- Arrival Time                 36.022
= Slack Time                  -28.420
= Slack Time(original)        -30.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.420  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.420  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -28.108  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -28.108  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -27.967  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -27.967  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.836  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.836  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.717  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.717  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.596  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.596  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.482  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.482  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.362  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.362  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -27.189  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -27.189  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -27.081  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -27.080  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.696  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.696  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -26.292  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -26.291  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -25.911  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -25.911  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.512  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.511  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -25.122  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -25.122  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.743  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.742  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.587  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.587  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.478  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.478  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -24.277  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -24.275  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -24.135  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -24.135  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -23.973  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -23.973  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.870  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.869  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.694  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.694  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.548  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.547  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.334  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.334  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -23.233  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -23.233  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -23.087  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -23.087  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.448  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.448  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -20.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -20.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -19.145  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -19.144  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -17.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -17.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -17.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -17.297  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -17.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -17.067  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -16.305  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -16.305  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -16.040  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -16.040  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.842  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.842  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.523  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.523  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -15.274  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -15.274  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -14.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -14.964  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.751  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.751  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.586  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.585  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.875  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.875  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.329  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.329  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -12.039  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -12.039  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.552  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.552  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.675  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.671  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.348  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.347  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -7.939  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -7.939  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -7.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -7.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -6.965  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -6.965  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -6.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -6.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -5.976  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -5.976  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.689  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.689  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.571  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.571  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -5.277  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -5.277  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -5.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -5.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.644  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.644  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.413  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.413  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -4.075  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -4.075  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.379  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.379  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -2.905  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -2.905  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -2.259  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -2.259  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -2.027  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -2.027  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -1.159  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -1.157  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.721  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.720  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   -0.299  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   -0.299  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   0.035  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   0.035  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.356  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.357  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.675  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.675  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.321  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.322  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.288  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   32.708   4.288  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   33.641   5.221  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             -             AND3_X2   0.000   33.641   5.221  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1302_0             A1 v -> ZN v  AND3_X2   0.291   33.932   5.512  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2238A                  -             INV_X1    0.000   33.932   5.512  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2238A                  A v -> ZN ^   INV_X1    0.194   34.126   5.706  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2869A                   -             OAI21_X1  0.000   34.126   5.706  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2869A                   B1 ^ -> ZN v  OAI21_X1  0.198   34.324   5.903  
      TDSP_CORE_INST/MPY_32_INST/p3441A                                 -             AOI22_X1  0.000   34.324   5.903  
      TDSP_CORE_INST/MPY_32_INST/p3441A                                 B1 v -> ZN ^  AOI22_X1  0.613   34.937   6.517  
      TDSP_CORE_INST/MPY_32_INST/Fp3557A                                -             INV_X4    0.000   34.937   6.517  
      TDSP_CORE_INST/MPY_32_INST/Fp3557A                                A ^ -> ZN v   INV_X4    0.207   35.144   6.724  
      TDSP_CORE_INST/EXECUTE_INST/n0855D                                -             AOI22_X1  0.000   35.144   6.724  
      TDSP_CORE_INST/EXECUTE_INST/n0855D                                B1 v -> ZN ^  AOI22_X1  0.622   35.765   7.345  
      TDSP_CORE_INST/EXECUTE_INST/n0909D                                -             INV_X8    0.000   35.765   7.345  
      TDSP_CORE_INST/EXECUTE_INST/n0909D                                A ^ -> ZN v   INV_X8    0.256   36.022   7.601  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[28]                             -             SDFF_X2   0.000   36.022   7.601  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.421  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.421  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.733  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.733  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.874  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.874  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    29.005  
      m_clk__I7                              -            BUF_X16  0.000   0.585    29.005  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    29.124  
      m_clk__I6                              -            BUF_X16  0.000   0.704    29.124  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    29.244  
      m_clk__I5                              -            BUF_X16  0.000   0.824    29.244  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.359  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.359  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.479  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.479  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.652  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.652  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.757  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.758  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    30.139  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    30.139  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.518  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.518  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    30.898  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    30.898  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    31.297  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    31.297  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.686  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.686  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    32.065  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    32.065  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    32.221  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    32.221  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    32.304  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    32.304  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.420  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.420  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.530  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.532  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.711  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.711  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.871  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    32.873  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    33.084  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    33.084  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    33.234  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    33.234  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.422  
      m_clk__L18_I17                         -            INV_X32  0.000   5.002    33.422  
      m_clk__L18_I17                         A ^ -> ZN v  INV_X32  0.117   5.119    33.539  
      m_clk__L19_I27                         -            INV_X32  0.000   5.119    33.539  
      m_clk__L19_I27                         A v -> ZN ^  INV_X32  0.135   5.254    33.674  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[28]  -            SDFF_X2  0.000   5.254    33.674  
      --------------------------------------------------------------------------------------
Path 5: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[29]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.254
- Setup                         1.258
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.596
- Arrival Time                 35.916
= Slack Time                  -28.320
= Slack Time(original)        -30.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.320  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.320  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -28.007  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -28.007  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -27.866  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -27.866  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.735  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.735  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.616  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.616  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.496  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.496  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.381  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.381  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.261  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.261  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -27.088  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -27.088  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -26.980  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -26.979  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.595  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.595  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -26.191  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -26.190  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -25.811  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -25.810  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.411  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.410  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -25.021  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -25.021  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.642  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.642  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.486  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.486  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.378  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.378  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -24.176  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -24.175  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -24.035  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -24.035  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -23.873  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -23.873  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.769  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.768  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.593  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.593  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.447  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.447  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.234  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.233  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -23.132  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -23.132  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -22.986  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -22.986  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.347  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.347  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -20.877  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -20.833  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -19.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -19.044  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -17.874  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -17.873  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.538  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.538  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -17.197  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -17.196  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -16.966  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -16.966  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -16.204  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -16.204  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -15.939  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -15.939  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.741  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.741  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.423  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.423  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -15.174  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -15.174  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -14.864  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -14.864  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.650  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.650  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.485  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.484  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.774  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.228  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.228  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -11.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -11.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.451  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.451  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.574  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.570  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -7.838  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -7.838  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -7.171  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -7.171  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -6.864  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -6.864  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.442  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.442  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -6.202  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -6.202  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -5.875  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -5.875  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.589  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.588  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.471  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.471  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -5.176  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -5.176  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -4.980  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -4.980  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.313  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.313  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -3.975  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -3.975  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -2.804  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -2.804  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.404  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.404  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -2.158  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -2.158  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -1.926  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -1.926  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -1.058  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -1.056  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   -0.199  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   -0.199  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   0.135  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   0.135  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.456  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.775  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.421  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.422  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.389  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   32.708   4.389  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   33.641   5.321  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC556_n_111          -             BUF_X4    0.000   33.641   5.321  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC556_n_111          A v -> Z v    BUF_X4    0.220   33.861   5.541  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1301_0             -             NAND4_X4  0.000   33.861   5.541  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1301_0             A4 v -> ZN ^  NAND4_X4  0.225   34.086   5.766  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2699A                   -             OAI21_X1  0.000   34.086   5.766  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p2699A                   B1 ^ -> ZN v  OAI21_X1  0.213   34.299   5.979  
      TDSP_CORE_INST/MPY_32_INST/p3450A786                              -             AOI22_X1  0.000   34.299   5.979  
      TDSP_CORE_INST/MPY_32_INST/p3450A786                              B1 v -> ZN ^  AOI22_X1  0.548   34.847   6.528  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A785                             -             INV_X4    0.000   34.847   6.528  
      TDSP_CORE_INST/MPY_32_INST/Fp3567A785                             A ^ -> ZN v   INV_X4    0.201   35.048   6.728  
      TDSP_CORE_INST/EXECUTE_INST/n0933D                                -             AOI22_X1  0.000   35.048   6.728  
      TDSP_CORE_INST/EXECUTE_INST/n0933D                                B1 v -> ZN ^  AOI22_X1  0.540   35.588   7.268  
      TDSP_CORE_INST/EXECUTE_INST/n0987D                                -             INV_X4    0.000   35.588   7.268  
      TDSP_CORE_INST/EXECUTE_INST/n0987D                                A ^ -> ZN v   INV_X4    0.328   35.916   7.596  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[29]                             -             SDFF_X2   0.000   35.916   7.596  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.320  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.320  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.632  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.632  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.773  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.773  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    28.905  
      m_clk__I7                              -            BUF_X16  0.000   0.585    28.905  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    29.024  
      m_clk__I6                              -            BUF_X16  0.000   0.704    29.024  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    29.144  
      m_clk__I5                              -            BUF_X16  0.000   0.824    29.144  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.258  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.258  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.378  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.378  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.551  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.551  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.656  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.657  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    30.039  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    30.039  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.417  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.418  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    30.797  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    30.797  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    31.196  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    31.197  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.585  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.586  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    31.965  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    31.965  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    32.120  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    32.120  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    32.203  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    32.203  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.319  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.319  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.430  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.432  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.610  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.611  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.770  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    32.772  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    32.983  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    32.983  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    33.133  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    33.134  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.322  
      m_clk__L18_I17                         -            INV_X32  0.000   5.002    33.322  
      m_clk__L18_I17                         A ^ -> ZN v  INV_X32  0.117   5.119    33.438  
      m_clk__L19_I27                         -            INV_X32  0.000   5.119    33.438  
      m_clk__L19_I27                         A v -> ZN ^  INV_X32  0.135   5.254    33.574  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[29]  -            SDFF_X2  0.000   5.254    33.574  
      --------------------------------------------------------------------------------------
Path 6: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[27]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.261
- Setup                         1.192
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.669
- Arrival Time                 36.117
= Slack Time                  -28.448
= Slack Time(original)        -30.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.448  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.448  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -28.135  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -28.135  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -27.994  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -27.994  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.863  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.863  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.744  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.744  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.624  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.624  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.509  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.509  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.389  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.389  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -27.216  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -27.216  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -27.108  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.341    -27.107  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.723  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.723  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -26.319  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -26.318  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -25.938  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -25.938  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.539  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.538  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -25.149  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -25.149  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.770  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.770  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.614  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.614  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.506  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.506  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -24.304  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -24.302  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -24.162  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -24.162  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -24.000  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -24.000  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.897  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.896  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.721  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.721  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.575  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.574  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.362  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.361  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -23.260  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -23.260  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -23.114  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -23.114  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.475  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.475  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -21.005  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -20.961  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -19.172  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -19.172  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -18.001  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -18.001  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -17.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -17.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.354   -17.094  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -17.094  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.743  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -16.332  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -16.332  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -16.067  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -16.067  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.869  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.869  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.551  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.551  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -15.302  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -15.302  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -14.992  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -14.992  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.778  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.778  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.613  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.903  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.902  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.356  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.356  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -12.066  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -12.066  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.579  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.702  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.698  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.375  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -7.966  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -7.966  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -7.299  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -7.299  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -6.992  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -6.992  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.570  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.570  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -6.330  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -6.330  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -6.003  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -6.003  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -5.304  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -5.304  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -5.107  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -5.107  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.671  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.671  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.440  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.440  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -4.103  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -4.103  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.407  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.406  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -2.932  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -2.932  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.532  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -2.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -2.286  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -2.054  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -2.054  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -1.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -1.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.748  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.748  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   -0.327  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   -0.326  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   0.007  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   0.007  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.328  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.330  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.647  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.647  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.293  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.295  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.261  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_486_0              -             INV_X4    0.000   32.708   4.261  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_486_0              A v -> ZN ^   INV_X4    0.667   33.376   4.928  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_484_0              -             NOR2_X4   0.000   33.376   4.928  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_484_0              A2 ^ -> ZN v  NOR2_X4   0.224   33.600   5.152  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_483_0              -             AND4_X2   0.000   33.600   5.152  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_483_0              A1 v -> ZN v  AND4_X2   0.390   33.990   5.542  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_482_0              -             NAND2_X4  0.000   33.990   5.542  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_482_0              A1 v -> ZN ^  NAND2_X4  0.169   34.159   5.711  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3059A                   -             OAI21_X1  0.000   34.159   5.711  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3059A                   B1 ^ -> ZN v  OAI21_X1  0.177   34.336   5.888  
      TDSP_CORE_INST/MPY_32_INST/p3573A                                 -             AOI22_X1  0.000   34.336   5.888  
      TDSP_CORE_INST/MPY_32_INST/p3573A                                 B1 v -> ZN ^  AOI22_X1  0.514   34.850   6.403  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC492_n_14                         -             BUF_X16   0.000   34.850   6.403  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC492_n_14                         A ^ -> Z ^    BUF_X16   0.374   35.224   6.776  
      TDSP_CORE_INST/MPY_32_INST/Fp3690A                                -             INV_X8    0.000   35.224   6.777  
      TDSP_CORE_INST/MPY_32_INST/Fp3690A                                A ^ -> ZN v   INV_X8    0.091   35.315   6.867  
      TDSP_CORE_INST/EXECUTE_INST/n0385D                                -             AOI22_X1  0.000   35.315   6.867  
      TDSP_CORE_INST/EXECUTE_INST/n0385D                                B1 v -> ZN ^  AOI22_X1  0.411   35.726   7.279  
      TDSP_CORE_INST/EXECUTE_INST/FE_PSC520_n_650                       -             BUF_X16   0.000   35.726   7.279  
      TDSP_CORE_INST/EXECUTE_INST/FE_PSC520_n_650                       A ^ -> Z ^    BUF_X16   0.305   36.031   7.583  
      TDSP_CORE_INST/EXECUTE_INST/n0439D                                -             INV_X8    0.000   36.031   7.583  
      TDSP_CORE_INST/EXECUTE_INST/n0439D                                A ^ -> ZN v   INV_X8    0.086   36.117   7.669  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[27]                             -             SDFF_X2   0.000   36.117   7.669  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.448  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.448  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.760  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.760  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.901  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.901  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    29.032  
      m_clk__I7                              -            BUF_X16  0.000   0.585    29.032  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    29.151  
      m_clk__I6                              -            BUF_X16  0.000   0.704    29.151  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    29.272  
      m_clk__I5                              -            BUF_X16  0.000   0.824    29.272  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.386  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.386  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.506  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.506  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.679  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.679  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.784  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.785  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    30.167  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    30.167  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.545  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.545  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    30.925  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    30.925  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    31.324  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    31.325  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.713  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.713  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    32.093  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    32.093  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    32.248  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    32.248  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    32.331  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    32.331  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.447  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.447  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.558  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.559  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.738  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.738  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.898  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    32.900  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    33.111  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    33.111  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    33.261  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    33.261  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.450  
      m_clk__L18_I17                         -            INV_X32  0.000   5.002    33.450  
      m_clk__L18_I17                         A ^ -> ZN v  INV_X32  0.117   5.119    33.566  
      m_clk__L19_I28                         -            INV_X32  0.000   5.119    33.566  
      m_clk__L19_I28                         A v -> ZN ^  INV_X32  0.142   5.261    33.709  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[27]  -            SDFF_X2  0.000   5.261    33.709  
      --------------------------------------------------------------------------------------
Path 7: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[26]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.261
- Setup                         1.246
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.615
- Arrival Time                 35.928
= Slack Time                  -28.314
= Slack Time(original)        -30.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.314  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.314  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -28.001  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -28.001  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -27.860  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -27.860  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.729  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.729  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.610  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.610  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.490  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.490  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.375  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.375  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.255  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.255  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -27.082  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -27.082  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -26.974  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -26.973  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.589  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.589  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -26.185  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -26.184  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -25.804  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -25.804  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.405  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.404  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -25.015  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -25.015  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.636  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.636  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.480  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.480  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.372  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.372  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -24.170  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -24.168  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -24.028  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -24.028  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -23.866  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -23.866  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.763  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.762  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.587  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.587  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.441  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.440  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.228  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.227  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -23.126  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -23.126  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -22.980  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -22.980  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.341  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.341  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -20.871  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -20.827  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -19.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -19.038  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -17.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -17.867  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.531  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -17.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -17.190  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -16.960  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -16.960  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.609  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.609  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -16.198  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -16.198  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -15.933  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -15.933  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.735  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.735  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.417  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.417  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -15.168  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -15.168  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -14.858  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -14.858  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.644  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.644  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.479  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.478  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.769  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.768  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -11.932  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -11.932  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.445  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.445  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.568  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.564  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.241  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.241  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -7.832  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -7.832  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -7.165  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -7.165  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -6.858  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -6.858  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.436  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.436  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -6.196  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -6.196  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -5.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -5.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.582  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.582  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.465  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.465  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -5.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -5.170  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -4.973  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -4.973  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.537  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.537  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.306  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.306  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -3.969  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -3.969  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.273  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.272  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -2.798  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -2.798  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.398  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -2.152  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -2.152  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -1.920  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -1.920  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -1.052  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -1.050  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.614  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.614  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   -0.193  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   -0.192  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   0.141  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   0.141  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.462  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.464  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.781  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.781  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.427  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.429  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.395  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             -             AND3_X2   0.000   32.708   4.395  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1008_0             A3 v -> ZN v  AND3_X2   0.933   33.641   5.327  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2084A                  -             INV_X2    0.000   33.641   5.327  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp2084A                  A v -> ZN ^   INV_X2    0.219   33.860   5.546  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3240A                   -             OAI21_X1  0.000   33.860   5.546  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3240A                   B1 ^ -> ZN v  OAI21_X1  0.181   34.040   5.727  
      TDSP_CORE_INST/MPY_32_INST/p3572A                                 -             AOI22_X1  0.000   34.041   5.727  
      TDSP_CORE_INST/MPY_32_INST/p3572A                                 B1 v -> ZN ^  AOI22_X1  0.799   34.839   6.525  
      TDSP_CORE_INST/MPY_32_INST/Fp3689A                                -             INV_X8    0.000   34.839   6.526  
      TDSP_CORE_INST/MPY_32_INST/Fp3689A                                A ^ -> ZN v   INV_X8    0.196   35.035   6.721  
      TDSP_CORE_INST/EXECUTE_INST/n0307D                                -             AOI22_X1  0.000   35.035   6.721  
      TDSP_CORE_INST/EXECUTE_INST/n0307D                                B1 v -> ZN ^  AOI22_X1  0.602   35.637   7.324  
      TDSP_CORE_INST/EXECUTE_INST/n0361D                                -             INV_X4    0.000   35.637   7.324  
      TDSP_CORE_INST/EXECUTE_INST/n0361D                                A ^ -> ZN v   INV_X4    0.291   35.928   7.615  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]                             -             SDFF_X2   0.000   35.928   7.615  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.314  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.314  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.626  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.626  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.767  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.767  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    28.898  
      m_clk__I7                              -            BUF_X16  0.000   0.585    28.898  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    29.017  
      m_clk__I6                              -            BUF_X16  0.000   0.704    29.017  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    29.138  
      m_clk__I5                              -            BUF_X16  0.000   0.824    29.138  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.252  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.252  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.372  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.372  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.545  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.545  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.650  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.651  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    30.033  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    30.033  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.411  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.411  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    30.791  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    30.791  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    31.190  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    31.191  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.579  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.579  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    31.959  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    31.959  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    32.114  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    32.114  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    32.197  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    32.197  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.313  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.313  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.424  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.425  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.604  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.604  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.764  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    32.766  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    32.977  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    32.977  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    33.127  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    33.127  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.316  
      m_clk__L18_I17                         -            INV_X32  0.000   5.002    33.316  
      m_clk__L18_I17                         A ^ -> ZN v  INV_X32  0.117   5.119    33.432  
      m_clk__L19_I28                         -            INV_X32  0.000   5.119    33.432  
      m_clk__L19_I28                         A v -> ZN ^  INV_X32  0.142   5.261    33.575  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[26]  -            SDFF_X2  0.000   5.261    33.575  
      --------------------------------------------------------------------------------------
Path 8: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[23]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.254
- Setup                         1.250
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.604
- Arrival Time                 35.706
= Slack Time                  -28.102
= Slack Time(original)        -30.341
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -28.102  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -28.102  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -27.789  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -27.789  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -27.648  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -27.648  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.517  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.517  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.398  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.398  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.278  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.278  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.163  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.163  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -27.043  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -27.043  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -26.870  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -26.870  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -26.762  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -26.761  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.377  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.377  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -25.973  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -25.972  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -25.592  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -25.592  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.193  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.192  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -24.803  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -24.803  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.424  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.424  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.268  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.268  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.160  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.160  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -23.958  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -23.956  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -23.817  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -23.817  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -23.655  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -23.655  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.551  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.550  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.375  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.375  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.229  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.229  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -23.016  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -23.015  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -22.914  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -22.914  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -22.768  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -22.768  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.129  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.129  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -20.659  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -20.615  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -18.826  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -18.826  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -17.655  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -17.655  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -16.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -16.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -16.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -16.748  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -15.986  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -15.986  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -15.721  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -15.721  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.523  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.523  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.205  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.205  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -14.956  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -14.956  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -14.646  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -14.646  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.432  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.432  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.267  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.266  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.557  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.556  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -12.010  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -12.010  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -11.720  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -11.720  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.233  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.233  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.356  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.352  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -8.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -8.029  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -7.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -7.620  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -6.953  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -6.953  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -6.646  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -6.646  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.224  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.224  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -5.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -5.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -5.657  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -5.657  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.370  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.253  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.253  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -4.958  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -4.958  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -4.761  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -4.761  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -4.094  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -4.094  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -3.757  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -3.757  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -3.061  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -3.060  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -2.586  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -2.586  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.186  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -1.940  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -1.940  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -1.708  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -1.708  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -0.840  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -0.838  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.402  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.402  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   0.019  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   0.020  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   0.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   0.353  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.674  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.676  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   0.993  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   0.993  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.639  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.641  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.607  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3803A                   -             NAND2_X1  0.000   32.708   4.607  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3803A                   A2 v -> ZN ^  NAND2_X1  0.698   33.407   5.305  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3767A                   -             OAI21_X1  0.000   33.407   5.305  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3767A                   A ^ -> ZN v   OAI21_X1  0.332   33.739   5.637  
      TDSP_CORE_INST/MPY_32_INST/p3945A                                 -             AOI22_X1  0.000   33.739   5.637  
      TDSP_CORE_INST/MPY_32_INST/p3945A                                 B1 v -> ZN ^  AOI22_X1  0.800   34.538   6.437  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A                                -             INV_X4    0.000   34.538   6.437  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A                                A ^ -> ZN v   INV_X4    0.262   34.800   6.699  
      TDSP_CORE_INST/EXECUTE_INST/p0684A25786                           -             AOI22_X1  0.000   34.800   6.699  
      TDSP_CORE_INST/EXECUTE_INST/p0684A25786                           B1 v -> ZN ^  AOI22_X1  0.618   35.418   7.317  
      TDSP_CORE_INST/EXECUTE_INST/p0606A                                -             INV_X4    0.000   35.418   7.317  
      TDSP_CORE_INST/EXECUTE_INST/p0606A                                A ^ -> ZN v   INV_X4    0.287   35.706   7.604  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]                             -             SDFF_X2   0.000   35.706   7.604  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    28.102  
      m_clk__I10                             -            BUF_X16  0.000   0.000    28.102  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.414  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.414  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.555  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.555  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    28.686  
      m_clk__I7                              -            BUF_X16  0.000   0.585    28.686  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    28.805  
      m_clk__I6                              -            BUF_X16  0.000   0.704    28.805  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    28.926  
      m_clk__I5                              -            BUF_X16  0.000   0.824    28.926  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    29.040  
      m_clk__I4                              -            BUF_X16  0.000   0.938    29.040  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.160  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.160  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.333  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.333  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.438  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.439  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    29.821  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    29.821  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.199  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.199  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    30.579  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    30.579  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    30.978  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    30.979  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.367  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.367  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    31.747  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    31.747  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    31.902  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    31.902  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.883    31.985  
      m_clk__L11_I1                          -            INV_X32  0.000   3.883    31.985  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    32.101  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    32.101  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.212  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.213  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.392  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.392  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.552  
      m_clk__L15_I3                          -            INV_X32  0.002   4.452    32.554  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    32.765  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    32.765  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    32.915  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    32.915  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    33.104  
      m_clk__L18_I17                         -            INV_X32  0.000   5.002    33.104  
      m_clk__L18_I17                         A ^ -> ZN v  INV_X32  0.117   5.119    33.220  
      m_clk__L19_I27                         -            INV_X32  0.000   5.119    33.220  
      m_clk__L19_I27                         A v -> ZN ^  INV_X32  0.135   5.254    33.356  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[23]  -            SDFF_X2  0.000   5.254    33.356  
      --------------------------------------------------------------------------------------
Path 9: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[24]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.261
- Setup                         1.256
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.605
- Arrival Time                 35.597
= Slack Time                  -27.992
= Slack Time(original)        -30.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -27.992  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -27.992  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -27.680  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -27.680  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -27.539  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -27.539  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -27.407  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -27.407  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -27.288  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -27.288  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -27.168  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -27.168  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -27.054  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -27.054  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -26.934  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -26.934  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -26.760  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -26.760  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -26.653  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -26.652  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -26.268  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -26.268  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -25.863  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -25.862  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -25.483  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -25.483  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -25.084  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -25.083  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -24.694  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -24.694  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -24.314  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -24.314  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -24.159  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -24.159  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -24.050  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -24.050  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -23.848  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -23.847  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -23.707  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -23.707  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -23.545  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -23.545  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -23.441  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -23.441  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -23.266  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -23.266  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -23.120  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -23.119  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -22.906  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -22.905  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -22.805  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -22.805  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -22.659  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -22.659  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -22.020  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -22.020  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -20.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -20.505  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -18.717  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -18.716  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -17.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -17.546  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -17.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -17.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -16.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -16.869  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -16.639  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -16.638  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -16.288  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -16.288  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -15.877  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -15.876  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -15.611  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -15.611  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -15.414  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -15.414  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -15.095  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -15.095  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -14.846  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -14.846  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -14.536  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -14.536  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -14.323  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -14.323  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -13.158  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -13.156  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -12.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -12.447  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -11.901  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -11.901  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -11.611  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -11.611  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -11.124  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -11.123  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -10.247  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -10.242  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -7.920  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -7.919  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -7.510  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -7.510  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -6.843  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -6.843  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -6.536  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -6.536  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -6.114  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -6.114  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -5.874  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -5.874  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -5.548  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -5.548  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -5.261  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -5.261  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -5.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -5.143  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -4.848  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -4.848  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -4.652  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -4.652  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -4.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -4.215  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -3.985  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -3.985  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -3.647  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -3.647  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -2.951  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -2.951  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -2.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -2.477  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -2.076  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -2.076  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -1.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -1.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -1.598  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -1.598  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   -0.730  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            -             NOR2_X4   0.002   27.263   -0.729  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1161A            A2 ^ -> ZN v  NOR2_X4   0.437   27.700   -0.292  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            -             NAND3_X1  0.000   27.700   -0.292  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14558            A1 v -> ZN ^  NAND3_X1  0.421   28.121   0.129  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            -             AND3_X2   0.000   28.121   0.129  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1701A            A1 ^ -> ZN ^  AND3_X2   0.334   28.455   0.463  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  -             BUF_X16   0.000   28.455   0.463  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC514_n_1670  A ^ -> Z ^    BUF_X16   0.321   28.776   0.784  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            -             OAI21_X1  0.001   28.777   0.785  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2218A            B1 ^ -> ZN v  OAI21_X1  0.318   29.095   1.103  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            -             OAI21_X2  0.000   29.095   1.103  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p2349A            B1 v -> ZN ^  OAI21_X2  2.646   31.741   3.749  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                -             INV_X4    0.001   31.742   3.750  
      TDSP_CORE_INST/MPY_32_INST/Fp2263A                                A ^ -> ZN v   INV_X4    0.966   32.708   4.716  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_464_0              -             AND3_X2   0.000   32.708   4.716  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_464_0              A1 v -> ZN v  AND3_X2   0.879   33.587   5.595  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1900A                  -             INV_X32   0.000   33.587   5.595  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1900A                  A v -> ZN ^   INV_X32   0.138   33.726   5.734  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3576A                   -             OAI21_X2  0.000   33.726   5.734  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3576A                   B1 ^ -> ZN v  OAI21_X2  0.133   33.859   5.867  
      TDSP_CORE_INST/MPY_32_INST/p3748A                                 -             AOI22_X1  0.000   33.859   5.867  
      TDSP_CORE_INST/MPY_32_INST/p3748A                                 B1 v -> ZN ^  AOI22_X1  0.496   34.354   6.362  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC524_n_19                         -             BUF_X16   0.000   34.354   6.362  
      TDSP_CORE_INST/MPY_32_INST/FE_PSC524_n_19                         A ^ -> Z ^    BUF_X16   0.361   34.715   6.723  
      TDSP_CORE_INST/MPY_32_INST/Fp3865A                                -             INV_X8    0.000   34.715   6.723  
      TDSP_CORE_INST/MPY_32_INST/Fp3865A                                A ^ -> ZN v   INV_X8    0.086   34.802   6.810  
      TDSP_CORE_INST/EXECUTE_INST/p0215A                                -             AOI22_X1  0.000   34.802   6.810  
      TDSP_CORE_INST/EXECUTE_INST/p0215A                                B1 v -> ZN ^  AOI22_X1  0.527   35.329   7.337  
      TDSP_CORE_INST/EXECUTE_INST/p0137A                                -             INV_X8    0.000   35.329   7.337  
      TDSP_CORE_INST/EXECUTE_INST/p0137A                                A ^ -> ZN v   INV_X8    0.268   35.597   7.605  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]                             -             SDFF_X2   0.000   35.597   7.605  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    27.992  
      m_clk__I10                             -            BUF_X16  0.000   0.000    27.992  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    28.304  
      m_clk__I9                              -            BUF_X16  0.000   0.312    28.304  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    28.445  
      m_clk__I8                              -            BUF_X16  0.000   0.453    28.445  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    28.577  
      m_clk__I7                              -            BUF_X16  0.000   0.585    28.577  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    28.696  
      m_clk__I6                              -            BUF_X16  0.000   0.704    28.696  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    28.816  
      m_clk__I5                              -            BUF_X16  0.000   0.824    28.816  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    28.930  
      m_clk__I4                              -            BUF_X16  0.000   0.938    28.930  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    29.050  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    29.050  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    29.224  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    29.224  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    29.329  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    29.330  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    29.711  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    29.711  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    30.090  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    30.090  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    30.469  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    30.469  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    30.869  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    30.869  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    31.258  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    31.258  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    31.637  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    31.637  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    31.793  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    31.793  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    31.876  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    31.876  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    31.991  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    31.991  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    32.102  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    32.104  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    32.283  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    32.283  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    32.442  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    32.445  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    32.655  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    32.655  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    32.806  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    32.806  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    32.994  
      m_clk__L18_I17                         -            INV_X32  0.000   5.002    32.994  
      m_clk__L18_I17                         A ^ -> ZN v  INV_X32  0.117   5.119    33.111  
      m_clk__L19_I28                         -            INV_X32  0.000   5.119    33.111  
      m_clk__L19_I28                         A v -> ZN ^  INV_X32  0.142   5.261    33.253  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[24]  -            SDFF_X2  0.000   5.261    33.253  
      --------------------------------------------------------------------------------------
Path 10: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[20]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.270
- Setup                         1.249
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.621
- Arrival Time                 34.574
= Slack Time                  -26.953
= Slack Time(original)        -29.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -26.953  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -26.953  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -26.640  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -26.640  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -26.499  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -26.499  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -26.368  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -26.368  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -26.249  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -26.249  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -26.129  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -26.129  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -26.014  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -26.014  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -25.894  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -25.894  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -25.721  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -25.721  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -25.613  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.341    -25.612  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -25.228  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -25.228  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -24.824  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -24.823  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -24.443  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -24.443  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -24.044  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -24.043  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -23.654  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -23.654  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -23.275  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -23.275  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -23.119  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -23.119  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -23.011  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -23.011  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -22.809  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -22.807  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -22.667  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -22.667  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -22.505  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -22.505  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -22.402  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -22.401  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -22.226  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -22.226  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -22.080  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -22.079  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -21.867  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -21.866  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -21.765  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -21.765  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -21.619  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -21.619  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -20.980  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -20.980  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -19.510  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -19.466  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -17.677  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -17.677  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -16.506  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -16.506  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -16.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -16.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -15.829  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -15.829  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.354   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -15.599  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -15.248  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -15.248  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -14.837  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -14.837  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -14.572  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -14.572  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -14.374  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -14.374  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -14.056  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -14.056  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -13.807  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -13.807  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -13.497  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -13.497  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -13.283  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -13.283  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -12.118  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -12.117  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -11.408  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -11.407  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -10.861  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -10.861  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -10.571  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -10.571  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -10.084  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -10.084  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -9.207  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -9.203  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -6.880  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -6.880  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -6.471  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -6.471  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -5.804  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -5.804  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -5.497  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -5.497  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -5.075  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -5.075  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -4.835  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -4.835  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -4.508  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -4.508  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -4.221  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -4.221  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -4.104  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -4.104  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -3.809  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -3.809  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -3.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -3.612  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -3.176  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -3.176  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -2.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -2.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -2.608  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -2.608  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -1.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -1.911  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -1.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -1.437  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -1.037  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -1.037  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -0.791  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -0.791  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -0.559  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -0.559  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   0.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   27.263   0.311  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.614   27.878   0.925  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1355A            -             NAND2_X1  0.000   27.878   0.925  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1355A            A1 v -> ZN ^  NAND2_X1  0.511   28.389   1.436  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   28.389   1.436  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            A ^ -> ZN v   OAI21_X2  0.647   29.036   2.083  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   29.038   2.085  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A v -> ZN ^   INV_X4    0.565   29.603   2.650  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   29.603   2.650  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A ^ -> ZN v   INV_X4    0.236   29.839   2.886  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   29.839   2.886  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 v -> ZN ^  NOR2_X2   1.045   30.884   3.931  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              -             INV_X8    0.000   30.884   3.931  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              A ^ -> ZN v   INV_X8    0.424   31.308   4.356  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_443_0              -             NOR3_X1   0.000   31.308   4.356  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_443_0              A2 v -> ZN ^  NOR3_X1   0.764   32.072   5.120  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1562A                  -             INV_X2    0.000   32.072   5.120  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1562A                  A ^ -> ZN v   INV_X2    0.289   32.361   5.409  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4345A                   -             NAND2_X1  0.000   32.361   5.409  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4345A                   A1 v -> ZN ^  NAND2_X1  0.318   32.679   5.726  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4286A                   -             OAI21_X1  0.000   32.679   5.726  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4286A                   A ^ -> ZN v   OAI21_X1  0.215   32.895   5.942  
      TDSP_CORE_INST/MPY_32_INST/p4235A                                 -             AOI22_X1  0.000   32.895   5.942  
      TDSP_CORE_INST/MPY_32_INST/p4235A                                 B1 v -> ZN ^  AOI22_X1  0.576   33.471   6.518  
      TDSP_CORE_INST/MPY_32_INST/Fp4351A                                -             INV_X8    0.000   33.471   6.518  
      TDSP_CORE_INST/MPY_32_INST/Fp4351A                                A ^ -> ZN v   INV_X8    0.223   33.694   6.741  
      TDSP_CORE_INST/EXECUTE_INST/p1310A                                -             AOI22_X1  0.000   33.694   6.741  
      TDSP_CORE_INST/EXECUTE_INST/p1310A                                B1 v -> ZN ^  AOI22_X1  0.566   34.260   7.308  
      TDSP_CORE_INST/EXECUTE_INST/p1232A                                -             INV_X4    0.000   34.260   7.308  
      TDSP_CORE_INST/EXECUTE_INST/p1232A                                A ^ -> ZN v   INV_X4    0.313   34.574   7.621  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]                             -             SDFF_X2   0.000   34.574   7.621  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    26.953  
      m_clk__I10                             -            BUF_X16  0.000   0.000    26.953  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    27.265  
      m_clk__I9                              -            BUF_X16  0.000   0.312    27.265  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    27.406  
      m_clk__I8                              -            BUF_X16  0.000   0.453    27.406  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    27.537  
      m_clk__I7                              -            BUF_X16  0.000   0.585    27.537  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    27.656  
      m_clk__I6                              -            BUF_X16  0.000   0.704    27.656  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    27.777  
      m_clk__I5                              -            BUF_X16  0.000   0.824    27.777  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    27.891  
      m_clk__I4                              -            BUF_X16  0.000   0.938    27.891  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    28.011  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    28.011  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    28.184  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    28.184  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    28.289  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    28.290  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    28.672  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    28.672  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    29.050  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    29.050  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    29.430  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    29.430  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    29.829  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    29.829  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    30.218  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    30.218  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    30.598  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    30.598  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    30.753  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    30.753  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    30.836  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    30.836  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    30.952  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    30.952  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    31.063  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    31.064  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    31.243  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    31.243  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    31.403  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    31.405  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    31.616  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    31.616  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    31.766  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    31.766  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    31.955  
      m_clk__L18_I16                         -            INV_X32  0.000   5.002    31.955  
      m_clk__L18_I16                         A ^ -> ZN v  INV_X32  0.121   5.122    32.075  
      m_clk__L19_I26                         -            INV_X32  0.000   5.122    32.075  
      m_clk__L19_I26                         A v -> ZN ^  INV_X32  0.148   5.270    32.223  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[20]  -            SDFF_X2  0.000   5.270    32.223  
      --------------------------------------------------------------------------------------
Path 11: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[22]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.270
- Setup                         1.246
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.624
- Arrival Time                 34.620
= Slack Time                  -26.996
= Slack Time(original)        -29.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -26.996  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -26.996  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -26.683  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -26.683  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -26.542  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -26.542  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -26.411  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -26.411  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -26.292  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -26.292  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -26.172  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -26.172  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -26.057  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -26.057  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -25.937  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -25.937  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -25.764  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -25.764  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -25.656  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.341    -25.655  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -25.271  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -25.271  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -24.867  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -24.866  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -24.487  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -24.486  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -24.087  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -24.086  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -23.697  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -23.697  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -23.318  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -23.318  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -23.162  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -23.162  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -23.054  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -23.054  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -22.852  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -22.850  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -22.711  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -22.711  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -22.549  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -22.549  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -22.445  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -22.444  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -22.269  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -22.269  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -22.123  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -22.123  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -21.910  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -21.909  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -21.808  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -21.808  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -21.662  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -21.662  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -21.023  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -21.023  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -19.553  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -19.509  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -17.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -17.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -16.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -16.549  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -16.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -16.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -15.873  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -15.872  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.354   -15.642  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -15.642  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -15.291  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -15.291  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -14.880  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -14.880  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -14.615  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -14.615  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -14.417  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -14.417  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -14.099  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -14.099  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -13.850  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -13.850  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -13.540  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -13.540  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -13.326  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -13.326  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -12.161  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -12.160  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -11.451  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -11.450  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -10.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -10.904  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -10.614  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -10.614  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -10.127  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -10.127  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -9.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -9.246  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -6.923  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -6.923  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -6.514  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -6.514  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -5.847  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -5.847  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -5.540  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -5.540  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -5.118  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -5.118  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -4.878  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -4.878  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -4.551  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -4.551  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -4.265  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -4.264  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -4.147  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -4.147  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -3.852  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -3.852  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -3.656  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -3.656  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -3.219  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -3.219  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -2.989  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -2.989  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -2.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -2.651  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -1.955  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -1.955  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -1.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -1.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -1.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -1.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -0.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -0.834  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -0.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -0.602  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   0.266  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   27.263   0.268  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.614   27.878   0.882  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   27.878   0.882  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.173   30.051   3.055  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   30.053   3.057  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.705   30.758   3.762  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   30.758   3.762  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.799   31.557   4.561  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   31.557   4.561  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.464   32.021   5.025  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_455_0              -             AND3_X2   0.000   32.021   5.025  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_455_0              A2 v -> ZN v  AND3_X2   0.456   32.477   5.481  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1746A                  -             INV_X2    0.000   32.477   5.481  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1746A                  A v -> ZN ^   INV_X2    0.181   32.657   5.662  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3945A                   -             OAI21_X2  0.000   32.657   5.662  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p3945A                   B1 ^ -> ZN v  OAI21_X2  0.194   32.851   5.856  
      TDSP_CORE_INST/MPY_32_INST/p3943A                                 -             AOI22_X1  0.000   32.851   5.856  
      TDSP_CORE_INST/MPY_32_INST/p3943A                                 B1 v -> ZN ^  AOI22_X1  0.579   33.431   6.435  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A787                             -             INV_X2    0.000   33.431   6.435  
      TDSP_CORE_INST/MPY_32_INST/Fp4062A787                             A ^ -> ZN v   INV_X2    0.311   33.742   6.746  
      TDSP_CORE_INST/EXECUTE_INST/p0762A                                -             AOI22_X1  0.000   33.742   6.746  
      TDSP_CORE_INST/EXECUTE_INST/p0762A                                B1 v -> ZN ^  AOI22_X1  0.581   34.323   7.327  
      TDSP_CORE_INST/EXECUTE_INST/p0684A                                -             INV_X2    0.000   34.323   7.327  
      TDSP_CORE_INST/EXECUTE_INST/p0684A                                A ^ -> ZN v   INV_X2    0.297   34.620   7.624  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[22]                             -             SDFF_X2   0.000   34.620   7.624  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    26.996  
      m_clk__I10                             -            BUF_X16  0.000   0.000    26.996  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    27.308  
      m_clk__I9                              -            BUF_X16  0.000   0.312    27.308  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    27.449  
      m_clk__I8                              -            BUF_X16  0.000   0.453    27.449  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    27.581  
      m_clk__I7                              -            BUF_X16  0.000   0.585    27.581  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    27.700  
      m_clk__I6                              -            BUF_X16  0.000   0.704    27.700  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    27.820  
      m_clk__I5                              -            BUF_X16  0.000   0.824    27.820  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    27.934  
      m_clk__I4                              -            BUF_X16  0.000   0.938    27.934  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    28.054  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    28.054  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    28.227  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    28.227  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    28.332  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    28.333  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    28.715  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    28.715  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    29.093  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    29.094  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    29.473  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    29.473  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    29.872  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    29.873  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    30.261  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    30.261  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    30.641  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    30.641  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    30.796  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    30.796  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    30.879  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    30.879  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    30.995  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    30.995  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    31.106  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    31.108  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    31.286  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    31.286  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    31.446  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    31.448  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    31.659  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    31.659  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    31.809  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    31.810  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    31.998  
      m_clk__L18_I16                         -            INV_X32  0.000   5.002    31.998  
      m_clk__L18_I16                         A ^ -> ZN v  INV_X32  0.121   5.123    32.118  
      m_clk__L19_I26                         -            INV_X32  0.000   5.123    32.118  
      m_clk__L19_I26                         A v -> ZN ^  INV_X32  0.148   5.270    32.266  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[22]  -            SDFF_X2  0.000   5.270    32.266  
      --------------------------------------------------------------------------------------
Path 12: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[21]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.270
- Setup                         1.249
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.622
- Arrival Time                 34.366
= Slack Time                  -26.745
= Slack Time(original)        -29.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -26.745  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -26.745  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -26.433  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -26.433  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -26.292  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -26.292  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -26.160  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -26.160  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -26.041  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -26.041  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -25.921  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -25.921  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -25.807  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -25.807  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -25.687  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -25.687  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -25.513  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -25.513  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -25.405  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.341    -25.404  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -25.020  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -25.020  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -24.616  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -24.615  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -24.236  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -24.235  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -23.836  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -23.835  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -23.447  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -23.446  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -23.067  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -23.067  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -22.912  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -22.911  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -22.803  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -22.803  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -22.601  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -22.600  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -22.460  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -22.460  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -22.298  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -22.298  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -22.194  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -22.194  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -22.018  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -22.018  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -21.872  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -21.872  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -21.659  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -21.658  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -21.557  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -21.557  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -21.411  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -21.411  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -20.772  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -20.772  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -19.302  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -19.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -17.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -17.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -16.299  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -16.299  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -15.963  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -15.963  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -15.622  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -15.622  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.354   -15.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -15.391  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -15.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -15.041  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -14.630  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -14.629  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -14.364  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -14.364  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -14.167  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -14.166  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -13.848  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -13.848  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -13.599  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -13.599  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -13.289  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -13.289  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -13.076  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -13.076  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -11.911  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -11.909  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -11.200  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -11.199  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -10.654  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -10.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -10.364  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -10.364  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -9.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -9.876  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -9.000  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -8.995  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -6.673  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -6.672  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -6.263  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -6.263  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -5.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -5.596  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -5.289  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -5.289  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -4.867  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -4.867  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -4.627  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -4.627  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -4.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -4.300  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -4.014  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -4.014  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -3.896  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -3.896  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -3.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -3.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -3.405  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -3.405  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -2.968  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -2.968  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -2.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -2.738  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -2.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -2.400  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -1.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -1.704  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -1.230  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -1.230  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -0.829  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -0.829  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -0.584  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -0.584  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -0.351  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -0.351  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   0.517  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   27.263   0.518  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.614   27.878   1.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   27.878   1.133  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.173   30.051   3.306  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   30.053   3.308  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.705   30.758   4.013  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   30.758   4.013  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.799   31.557   4.812  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   31.557   4.812  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.464   32.021   5.276  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_458_0              -             NAND3_X1  0.000   32.021   5.276  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_458_0              A2 v -> ZN ^  NAND3_X1  0.462   32.482   5.737  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4114A                   -             OAI21_X2  0.000   32.482   5.737  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4114A                   B1 ^ -> ZN v  OAI21_X2  0.241   32.723   5.978  
      TDSP_CORE_INST/MPY_32_INST/p4131A                                 -             AOI22_X1  0.000   32.723   5.978  
      TDSP_CORE_INST/MPY_32_INST/p4131A                                 B1 v -> ZN ^  AOI22_X1  0.548   33.271   6.526  
      TDSP_CORE_INST/MPY_32_INST/Fp4248A                                -             INV_X4    0.000   33.271   6.526  
      TDSP_CORE_INST/MPY_32_INST/Fp4248A                                A ^ -> ZN v   INV_X4    0.243   33.513   6.768  
      TDSP_CORE_INST/EXECUTE_INST/p1208A                                -             AOI22_X1  0.000   33.513   6.768  
      TDSP_CORE_INST/EXECUTE_INST/p1208A                                B1 v -> ZN ^  AOI22_X1  0.541   34.054   7.309  
      TDSP_CORE_INST/EXECUTE_INST/p1130A                                -             INV_X4    0.000   34.054   7.309  
      TDSP_CORE_INST/EXECUTE_INST/p1130A                                A ^ -> ZN v   INV_X4    0.312   34.366   7.621  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]                             -             SDFF_X2   0.000   34.367   7.622  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    26.745  
      m_clk__I10                             -            BUF_X16  0.000   0.000    26.745  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    27.057  
      m_clk__I9                              -            BUF_X16  0.000   0.312    27.057  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    27.198  
      m_clk__I8                              -            BUF_X16  0.000   0.453    27.198  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    27.330  
      m_clk__I7                              -            BUF_X16  0.000   0.585    27.330  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    27.449  
      m_clk__I6                              -            BUF_X16  0.000   0.704    27.449  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    27.569  
      m_clk__I5                              -            BUF_X16  0.000   0.824    27.569  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    27.683  
      m_clk__I4                              -            BUF_X16  0.000   0.938    27.683  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    27.803  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    27.803  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    27.977  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    27.977  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    28.082  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    28.083  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    28.464  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    28.464  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    28.842  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    28.843  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    29.222  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    29.222  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    29.621  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    29.622  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    30.010  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    30.011  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    30.390  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    30.390  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    30.545  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    30.545  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    30.628  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    30.628  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    30.744  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    30.744  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    30.855  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    30.857  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    31.036  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    31.036  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    31.195  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    31.197  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    31.408  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    31.408  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    31.559  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    31.559  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    31.747  
      m_clk__L18_I16                         -            INV_X32  0.000   5.002    31.747  
      m_clk__L18_I16                         A ^ -> ZN v  INV_X32  0.121   5.122    31.867  
      m_clk__L19_I26                         -            INV_X32  0.000   5.122    31.867  
      m_clk__L19_I26                         A v -> ZN ^  INV_X32  0.148   5.270    32.015  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[21]  -            SDFF_X2  0.000   5.270    32.015  
      --------------------------------------------------------------------------------------
Path 13: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[19]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.259
- Setup                         1.253
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.606
- Arrival Time                 34.311
= Slack Time                  -26.705
= Slack Time(original)        -28.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -26.705  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -26.705  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -26.392  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -26.392  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -26.251  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -26.251  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -26.120  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -26.120  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -26.001  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -26.001  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -25.881  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -25.881  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -25.766  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -25.766  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -25.646  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -25.646  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -25.473  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -25.473  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -25.365  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -25.364  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -24.980  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -24.980  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -24.576  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -24.575  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -24.195  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -24.195  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -23.796  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -23.795  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -23.406  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -23.406  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -23.027  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -23.027  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -22.871  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -22.871  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -22.763  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -22.763  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -22.561  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -22.559  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -22.420  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -22.420  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -22.257  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -22.257  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -22.154  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -22.153  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -21.978  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -21.978  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -21.832  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -21.832  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -21.619  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -21.618  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -21.517  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -21.517  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -21.371  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -21.371  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -20.732  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -20.732  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -19.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -19.218  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -17.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -17.429  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -16.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -16.258  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -15.922  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -15.922  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -15.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -15.581  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -15.351  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -15.351  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -15.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -15.000  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -14.589  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -14.589  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -14.324  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -14.324  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -14.126  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -14.126  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -13.808  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -13.808  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -13.559  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -13.559  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -13.249  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -13.249  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -13.035  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -13.035  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -11.870  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -11.869  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -11.160  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -11.159  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -10.613  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -10.613  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -10.323  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -10.323  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -9.836  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -9.836  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -8.959  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -8.955  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -6.632  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -6.632  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -6.223  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -6.223  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -5.556  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -5.556  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -5.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -5.249  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -4.827  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -4.827  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -4.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -4.587  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -4.260  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -4.260  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -3.973  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -3.973  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -3.856  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -3.856  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -3.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -3.561  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -3.364  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -3.364  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -2.928  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -2.928  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -2.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -2.697  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -2.360  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -2.360  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -1.664  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -1.663  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -1.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -1.189  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -0.789  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -0.789  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -0.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -0.543  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -0.311  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -0.311  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   0.557  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   27.263   0.559  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.614   27.878   1.173  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   27.878   1.173  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.173   30.051   3.346  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   30.053   3.348  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.705   30.758   4.053  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   30.758   4.053  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.799   31.557   4.852  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   31.557   4.852  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.464   32.021   5.316  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_446_0              -             NAND2_X1  0.000   32.021   5.316  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_446_0              A2 v -> ZN ^  NAND2_X1  0.445   32.465   5.761  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4476A                   -             OAI21_X1  0.000   32.465   5.761  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4476A                   B1 ^ -> ZN v  OAI21_X1  0.230   32.695   5.990  
      TDSP_CORE_INST/MPY_32_INST/p4432A                                 -             AOI22_X1  0.000   32.695   5.990  
      TDSP_CORE_INST/MPY_32_INST/p4432A                                 B1 v -> ZN ^  AOI22_X1  0.567   33.262   6.557  
      TDSP_CORE_INST/MPY_32_INST/Fp4548A                                -             INV_X2    0.000   33.262   6.557  
      TDSP_CORE_INST/MPY_32_INST/Fp4548A                                A ^ -> ZN v   INV_X2    0.213   33.475   6.770  
      TDSP_CORE_INST/EXECUTE_INST/p1720A                                -             AOI22_X1  0.000   33.475   6.770  
      TDSP_CORE_INST/EXECUTE_INST/p1720A                                B1 v -> ZN ^  AOI22_X1  0.524   33.999   7.294  
      TDSP_CORE_INST/EXECUTE_INST/p1642A                                -             INV_X4    0.000   33.999   7.294  
      TDSP_CORE_INST/EXECUTE_INST/p1642A                                A ^ -> ZN v   INV_X4    0.312   34.311   7.606  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]                             -             SDFF_X2   0.000   34.311   7.606  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    26.705  
      m_clk__I10                             -            BUF_X16  0.000   0.000    26.705  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    27.017  
      m_clk__I9                              -            BUF_X16  0.000   0.312    27.017  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    27.158  
      m_clk__I8                              -            BUF_X16  0.000   0.453    27.158  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    27.289  
      m_clk__I7                              -            BUF_X16  0.000   0.585    27.289  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    27.408  
      m_clk__I6                              -            BUF_X16  0.000   0.704    27.408  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    27.529  
      m_clk__I5                              -            BUF_X16  0.000   0.824    27.529  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    27.643  
      m_clk__I4                              -            BUF_X16  0.000   0.938    27.643  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    27.763  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    27.763  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    27.936  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    27.936  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    28.041  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    28.042  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    28.424  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    28.424  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    28.802  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    28.802  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    29.182  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    29.182  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    29.581  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    29.582  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    29.970  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    29.970  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    30.350  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    30.350  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    30.505  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    30.505  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    30.588  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    30.588  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    30.704  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    30.704  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    30.815  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    30.817  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    30.995  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    30.995  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    31.155  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    31.157  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    31.368  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    31.368  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    31.518  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    31.519  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    31.707  
      m_clk__L18_I16                         -            INV_X32  0.000   5.002    31.707  
      m_clk__L18_I16                         A ^ -> ZN v  INV_X32  0.121   5.123    31.827  
      m_clk__L19_I25                         -            INV_X32  0.000   5.123    31.827  
      m_clk__L19_I25                         A v -> ZN ^  INV_X32  0.137   5.259    31.964  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[19]  -            SDFF_X2  0.000   5.259    31.964  
      --------------------------------------------------------------------------------------
Path 14: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[18]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.259
- Setup                         1.252
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.607
- Arrival Time                 34.302
= Slack Time                  -26.694
= Slack Time(original)        -28.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -26.694  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -26.694  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -26.382  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -26.382  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -26.241  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -26.241  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -26.109  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -26.109  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -25.990  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -25.990  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -25.870  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -25.870  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -25.756  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -25.756  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -25.636  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -25.636  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -25.463  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -25.462  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -25.355  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.340    -25.354  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -24.970  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -24.970  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -24.566  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -24.565  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -24.185  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -24.185  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -23.786  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -23.785  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -23.396  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -23.396  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -23.016  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -23.016  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -22.861  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -22.861  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -22.752  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -22.752  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -22.550  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -22.549  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -22.409  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -22.409  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -22.247  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -22.247  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -22.144  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -22.143  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -21.968  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -21.968  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -21.822  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -21.821  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -21.608  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -21.608  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -21.507  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -21.507  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -21.361  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -21.361  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -20.722  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -20.722  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -19.252  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -19.207  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -17.419  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -17.418  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -16.248  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -16.248  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -15.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -15.912  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -15.571  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -15.571  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.353   -15.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -15.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -14.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -14.990  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -14.579  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -14.579  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -14.314  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -14.314  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -14.116  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -14.116  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -13.797  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -13.797  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -13.548  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -13.548  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -13.238  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -13.238  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -13.025  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -13.025  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -11.860  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -11.858  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -11.149  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -11.149  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -10.603  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -10.603  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -10.313  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -10.313  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -9.826  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -9.826  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -8.949  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -8.945  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -6.622  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -6.621  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -6.213  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -6.213  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -5.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -5.546  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -5.239  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -5.239  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -4.817  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -4.817  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -4.577  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -4.577  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -4.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -4.250  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -3.963  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -3.963  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -3.845  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -3.845  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -3.551  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -3.551  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -3.354  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -3.354  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -2.918  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -2.917  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -2.687  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -2.687  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -2.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -2.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -1.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -1.653  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -1.179  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -1.179  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -0.778  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -0.778  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   -0.533  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   -0.533  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   -0.301  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   -0.301  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   0.568  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   27.263   0.569  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.614   27.878   1.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   27.878   1.184  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.173   30.051   3.356  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   30.053   3.359  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.705   30.758   4.063  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               -             INV_X4    0.000   30.758   4.063  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1229A228               A v -> ZN ^   INV_X4    0.799   31.557   4.862  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             -             NOR2_X2   0.000   31.557   4.862  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_1953_0             A2 ^ -> ZN v  NOR2_X2   0.464   32.021   5.326  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              -             INV_X8    0.000   32.021   5.326  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_RC_444_0              A v -> ZN ^   INV_X8    0.399   32.419   5.725  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4656A                   -             OAI21_X1  0.000   32.419   5.725  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4656A                   B1 ^ -> ZN v  OAI21_X1  0.216   32.635   5.941  
      TDSP_CORE_INST/MPY_32_INST/p4615A                                 -             AOI22_X1  0.000   32.635   5.941  
      TDSP_CORE_INST/MPY_32_INST/p4615A                                 B1 v -> ZN ^  AOI22_X1  0.572   33.208   6.514  
      TDSP_CORE_INST/MPY_32_INST/Fp4731A                                -             INV_X2    0.000   33.208   6.514  
      TDSP_CORE_INST/MPY_32_INST/Fp4731A                                A ^ -> ZN v   INV_X2    0.241   33.449   6.755  
      TDSP_CORE_INST/EXECUTE_INST/p1857A                                -             AOI22_X1  0.000   33.449   6.755  
      TDSP_CORE_INST/EXECUTE_INST/p1857A                                B1 v -> ZN ^  AOI22_X1  0.555   34.004   7.310  
      TDSP_CORE_INST/EXECUTE_INST/p1780A                                -             INV_X4    0.000   34.004   7.310  
      TDSP_CORE_INST/EXECUTE_INST/p1780A                                A ^ -> ZN v   INV_X4    0.298   34.302   7.607  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]                             -             SDFF_X2   0.000   34.302   7.607  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    26.694  
      m_clk__I10                             -            BUF_X16  0.000   0.000    26.694  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    27.007  
      m_clk__I9                              -            BUF_X16  0.000   0.312    27.007  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    27.148  
      m_clk__I8                              -            BUF_X16  0.000   0.453    27.148  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    27.279  
      m_clk__I7                              -            BUF_X16  0.000   0.585    27.279  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    27.398  
      m_clk__I6                              -            BUF_X16  0.000   0.704    27.398  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    27.518  
      m_clk__I5                              -            BUF_X16  0.000   0.824    27.518  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    27.633  
      m_clk__I4                              -            BUF_X16  0.000   0.938    27.633  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    27.753  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    27.753  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    27.926  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    27.926  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    28.031  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    28.032  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    28.413  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    28.413  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    28.792  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    28.792  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    29.172  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    29.172  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    29.571  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    29.571  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    29.960  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    29.960  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    30.339  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    30.339  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    30.495  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    30.495  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    30.578  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    30.578  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    30.694  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    30.694  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    30.804  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    30.806  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    30.985  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    30.985  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    31.145  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    31.147  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    31.358  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    31.358  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    31.508  
      m_clk__L17_I10                         -            INV_X32  0.000   4.814    31.508  
      m_clk__L17_I10                         A v -> ZN ^  INV_X32  0.188   5.002    31.696  
      m_clk__L18_I16                         -            INV_X32  0.000   5.002    31.696  
      m_clk__L18_I16                         A ^ -> ZN v  INV_X32  0.121   5.123    31.817  
      m_clk__L19_I25                         -            INV_X32  0.000   5.123    31.817  
      m_clk__L19_I25                         A v -> ZN ^  INV_X32  0.137   5.259    31.954  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[18]  -            SDFF_X2  0.000   5.259    31.954  
      --------------------------------------------------------------------------------------
Path 15: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[17]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.148
- Setup                         1.265
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.483
- Arrival Time                 33.539
= Slack Time                  -26.056
= Slack Time(original)        -28.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -------------------------------------------------------------------------------------------------------------------
      Instance                                                          Arc           Cell      Retime  Arrival  Required  
                                                                                                Delay   Time     Time  
      -------------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                   Z ^           -         -       0.000    -26.056  
      m_clk__I10                                                        -             BUF_X16   0.000   0.000    -26.056  
      m_clk__I10                                                        A ^ -> Z ^    BUF_X16   0.312   0.312    -25.744  
      m_clk__I9                                                         -             BUF_X16   0.000   0.312    -25.744  
      m_clk__I9                                                         A ^ -> Z ^    BUF_X16   0.141   0.453    -25.603  
      m_clk__I8                                                         -             BUF_X16   0.000   0.453    -25.603  
      m_clk__I8                                                         A ^ -> Z ^    BUF_X16   0.132   0.585    -25.471  
      m_clk__I7                                                         -             BUF_X16   0.000   0.585    -25.471  
      m_clk__I7                                                         A ^ -> Z ^    BUF_X16   0.119   0.704    -25.352  
      m_clk__I6                                                         -             BUF_X16   0.000   0.704    -25.352  
      m_clk__I6                                                         A ^ -> Z ^    BUF_X16   0.120   0.824    -25.232  
      m_clk__I5                                                         -             BUF_X16   0.000   0.824    -25.232  
      m_clk__I5                                                         A ^ -> Z ^    BUF_X16   0.114   0.938    -25.118  
      m_clk__I4                                                         -             BUF_X16   0.000   0.938    -25.118  
      m_clk__I4                                                         A ^ -> Z ^    BUF_X16   0.120   1.058    -24.998  
      m_clk__L1_I1                                                      -             BUF_X16   0.000   1.058    -24.998  
      m_clk__L1_I1                                                      A ^ -> Z ^    BUF_X16   0.173   1.232    -24.824  
      m_clk__L2_I1                                                      -             INV_X32   0.000   1.232    -24.824  
      m_clk__L2_I1                                                      A ^ -> ZN v   INV_X32   0.108   1.340    -24.716  
      m_clk__L3_I1                                                      -             BUF_X32   0.001   1.341    -24.715  
      m_clk__L3_I1                                                      A v -> Z v    BUF_X32   0.384   1.725    -24.331  
      m_clk__L4_I0                                                      -             BUF_X32   0.000   1.725    -24.331  
      m_clk__L4_I0                                                      A v -> Z v    BUF_X32   0.404   2.129    -23.927  
      m_clk__L5_I0                                                      -             BUF_X32   0.001   2.130    -23.926  
      m_clk__L5_I0                                                      A v -> Z v    BUF_X32   0.379   2.509    -23.547  
      m_clk__L6_I0                                                      -             BUF_X32   0.000   2.510    -23.546  
      m_clk__L6_I0                                                      A v -> Z v    BUF_X32   0.399   2.909    -23.147  
      m_clk__L7_I0                                                      -             BUF_X32   0.001   2.910    -23.146  
      m_clk__L7_I0                                                      A v -> Z v    BUF_X32   0.389   3.298    -22.758  
      m_clk__L8_I0                                                      -             BUF_X32   0.000   3.299    -22.757  
      m_clk__L8_I0                                                      A v -> Z v    BUF_X32   0.379   3.678    -22.378  
      m_clk__L9_I0                                                      -             INV_X32   0.000   3.678    -22.378  
      m_clk__L9_I0                                                      A v -> ZN ^   INV_X32   0.155   3.833    -22.223  
      m_clk__L10_I0                                                     -             INV_X32   0.000   3.833    -22.222  
      m_clk__L10_I0                                                     A ^ -> ZN v   INV_X32   0.109   3.942    -22.114  
      m_clk__L11_I0                                                     -             INV_X32   0.000   3.942    -22.114  
      m_clk__L11_I0                                                     A v -> ZN ^   INV_X32   0.202   4.144    -21.912  
      m_clk__L12_I0                                                     -             INV_X32   0.001   4.145    -21.911  
      m_clk__L12_I0                                                     A ^ -> ZN v   INV_X32   0.140   4.285    -21.771  
      m_clk__L13_I0                                                     -             INV_X32   0.000   4.285    -21.771  
      m_clk__L13_I0                                                     A v -> ZN ^   INV_X32   0.162   4.447    -21.609  
      m_clk__L14_I0                                                     -             INV_X32   0.000   4.447    -21.609  
      m_clk__L14_I0                                                     A ^ -> ZN v   INV_X32   0.104   4.551    -21.505  
      m_clk__L15_I0                                                     -             INV_X32   0.001   4.551    -21.505  
      m_clk__L15_I0                                                     A v -> ZN ^   INV_X32   0.175   4.726    -21.329  
      m_clk__L16_I0                                                     -             INV_X32   0.000   4.726    -21.329  
      m_clk__L16_I0                                                     A ^ -> ZN v   INV_X32   0.146   4.873    -21.183  
      m_clk__L17_I1                                                     -             INV_X32   0.001   4.873    -21.183  
      m_clk__L17_I1                                                     A v -> ZN ^   INV_X32   0.213   5.086    -20.970  
      m_clk__L18_I3                                                     -             INV_X32   0.001   5.087    -20.969  
      m_clk__L18_I3                                                     A ^ -> ZN v   INV_X32   0.101   5.188    -20.868  
      m_clk__L19_I6                                                     -             INV_X32   0.000   5.188    -20.868  
      m_clk__L19_I6                                                     A v -> ZN ^   INV_X32   0.146   5.333    -20.722  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             -             SDFFS_X2  0.000   5.334    -20.722  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                             CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -20.083  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              -             BUF_X16   0.000   5.972    -20.083  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_              A ^ -> Z ^    BUF_X16   1.470   7.443    -18.613  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         -             INV_X4    0.044   7.487    -18.569  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126         A ^ -> ZN v   INV_X4    1.788   9.275    -16.780  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              -             AND2_X2   0.001   9.276    -16.780  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D              A2 v -> ZN v  AND2_X2   1.170   10.446   -15.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               -             AND2_X2   0.000   10.446   -15.610  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132               A1 v -> ZN v  AND2_X2   0.336   10.782   -15.274  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     -             BUF_X32   0.000   10.782   -15.274  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661     A v -> Z v    BUF_X32   0.341   11.123   -14.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         -             NAND2_X4  0.000   11.123   -14.933  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                         A1 v -> ZN ^  NAND2_X4  0.230   11.354   -14.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         -             AND3_X2   0.000   11.354   -14.702  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                         A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -14.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         -             NAND2_X4  0.000   11.704   -14.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                         A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -13.941  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            -             INV_X32   0.000   12.116   -13.940  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                            A v -> ZN ^   INV_X32   0.265   12.381   -13.675  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 -             NAND2_X4  0.000   12.381   -13.675  
      TDSP_CORE_INST/MPY_32_INST/p0258A                                 A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -13.478  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                -             INV_X8    0.000   12.578   -13.477  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                                A v -> ZN ^   INV_X8    0.319   12.897   -13.159  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 -             NAND2_X1  0.000   12.897   -13.159  
      TDSP_CORE_INST/MPY_32_INST/p0287A                                 A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -12.910  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 -             NAND2_X4  0.000   13.146   -12.910  
      TDSP_CORE_INST/MPY_32_INST/p0073D                                 A2 v -> ZN ^  NAND2_X4  0.310   13.456   -12.600  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 -             NAND2_X1  0.000   13.456   -12.600  
      TDSP_CORE_INST/MPY_32_INST/p0137D                                 A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -12.387  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 -             NAND2_X4  0.000   13.669   -12.387  
      TDSP_CORE_INST/MPY_32_INST/p0041D                                 A2 v -> ZN ^  NAND2_X4  1.165   14.834   -11.222  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           -             INV_X32   0.002   14.836   -11.220  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D           A ^ -> ZN v   INV_X32   0.709   15.545   -10.511  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            -             NAND2_X4  0.001   15.546   -10.510  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D            A1 v -> ZN ^  NAND2_X4  0.546   16.091   -9.965  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            -             NAND2_X4  0.000   16.091   -9.964  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D            A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -9.675  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      -             INV_X16   0.000   16.381   -9.675  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363      A v -> ZN ^   INV_X16   0.487   16.868   -9.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            -             NAND3_X4  0.000   16.869   -9.187  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D            A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -8.311  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            -             OAI21_X1  0.004   17.750   -8.306  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A            B1 v -> ZN ^  OAI21_X1  2.322   20.072   -5.984  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      -             INV_X2    0.001   20.073   -5.983  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0557A14249      A ^ -> ZN v   INV_X2    0.409   20.482   -5.574  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       -             NOR2_X4   0.000   20.482   -5.574  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0467A14145       A1 v -> ZN ^  NOR2_X4   0.667   21.149   -4.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       -             NAND2_X2  0.000   21.149   -4.907  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0434A14090       A2 ^ -> ZN v  NAND2_X2  0.307   21.456   -4.600  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       -             OAI21_X1  0.000   21.456   -4.600  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0413A14082       A v -> ZN ^   OAI21_X1  0.422   21.878   -4.178  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            -             NAND2_X1  0.000   21.878   -4.178  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0574A            A1 ^ -> ZN v  NAND2_X1  0.240   22.118   -3.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       -             OAI21_X1  0.000   22.118   -3.938  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0507A14036       A v -> ZN ^   OAI21_X1  0.327   22.445   -3.611  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  -             BUF_X16   0.000   22.445   -3.611  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/FE_PSC518_n_1178  A ^ -> Z ^    BUF_X16   0.287   22.731   -3.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            -             NAND2_X4  0.000   22.731   -3.325  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0702A            A1 ^ -> ZN v  NAND2_X4  0.118   22.849   -3.207  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            -             OAI21_X1  0.000   22.849   -3.207  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0668A            A v -> ZN ^   OAI21_X1  0.295   23.144   -2.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            -             NAND2_X1  0.000   23.144   -2.912  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0760A            A1 ^ -> ZN v  NAND2_X1  0.197   23.340   -2.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            -             OAI21_X1  0.000   23.340   -2.716  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0688A            A v -> ZN ^   OAI21_X1  0.437   23.777   -2.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            -             NAND2_X1  0.000   23.777   -2.279  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0961A            A1 ^ -> ZN v  NAND2_X1  0.230   24.007   -2.049  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            -             NAND2_X1  0.000   24.007   -2.049  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0890A            A2 v -> ZN ^  NAND2_X1  0.338   24.345   -1.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            -             XOR2_X2   0.000   24.345   -1.711  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14561            B ^ -> Z ^    XOR2_X2   0.696   25.041   -1.015  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            -             NAND2_X1  0.000   25.041   -1.015  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1088A            A2 ^ -> ZN v  NAND2_X1  0.474   25.515   -0.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            -             NAND2_X1  0.000   25.515   -0.541  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1204A            A2 v -> ZN ^  NAND2_X1  0.400   25.916   -0.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            -             NAND2_X1  0.000   25.916   -0.140  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1180A            A1 ^ -> ZN v  NAND2_X1  0.245   26.161   0.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            -             NAND2_X4  0.000   26.161   0.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1175A            A1 v -> ZN ^  NAND2_X4  0.232   26.394   0.338  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            -             AND3_X2   0.000   26.394   0.338  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1172A            A2 ^ -> ZN ^  AND3_X2   0.868   27.262   1.206  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            -             OAI21_X1  0.002   27.263   1.207  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1191A            B1 ^ -> ZN v  OAI21_X1  0.614   27.878   1.822  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            -             OAI21_X2  0.000   27.878   1.822  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1322A            B1 v -> ZN ^  OAI21_X2  2.173   30.051   3.995  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                -             INV_X4    0.002   30.053   3.997  
      TDSP_CORE_INST/MPY_32_INST/Fp1226A                                A ^ -> ZN v   INV_X4    0.705   30.758   4.702  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4882A                   -             NAND2_X1  0.000   30.758   4.702  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4882A                   A2 v -> ZN ^  NAND2_X1  0.746   31.504   5.448  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4823A                   -             OAI21_X1  0.000   31.504   5.448  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4823A                   A ^ -> ZN v   OAI21_X1  0.329   31.833   5.777  
      TDSP_CORE_INST/MPY_32_INST/p4782A                                 -             AOI22_X1  0.000   31.833   5.777  
      TDSP_CORE_INST/MPY_32_INST/p4782A                                 B1 v -> ZN ^  AOI22_X1  0.540   32.373   6.317  
      TDSP_CORE_INST/MPY_32_INST/Fp4899A                                -             INV_X2    0.000   32.373   6.317  
      TDSP_CORE_INST/MPY_32_INST/Fp4899A                                A ^ -> ZN v   INV_X2    0.228   32.602   6.546  
      TDSP_CORE_INST/EXECUTE_INST/p2177A                                -             AOI22_X1  0.000   32.602   6.546  
      TDSP_CORE_INST/EXECUTE_INST/p2177A                                B1 v -> ZN ^  AOI22_X1  0.588   33.189   7.134  
      TDSP_CORE_INST/EXECUTE_INST/p2099A                                -             INV_X1    0.000   33.189   7.134  
      TDSP_CORE_INST/EXECUTE_INST/p2099A                                A ^ -> ZN v   INV_X1    0.350   33.539   7.483  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]                             -             SDFF_X2   0.000   33.539   7.483  
      -------------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    26.056  
      m_clk__I10                             -            BUF_X16  0.000   0.000    26.056  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    26.368  
      m_clk__I9                              -            BUF_X16  0.000   0.312    26.368  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    26.509  
      m_clk__I8                              -            BUF_X16  0.000   0.453    26.509  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    26.641  
      m_clk__I7                              -            BUF_X16  0.000   0.585    26.641  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    26.760  
      m_clk__I6                              -            BUF_X16  0.000   0.704    26.760  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    26.880  
      m_clk__I5                              -            BUF_X16  0.000   0.824    26.880  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    26.994  
      m_clk__I4                              -            BUF_X16  0.000   0.938    26.994  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    27.114  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    27.114  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    27.288  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    27.288  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    27.393  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    27.394  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    27.775  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    27.775  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    28.153  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    28.154  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    28.533  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    28.533  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    28.932  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    28.933  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    29.322  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    29.322  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    29.701  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    29.701  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    29.856  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    29.856  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    29.939  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    29.939  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    30.055  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    30.055  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    30.166  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    30.168  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    30.347  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    30.347  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    30.506  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    30.508  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    30.719  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    30.719  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    30.870  
      m_clk__L17_I11                         -            INV_X32  0.000   4.814    30.870  
      m_clk__L17_I11                         A v -> ZN ^  INV_X32  0.143   4.957    31.013  
      m_clk__L18_I18                         -            INV_X32  0.000   4.957    31.013  
      m_clk__L18_I18                         A ^ -> ZN v  INV_X32  0.074   5.031    31.087  
      m_clk__L19_I29                         -            INV_X32  0.000   5.031    31.087  
      m_clk__L19_I29                         A v -> ZN ^  INV_X32  0.117   5.148    31.204  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[17]  -            SDFF_X2  0.000   5.148    31.204  
      --------------------------------------------------------------------------------------
Path 16: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.148
- Setup                         0.489
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.259
- Arrival Time                 33.102
= Slack Time                  -24.844
= Slack Time(original)        -27.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -         -       0.000    -24.844  
      m_clk__I10                                                     -             BUF_X16   0.000   0.000    -24.843  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16   0.312   0.312    -24.531  
      m_clk__I9                                                      -             BUF_X16   0.000   0.312    -24.531  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16   0.141   0.453    -24.390  
      m_clk__I8                                                      -             BUF_X16   0.000   0.453    -24.390  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16   0.132   0.585    -24.259  
      m_clk__I7                                                      -             BUF_X16   0.000   0.585    -24.259  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16   0.119   0.704    -24.140  
      m_clk__I6                                                      -             BUF_X16   0.000   0.704    -24.140  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16   0.120   0.824    -24.019  
      m_clk__I5                                                      -             BUF_X16   0.000   0.824    -24.019  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16   0.114   0.938    -23.905  
      m_clk__I4                                                      -             BUF_X16   0.000   0.938    -23.905  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16   0.120   1.058    -23.785  
      m_clk__L1_I1                                                   -             BUF_X16   0.000   1.058    -23.785  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16   0.173   1.232    -23.612  
      m_clk__L2_I1                                                   -             INV_X32   0.000   1.232    -23.612  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32   0.108   1.340    -23.504  
      m_clk__L3_I1                                                   -             BUF_X32   0.001   1.341    -23.503  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32   0.384   1.725    -23.119  
      m_clk__L4_I0                                                   -             BUF_X32   0.000   1.725    -23.119  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32   0.404   2.129    -22.715  
      m_clk__L5_I0                                                   -             BUF_X32   0.001   2.130    -22.714  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32   0.379   2.509    -22.334  
      m_clk__L6_I0                                                   -             BUF_X32   0.000   2.510    -22.334  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32   0.399   2.909    -21.935  
      m_clk__L7_I0                                                   -             BUF_X32   0.001   2.910    -21.934  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32   0.389   3.298    -21.545  
      m_clk__L8_I0                                                   -             BUF_X32   0.000   3.299    -21.545  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32   0.379   3.678    -21.166  
      m_clk__L9_I0                                                   -             INV_X32   0.000   3.678    -21.166  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32   0.155   3.833    -21.010  
      m_clk__L10_I0                                                  -             INV_X32   0.000   3.833    -21.010  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32   0.109   3.942    -20.902  
      m_clk__L11_I0                                                  -             INV_X32   0.000   3.942    -20.902  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32   0.202   4.144    -20.700  
      m_clk__L12_I0                                                  -             INV_X32   0.001   4.145    -20.698  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32   0.140   4.285    -20.558  
      m_clk__L13_I0                                                  -             INV_X32   0.000   4.285    -20.558  
      m_clk__L13_I0                                                  A v -> ZN ^   INV_X32   0.162   4.447    -20.396  
      m_clk__L14_I0                                                  -             INV_X32   0.000   4.447    -20.396  
      m_clk__L14_I0                                                  A ^ -> ZN v   INV_X32   0.104   4.551    -20.293  
      m_clk__L15_I0                                                  -             INV_X32   0.001   4.551    -20.292  
      m_clk__L15_I0                                                  A v -> ZN ^   INV_X32   0.175   4.726    -20.117  
      m_clk__L16_I0                                                  -             INV_X32   0.000   4.726    -20.117  
      m_clk__L16_I0                                                  A ^ -> ZN v   INV_X32   0.146   4.873    -19.971  
      m_clk__L17_I1                                                  -             INV_X32   0.001   4.873    -19.970  
      m_clk__L17_I1                                                  A v -> ZN ^   INV_X32   0.213   5.086    -19.757  
      m_clk__L18_I3                                                  -             INV_X32   0.001   5.087    -19.757  
      m_clk__L18_I3                                                  A ^ -> ZN v   INV_X32   0.101   5.188    -19.656  
      m_clk__L19_I6                                                  -             INV_X32   0.000   5.188    -19.656  
      m_clk__L19_I6                                                  A v -> ZN ^   INV_X32   0.146   5.333    -19.510  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          -             SDFFS_X2  0.000   5.334    -19.510  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -18.871  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.972    -18.871  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.470   7.443    -17.401  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.487    -17.356  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.275    -15.568  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.001   9.276    -15.567  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.446   -14.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.446   -14.397  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.782   -14.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.782   -14.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.123   -13.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.123   -13.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.230   11.354   -13.490  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.354   -13.490  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -13.139  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.704   -13.139  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -12.728  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.116   -12.728  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.265   12.381   -12.463  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.381   -12.463  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -12.265  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.578   -12.265  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.319   12.897   -11.947  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   12.897   -11.947  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -11.697  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.146   -11.697  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.310   13.456   -11.388  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.456   -11.387  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -11.174  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.669   -11.174  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.165   14.834   -10.009  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   14.836   -10.008  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.545   -9.298  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.001   15.546   -9.298  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.091   -8.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.091   -8.752  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -8.462  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.381   -8.462  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.487   16.868   -7.975  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.869   -7.975  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -7.098  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   17.750   -7.094  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.322   20.072   -4.771  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.073   -4.771  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.507   -4.337  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.507   -4.337  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.745   21.252   -3.592  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.252   -3.592  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.286   21.538   -3.305  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.538   -3.305  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.345   21.883   -2.960  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   21.883   -2.960  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.200   22.083   -2.760  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.083   -2.760  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.488   22.571   -2.273  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   22.571   -2.273  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.287   22.858   -1.986  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   22.858   -1.986  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.448   23.306   -1.538  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   23.306   -1.538  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.226   23.531   -1.312  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   23.531   -1.312  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.548   24.079   -0.764  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   24.079   -0.764  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.259   24.338   -0.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   24.338   -0.505  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.401   24.739   -0.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   24.739   -0.105  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.257   24.996   0.152  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         -             NOR2_X2   0.000   24.996   0.152  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.636   25.632   0.788  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         -             AOI21_X1  0.000   25.632   0.788  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.548   26.180   1.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         -             OAI21_X2  0.000   26.180   1.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.484   28.664   3.821  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             -             INV_X4    0.002   28.666   3.823  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.807   29.473   4.630  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                -             NAND2_X4  0.000   29.473   4.630  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                A2 v -> ZN ^  NAND2_X4  1.054   30.528   5.684  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                -             NOR2_X4   0.000   30.528   5.685  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1070A                A2 ^ -> ZN v  NOR2_X4   0.270   30.799   5.955  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        -             BUF_X16   0.000   30.799   5.955  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/FE_PSC532_n_76        A v -> Z v    BUF_X16   0.420   31.219   6.375  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1230A               -             INV_X2    0.000   31.219   6.375  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/Fp1230A               A v -> ZN ^   INV_X2    0.208   31.427   6.583  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5050A                -             NAND2_X1  0.000   31.427   6.583  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5050A                A1 ^ -> ZN v  NAND2_X1  0.169   31.595   6.752  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4991A                -             OAI21_X2  0.000   31.595   6.752  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p4991A                A v -> ZN ^   OAI21_X2  0.415   32.010   7.167  
      TDSP_CORE_INST/MPY_32_INST/p4960A                              -             AOI22_X1  0.000   32.010   7.167  
      TDSP_CORE_INST/MPY_32_INST/p4960A                              B1 ^ -> ZN v  AOI22_X1  0.297   32.307   7.464  
      TDSP_CORE_INST/MPY_32_INST/Fp5079A                             -             INV_X2    0.000   32.307   7.464  
      TDSP_CORE_INST/MPY_32_INST/Fp5079A                             A v -> ZN ^   INV_X2    0.254   32.561   7.718  
      TDSP_CORE_INST/EXECUTE_INST/p2390A                             -             AOI22_X1  0.000   32.561   7.718  
      TDSP_CORE_INST/EXECUTE_INST/p2390A                             B1 ^ -> ZN v  AOI22_X1  0.207   32.768   7.924  
      TDSP_CORE_INST/EXECUTE_INST/p2312A                             -             INV_X4    0.000   32.768   7.924  
      TDSP_CORE_INST/EXECUTE_INST/p2312A                             A v -> ZN ^   INV_X4    0.334   33.102   8.259  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[16]                          -             SDFF_X2   0.000   33.102   8.259  
      ----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    24.844  
      m_clk__I10                             -            BUF_X16  0.000   0.000    24.844  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    25.156  
      m_clk__I9                              -            BUF_X16  0.000   0.312    25.156  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    25.297  
      m_clk__I8                              -            BUF_X16  0.000   0.453    25.297  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    25.428  
      m_clk__I7                              -            BUF_X16  0.000   0.585    25.428  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    25.547  
      m_clk__I6                              -            BUF_X16  0.000   0.704    25.547  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    25.668  
      m_clk__I5                              -            BUF_X16  0.000   0.824    25.668  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    25.782  
      m_clk__I4                              -            BUF_X16  0.000   0.938    25.782  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    25.902  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    25.902  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    26.075  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    26.075  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    26.180  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    26.181  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    26.562  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    26.562  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    26.941  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    26.941  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    27.321  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    27.321  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    27.720  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    27.720  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    28.109  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    28.109  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    28.489  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    28.489  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    28.644  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    28.644  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    28.727  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    28.727  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    28.843  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    28.843  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    28.954  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    28.955  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    29.134  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    29.134  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    29.294  
      m_clk__L15_I3                          -            INV_X32  0.002   4.453    29.296  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    29.507  
      m_clk__L16_I6                          -            INV_X32  0.000   4.663    29.507  
      m_clk__L16_I6                          A ^ -> ZN v  INV_X32  0.150   4.814    29.657  
      m_clk__L17_I11                         -            INV_X32  0.000   4.814    29.657  
      m_clk__L17_I11                         A v -> ZN ^  INV_X32  0.143   4.957    29.801  
      m_clk__L18_I18                         -            INV_X32  0.000   4.957    29.801  
      m_clk__L18_I18                         A ^ -> ZN v  INV_X32  0.074   5.031    29.874  
      m_clk__L19_I29                         -            INV_X32  0.000   5.031    29.874  
      m_clk__L19_I29                         A v -> ZN ^  INV_X32  0.117   5.148    29.991  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[16]  -            SDFF_X2  0.000   5.148    29.991  
      --------------------------------------------------------------------------------------
Path 17: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.272
- Setup                         0.546
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.326
- Arrival Time                 34.244
= Slack Time                  -25.917
= Slack Time(original)        -27.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -25.917  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -25.917  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -25.605  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -25.605  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -25.464  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -25.464  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -25.332  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -25.332  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -25.213  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -25.213  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -25.093  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -25.093  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -24.979  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -24.979  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -24.859  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -24.859  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -24.686  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -24.685  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -24.578  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -24.577  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -24.193  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -24.193  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -23.789  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -23.788  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -23.408  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -23.408  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -23.009  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -23.008  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -22.619  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -22.619  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -22.239  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -22.239  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -22.084  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -22.084  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -21.975  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -21.975  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -21.773  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -21.772  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -21.632  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -21.632  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -21.447  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -21.447  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -21.327  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -21.327  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -21.152  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -21.152  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -21.014  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -21.014  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -20.850  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -20.850  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -20.765  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -20.765  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -20.636  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -20.636  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -19.985  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -19.985  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -19.513  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -19.487  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -17.345  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -17.343  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -16.200  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -16.200  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -15.756  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -15.756  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -15.524  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -15.524  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -15.402  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -15.402  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -15.108  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -15.108  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -14.209  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -14.208  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -13.595  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -13.595  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -13.099  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -13.099  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -12.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -12.844  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -12.527  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -12.527  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -12.312  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -12.312  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -12.075  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -12.075  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -11.923  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -11.923  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -11.606  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -11.606  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -11.327  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -11.327  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -10.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -10.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -9.656  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -9.656  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -8.471  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -8.470  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -8.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -8.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -7.358  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -7.358  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -6.761  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -6.761  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -5.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -5.695  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -4.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -4.852  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -3.124  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -3.124  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -2.463  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -2.462  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   -1.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   -1.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   -1.243  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   -1.243  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   -0.118  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   -0.117  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   0.982  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   0.982  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   1.148  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   1.148  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   1.362  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   1.362  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   1.625  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   1.625  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   1.916  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   27.833   1.916  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.185   28.019   2.101  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   28.019   2.101  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.347   29.366   3.448  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   29.369   3.451  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   29.905   3.988  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   29.905   3.988  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.500   30.405   4.487  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   30.405   4.487  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.367   30.772   4.855  
      TDSP_CORE_INST/ALU_32_INST/p7458A7660                          -             OAI211_X1  0.006   30.778   4.860  
      TDSP_CORE_INST/ALU_32_INST/p7458A7660                          C1 v -> ZN ^  OAI211_X1  1.949   32.727   6.810  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25771                        -             AOI22_X1   0.000   32.727   6.810  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25771                        B1 ^ -> ZN v  AOI22_X1   0.766   33.493   7.576  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25741                        -             INV_X4     0.000   33.493   7.576  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25741                        A v -> ZN ^   INV_X4     0.751   34.244   8.326  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]                        -             SDFF_X2    0.000   34.244   8.326  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    25.917  
      m_clk__I10                               -            BUF_X16  0.000   0.000    25.917  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    26.229  
      m_clk__I9                                -            BUF_X16  0.000   0.312    26.229  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    26.371  
      m_clk__I8                                -            BUF_X16  0.000   0.453    26.371  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    26.502  
      m_clk__I7                                -            BUF_X16  0.000   0.585    26.502  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    26.621  
      m_clk__I6                                -            BUF_X16  0.000   0.704    26.621  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    26.741  
      m_clk__I5                                -            BUF_X16  0.000   0.824    26.741  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    26.856  
      m_clk__I4                                -            BUF_X16  0.000   0.938    26.856  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    26.976  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    26.976  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    27.149  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    27.149  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    27.254  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    27.255  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    27.636  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    27.636  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    28.015  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    28.015  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    28.394  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    28.395  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    28.794  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    28.794  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    29.183  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    29.183  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    29.562  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    29.562  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    29.718  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    29.718  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.884    29.801  
      m_clk__L11_I1                            -            INV_X32  0.000   3.884    29.801  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    29.916  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    29.917  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    30.027  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    30.029  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    30.208  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    30.208  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    30.338  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    30.338  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    30.524  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    30.525  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    30.667  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    30.667  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    30.866  
      m_clk__L18_I25                           -            INV_X32  0.001   4.949    30.867  
      m_clk__L18_I25                           A ^ -> ZN v  INV_X32  0.156   5.106    31.023  
      m_clk__L19_I43                           -            INV_X32  0.000   5.106    31.023  
      m_clk__L19_I43                           A v -> ZN ^  INV_X32  0.167   5.272    31.190  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[24]  -            SDFF_X2  0.000   5.272    31.190  
      ----------------------------------------------------------------------------------------
Path 18: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[14]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.190
- Setup                         1.264
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.525
- Arrival Time                 32.863
= Slack Time                  -25.338
= Slack Time(original)        -27.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -         -       0.000    -25.338  
      m_clk__I10                                                     -             BUF_X16   0.000   0.000    -25.337  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16   0.312   0.312    -25.025  
      m_clk__I9                                                      -             BUF_X16   0.000   0.312    -25.025  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16   0.141   0.453    -24.884  
      m_clk__I8                                                      -             BUF_X16   0.000   0.453    -24.884  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16   0.132   0.585    -24.753  
      m_clk__I7                                                      -             BUF_X16   0.000   0.585    -24.753  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16   0.119   0.704    -24.634  
      m_clk__I6                                                      -             BUF_X16   0.000   0.704    -24.634  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16   0.120   0.824    -24.513  
      m_clk__I5                                                      -             BUF_X16   0.000   0.824    -24.513  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16   0.114   0.938    -24.399  
      m_clk__I4                                                      -             BUF_X16   0.000   0.938    -24.399  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16   0.120   1.058    -24.279  
      m_clk__L1_I1                                                   -             BUF_X16   0.000   1.058    -24.279  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16   0.173   1.232    -24.106  
      m_clk__L2_I1                                                   -             INV_X32   0.000   1.232    -24.106  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32   0.108   1.340    -23.998  
      m_clk__L3_I1                                                   -             BUF_X32   0.001   1.340    -23.997  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32   0.384   1.725    -23.613  
      m_clk__L4_I0                                                   -             BUF_X32   0.000   1.725    -23.613  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32   0.404   2.129    -23.209  
      m_clk__L5_I0                                                   -             BUF_X32   0.001   2.130    -23.208  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32   0.379   2.509    -22.828  
      m_clk__L6_I0                                                   -             BUF_X32   0.000   2.510    -22.828  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32   0.399   2.909    -22.429  
      m_clk__L7_I0                                                   -             BUF_X32   0.001   2.910    -22.428  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32   0.389   3.298    -22.039  
      m_clk__L8_I0                                                   -             BUF_X32   0.000   3.299    -22.039  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32   0.379   3.678    -21.660  
      m_clk__L9_I0                                                   -             INV_X32   0.000   3.678    -21.660  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32   0.155   3.833    -21.504  
      m_clk__L10_I0                                                  -             INV_X32   0.000   3.833    -21.504  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32   0.109   3.942    -21.396  
      m_clk__L11_I0                                                  -             INV_X32   0.000   3.942    -21.396  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32   0.202   4.144    -21.194  
      m_clk__L12_I0                                                  -             INV_X32   0.001   4.145    -21.192  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32   0.140   4.285    -21.052  
      m_clk__L13_I0                                                  -             INV_X32   0.000   4.285    -21.052  
      m_clk__L13_I0                                                  A v -> ZN ^   INV_X32   0.162   4.447    -20.890  
      m_clk__L14_I0                                                  -             INV_X32   0.000   4.447    -20.890  
      m_clk__L14_I0                                                  A ^ -> ZN v   INV_X32   0.104   4.551    -20.787  
      m_clk__L15_I0                                                  -             INV_X32   0.001   4.551    -20.786  
      m_clk__L15_I0                                                  A v -> ZN ^   INV_X32   0.175   4.726    -20.611  
      m_clk__L16_I0                                                  -             INV_X32   0.000   4.726    -20.611  
      m_clk__L16_I0                                                  A ^ -> ZN v   INV_X32   0.146   4.873    -20.465  
      m_clk__L17_I1                                                  -             INV_X32   0.001   4.873    -20.464  
      m_clk__L17_I1                                                  A v -> ZN ^   INV_X32   0.213   5.086    -20.251  
      m_clk__L18_I3                                                  -             INV_X32   0.001   5.087    -20.251  
      m_clk__L18_I3                                                  A ^ -> ZN v   INV_X32   0.101   5.188    -20.150  
      m_clk__L19_I6                                                  -             INV_X32   0.000   5.188    -20.150  
      m_clk__L19_I6                                                  A v -> ZN ^   INV_X32   0.146   5.333    -20.004  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          -             SDFFS_X2  0.000   5.334    -20.004  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -19.365  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.972    -19.365  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.470   7.443    -17.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.487    -17.850  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.275    -16.062  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.001   9.276    -16.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.446   -14.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.446   -14.891  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.782   -14.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.782   -14.555  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.123   -14.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.123   -14.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.230   11.353   -13.984  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.354   -13.984  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -13.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.704   -13.633  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -13.222  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.116   -13.222  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.265   12.381   -12.957  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.381   -12.957  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -12.759  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.578   -12.759  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.319   12.897   -12.441  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   12.897   -12.441  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -12.191  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.146   -12.191  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.310   13.456   -11.882  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.456   -11.881  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -11.668  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.669   -11.668  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.165   14.834   -10.503  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   14.836   -10.502  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.545   -9.792  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.001   15.546   -9.792  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.091   -9.246  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.091   -9.246  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -8.956  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.381   -8.956  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.487   16.868   -8.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.869   -8.469  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -7.592  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   17.750   -7.588  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.322   20.072   -5.265  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.073   -5.265  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.507   -4.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.507   -4.831  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.745   21.252   -4.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.252   -4.086  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.286   21.538   -3.799  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.538   -3.799  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.345   21.883   -3.454  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   21.883   -3.454  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.200   22.083   -3.254  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.083   -3.254  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.488   22.571   -2.767  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   22.571   -2.767  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.287   22.858   -2.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   22.858   -2.480  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.448   23.306   -2.032  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   23.306   -2.032  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.226   23.531   -1.806  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   23.531   -1.806  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.548   24.079   -1.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   24.079   -1.258  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.259   24.338   -0.999  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   24.338   -0.999  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.401   24.739   -0.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   24.739   -0.599  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.257   24.996   -0.342  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         -             NOR2_X2   0.000   24.996   -0.342  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.636   25.632   0.294  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         -             AOI21_X1  0.000   25.632   0.294  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.548   26.180   0.842  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         -             OAI21_X2  0.000   26.180   0.842  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.484   28.664   3.327  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             -             INV_X4    0.002   28.666   3.329  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.807   29.473   4.136  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5422A                -             NAND2_X1  0.000   29.473   4.136  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5422A                A2 v -> ZN ^  NAND2_X1  0.706   30.179   4.842  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5363A                -             OAI21_X1  0.000   30.179   4.842  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5363A                A ^ -> ZN v   OAI21_X1  0.392   30.572   5.234  
      TDSP_CORE_INST/MPY_32_INST/p5274A                              -             AOI22_X1  0.000   30.572   5.234  
      TDSP_CORE_INST/MPY_32_INST/p5274A                              B1 v -> ZN ^  AOI22_X1  0.818   31.390   6.052  
      TDSP_CORE_INST/MPY_32_INST/Fp5391A                             -             INV_X2    0.000   31.390   6.052  
      TDSP_CORE_INST/MPY_32_INST/Fp5391A                             A ^ -> ZN v   INV_X2    0.480   31.870   6.533  
      TDSP_CORE_INST/EXECUTE_INST/p2868A                             -             AOI22_X1  0.000   31.870   6.533  
      TDSP_CORE_INST/EXECUTE_INST/p2868A                             B1 v -> ZN ^  AOI22_X1  0.668   32.538   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p2791A                             -             INV_X4    0.000   32.538   7.200  
      TDSP_CORE_INST/EXECUTE_INST/p2791A                             A ^ -> ZN v   INV_X4    0.325   32.863   7.525  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]                          -             SDFF_X1   0.000   32.863   7.525  
      ----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    25.338  
      m_clk__I10                             -            BUF_X16  0.000   0.000    25.338  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    25.650  
      m_clk__I9                              -            BUF_X16  0.000   0.312    25.650  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    25.791  
      m_clk__I8                              -            BUF_X16  0.000   0.453    25.791  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    25.922  
      m_clk__I7                              -            BUF_X16  0.000   0.585    25.922  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    26.041  
      m_clk__I6                              -            BUF_X16  0.000   0.704    26.041  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    26.161  
      m_clk__I5                              -            BUF_X16  0.000   0.824    26.161  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    26.276  
      m_clk__I4                              -            BUF_X16  0.000   0.938    26.276  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    26.396  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    26.396  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    26.569  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    26.569  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    26.674  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    26.675  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    27.056  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    27.056  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    27.435  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    27.435  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    27.815  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    27.815  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    28.214  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    28.214  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    28.603  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    28.603  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    28.983  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    28.983  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    29.138  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    29.138  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.883    29.221  
      m_clk__L11_I1                          -            INV_X32  0.000   3.883    29.221  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    29.337  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    29.337  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    29.448  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    29.449  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    29.628  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    29.628  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    29.788  
      m_clk__L15_I3                          -            INV_X32  0.002   4.452    29.790  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    30.001  
      m_clk__L16_I7                          -            INV_X32  0.000   4.663    30.001  
      m_clk__L16_I7                          A ^ -> ZN v  INV_X32  0.149   4.812    30.150  
      m_clk__L17_I12                         -            INV_X32  0.000   4.812    30.150  
      m_clk__L17_I12                         A v -> ZN ^  INV_X32  0.174   4.986    30.323  
      m_clk__L18_I19                         -            INV_X32  0.000   4.986    30.323  
      m_clk__L18_I19                         A ^ -> ZN v  INV_X32  0.088   5.074    30.412  
      m_clk__L19_I30                         -            INV_X32  0.000   5.074    30.412  
      m_clk__L19_I30                         A v -> ZN ^  INV_X32  0.116   5.190    30.527  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[14]  -            SDFF_X1  0.000   5.190    30.527  
      --------------------------------------------------------------------------------------
Path 19: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.257
- Setup                         0.537
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.321
- Arrival Time                 33.652
= Slack Time                  -25.331
= Slack Time(original)        -27.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -25.331  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -25.331  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -25.019  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -25.019  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -24.878  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -24.878  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -24.747  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -24.747  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -24.628  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -24.628  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -24.507  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -24.507  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -24.393  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -24.393  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -24.273  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -24.273  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -24.100  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -24.100  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -23.992  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -23.991  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -23.607  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -23.607  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -23.203  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -23.202  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -22.822  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -22.822  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -22.423  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -22.422  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -22.033  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -22.033  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -21.654  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -21.653  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -21.498  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -21.498  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -21.389  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -21.389  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -21.188  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -21.186  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -21.046  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -21.046  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -20.862  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -20.862  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -20.741  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -20.741  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -20.566  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -20.566  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -20.428  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -20.428  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -20.264  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -20.264  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -20.179  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -20.179  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -20.050  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -20.050  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -19.399  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -19.399  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -18.927  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -18.901  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -16.759  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -16.757  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -15.614  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -15.614  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -15.171  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -15.171  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -14.938  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -14.938  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -14.816  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -14.816  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -14.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -14.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -13.623  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -13.622  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -13.009  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -13.009  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -12.513  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -12.513  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -12.258  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -12.258  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -11.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -11.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -11.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -11.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -11.489  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -11.489  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -11.337  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -11.337  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -11.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -11.021  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -10.741  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -10.741  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -9.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -9.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -9.070  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -9.070  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -7.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -7.885  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -7.522  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -7.522  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -6.772  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -6.772  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -6.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -6.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -5.109  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -5.109  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -4.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -4.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -2.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -2.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -1.877  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -1.877  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   -1.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   -1.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   -0.657  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   -0.657  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   0.468  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   0.468  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   1.568  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   1.568  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   1.734  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   1.734  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   1.948  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   1.948  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   2.211  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   2.211  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   2.502  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   27.833   2.502  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.185   28.019   2.687  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   28.019   2.687  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.347   29.366   4.034  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   29.369   4.037  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   29.905   4.574  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   29.905   4.574  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.500   30.405   5.073  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   30.405   5.073  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.367   30.772   5.441  
      TDSP_CORE_INST/ALU_32_INST/p7458A7639                          -             OAI211_X1  0.006   30.778   5.446  
      TDSP_CORE_INST/ALU_32_INST/p7458A7639                          C1 v -> ZN ^  OAI211_X1  1.599   32.376   7.045  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25768                        -             AOI22_X1   0.001   32.377   7.046  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25768                        B1 ^ -> ZN v  AOI22_X1   0.600   32.978   7.646  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25738                        -             INV_X4     0.000   32.978   7.646  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25738                        A v -> ZN ^   INV_X4     0.674   33.652   8.321  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]                        -             SDFF_X2    0.000   33.652   8.321  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    25.331  
      m_clk__I10                               -            BUF_X16  0.000   0.000    25.331  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    25.644  
      m_clk__I9                                -            BUF_X16  0.000   0.312    25.644  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    25.785  
      m_clk__I8                                -            BUF_X16  0.000   0.453    25.785  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    25.916  
      m_clk__I7                                -            BUF_X16  0.000   0.585    25.916  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    26.035  
      m_clk__I6                                -            BUF_X16  0.000   0.704    26.035  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    26.155  
      m_clk__I5                                -            BUF_X16  0.000   0.824    26.155  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    26.270  
      m_clk__I4                                -            BUF_X16  0.000   0.938    26.270  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    26.390  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    26.390  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    26.563  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    26.563  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    26.668  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    26.669  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    27.050  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    27.050  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    27.429  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    27.429  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    27.809  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    27.809  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    28.208  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    28.208  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    28.597  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    28.597  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    28.976  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    28.976  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    29.132  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    29.132  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    29.215  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    29.215  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    29.331  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    29.331  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    29.441  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    29.443  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    29.622  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    29.622  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    29.752  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    29.753  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    29.939  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    29.939  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    30.081  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    30.081  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    30.280  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    30.281  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    30.436  
      m_clk__L19_I41                           -            INV_X32  0.000   5.105    30.436  
      m_clk__L19_I41                           A v -> ZN ^  INV_X32  0.153   5.257    30.589  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[21]  -            SDFF_X2  0.000   5.257    30.589  
      ----------------------------------------------------------------------------------------
Path 20: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.257
- Setup                         0.516
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.341
- Arrival Time                 33.365
= Slack Time                  -25.024
= Slack Time(original)        -27.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -25.024  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -25.024  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -24.712  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -24.712  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -24.570  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -24.570  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -24.439  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -24.439  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -24.320  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -24.320  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -24.200  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -24.200  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -24.085  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -24.085  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.965  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.965  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -23.792  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -23.792  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -23.684  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -23.683  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -23.299  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -23.299  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -22.895  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -22.894  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -22.515  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -22.514  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -22.115  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -22.114  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -21.726  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -21.725  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -21.346  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -21.346  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -21.190  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.833    -21.190  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -21.082  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -21.082  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -20.880  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -20.879  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -20.739  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -20.739  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -20.554  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -20.554  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -20.433  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -20.433  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -20.258  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -20.258  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -20.120  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -20.120  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.957  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.957  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -19.872  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -19.872  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -19.743  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -19.743  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -19.091  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -19.091  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -18.619  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -18.594  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -16.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -16.449  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -15.307  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -15.307  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -14.863  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -14.863  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -14.631  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -14.630  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -14.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -14.508  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -14.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -14.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -13.316  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -13.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -12.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -12.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -12.205  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -12.205  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.950  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.950  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -11.634  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -11.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -11.418  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -11.418  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -11.181  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -11.181  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -11.030  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -11.030  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -10.713  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -10.713  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -10.433  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -10.433  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -9.510  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -9.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -8.762  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -8.762  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -7.577  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -7.577  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -7.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -7.214  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -6.465  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -6.465  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -5.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -5.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -4.802  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -4.801  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.959  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.958  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -2.230  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -2.230  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -1.569  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -1.569  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   -0.766  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   -0.766  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   -0.350  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   -0.350  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   0.776  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   0.776  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   1.876  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   1.876  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.042  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.042  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   2.256  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   2.256  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   2.519  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   2.519  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   2.809  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   2.809  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   4.574  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     -             BUF_X4     0.002   29.600   4.576  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.092   30.692   5.668  
      TDSP_CORE_INST/ALU_32_INST/p7191A7677                          -             AOI21_X1   0.000   30.692   5.668  
      TDSP_CORE_INST/ALU_32_INST/p7191A7677                          B1 ^ -> ZN v  AOI21_X1   0.394   31.085   6.062  
      TDSP_CORE_INST/ALU_32_INST/p7458A7644                          -             OAI211_X4  0.000   31.085   6.062  
      TDSP_CORE_INST/ALU_32_INST/p7458A7644                          A v -> ZN ^   OAI211_X4  1.362   32.448   7.424  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25767                        -             AOI22_X1   0.000   32.448   7.424  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25767                        B1 ^ -> ZN v  AOI22_X1   0.409   32.857   7.833  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25737                        -             INV_X4     0.000   32.857   7.833  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25737                        A v -> ZN ^   INV_X4     0.508   33.365   8.341  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]                        -             SDFF_X2    0.000   33.365   8.341  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    25.024  
      m_clk__I10                               -            BUF_X16  0.000   0.000    25.024  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    25.336  
      m_clk__I9                                -            BUF_X16  0.000   0.312    25.336  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    25.477  
      m_clk__I8                                -            BUF_X16  0.000   0.453    25.477  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    25.609  
      m_clk__I7                                -            BUF_X16  0.000   0.585    25.609  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    25.728  
      m_clk__I6                                -            BUF_X16  0.000   0.704    25.728  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    25.848  
      m_clk__I5                                -            BUF_X16  0.000   0.824    25.848  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    25.962  
      m_clk__I4                                -            BUF_X16  0.000   0.938    25.962  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    26.082  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    26.082  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    26.255  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    26.255  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    26.360  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    26.361  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    26.743  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    26.743  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    27.121  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    27.122  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    27.501  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    27.501  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    27.900  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    27.901  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    28.289  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    28.290  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    28.669  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    28.669  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    28.824  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    28.824  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    28.907  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    28.907  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    29.023  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    29.023  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    29.134  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    29.136  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    29.314  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    29.315  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    29.445  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    29.445  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    29.631  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    29.631  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    29.773  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    29.773  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    29.973  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    29.973  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    30.129  
      m_clk__L19_I41                           -            INV_X32  0.000   5.105    30.129  
      m_clk__L19_I41                           A v -> ZN ^  INV_X32  0.153   5.257    30.281  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[20]  -            SDFF_X2  0.000   5.257    30.281  
      ----------------------------------------------------------------------------------------
Path 21: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[15]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.190
- Setup                         1.276
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.514
- Arrival Time                 32.685
= Slack Time                  -25.172
= Slack Time(original)        -27.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -         -       0.000    -25.172  
      m_clk__I10                                                     -             BUF_X16   0.000   0.000    -25.171  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16   0.312   0.312    -24.859  
      m_clk__I9                                                      -             BUF_X16   0.000   0.312    -24.859  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16   0.141   0.453    -24.718  
      m_clk__I8                                                      -             BUF_X16   0.000   0.453    -24.718  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16   0.132   0.585    -24.587  
      m_clk__I7                                                      -             BUF_X16   0.000   0.585    -24.587  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16   0.119   0.704    -24.468  
      m_clk__I6                                                      -             BUF_X16   0.000   0.704    -24.468  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16   0.120   0.824    -24.347  
      m_clk__I5                                                      -             BUF_X16   0.000   0.824    -24.347  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16   0.114   0.938    -24.233  
      m_clk__I4                                                      -             BUF_X16   0.000   0.938    -24.233  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16   0.120   1.058    -24.113  
      m_clk__L1_I1                                                   -             BUF_X16   0.000   1.058    -24.113  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16   0.173   1.232    -23.940  
      m_clk__L2_I1                                                   -             INV_X32   0.000   1.232    -23.940  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32   0.108   1.340    -23.832  
      m_clk__L3_I1                                                   -             BUF_X32   0.001   1.341    -23.831  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32   0.384   1.725    -23.447  
      m_clk__L4_I0                                                   -             BUF_X32   0.000   1.725    -23.447  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32   0.404   2.129    -23.043  
      m_clk__L5_I0                                                   -             BUF_X32   0.001   2.130    -23.042  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32   0.379   2.509    -22.662  
      m_clk__L6_I0                                                   -             BUF_X32   0.000   2.510    -22.662  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32   0.399   2.909    -22.263  
      m_clk__L7_I0                                                   -             BUF_X32   0.001   2.910    -22.262  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32   0.389   3.298    -21.873  
      m_clk__L8_I0                                                   -             BUF_X32   0.000   3.299    -21.873  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32   0.379   3.678    -21.494  
      m_clk__L9_I0                                                   -             INV_X32   0.000   3.678    -21.494  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32   0.155   3.833    -21.338  
      m_clk__L10_I0                                                  -             INV_X32   0.000   3.833    -21.338  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32   0.109   3.942    -21.230  
      m_clk__L11_I0                                                  -             INV_X32   0.000   3.942    -21.230  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32   0.202   4.144    -21.028  
      m_clk__L12_I0                                                  -             INV_X32   0.001   4.145    -21.026  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32   0.140   4.285    -20.886  
      m_clk__L13_I0                                                  -             INV_X32   0.000   4.285    -20.886  
      m_clk__L13_I0                                                  A v -> ZN ^   INV_X32   0.162   4.447    -20.724  
      m_clk__L14_I0                                                  -             INV_X32   0.000   4.447    -20.724  
      m_clk__L14_I0                                                  A ^ -> ZN v   INV_X32   0.104   4.551    -20.621  
      m_clk__L15_I0                                                  -             INV_X32   0.001   4.551    -20.620  
      m_clk__L15_I0                                                  A v -> ZN ^   INV_X32   0.175   4.726    -20.445  
      m_clk__L16_I0                                                  -             INV_X32   0.000   4.726    -20.445  
      m_clk__L16_I0                                                  A ^ -> ZN v   INV_X32   0.146   4.873    -20.299  
      m_clk__L17_I1                                                  -             INV_X32   0.001   4.873    -20.298  
      m_clk__L17_I1                                                  A v -> ZN ^   INV_X32   0.213   5.086    -20.085  
      m_clk__L18_I3                                                  -             INV_X32   0.001   5.087    -20.085  
      m_clk__L18_I3                                                  A ^ -> ZN v   INV_X32   0.101   5.188    -19.984  
      m_clk__L19_I6                                                  -             INV_X32   0.000   5.188    -19.984  
      m_clk__L19_I6                                                  A v -> ZN ^   INV_X32   0.146   5.333    -19.838  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          -             SDFFS_X2  0.000   5.334    -19.838  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -19.199  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.972    -19.199  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.470   7.443    -17.729  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.487    -17.684  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.275    -15.896  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.001   9.276    -15.895  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.446   -14.725  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.446   -14.725  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.782   -14.389  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.782   -14.389  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.123   -14.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.123   -14.048  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.230   11.354   -13.818  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.354   -13.818  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -13.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.704   -13.467  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -13.056  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.116   -13.056  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.265   12.381   -12.791  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.381   -12.791  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -12.593  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.578   -12.593  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.319   12.897   -12.275  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   12.897   -12.275  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -12.025  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.146   -12.025  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.310   13.456   -11.716  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.456   -11.715  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -11.502  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.669   -11.502  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.165   14.834   -10.337  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   14.836   -10.336  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.545   -9.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.001   15.546   -9.626  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.091   -9.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.091   -9.080  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -8.790  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.381   -8.790  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.487   16.868   -8.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.869   -8.303  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -7.426  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   17.750   -7.422  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.322   20.072   -5.099  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.073   -5.099  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.507   -4.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.507   -4.665  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.745   21.252   -3.920  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.252   -3.920  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.286   21.538   -3.633  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.538   -3.633  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.345   21.883   -3.288  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   21.883   -3.288  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.200   22.083   -3.088  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.083   -3.088  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.488   22.571   -2.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   22.571   -2.601  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.287   22.858   -2.314  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   22.858   -2.314  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.448   23.306   -1.866  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   23.306   -1.866  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.226   23.531   -1.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   23.531   -1.640  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.548   24.079   -1.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   24.079   -1.092  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.259   24.338   -0.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   24.338   -0.833  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.401   24.739   -0.433  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   24.739   -0.433  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.257   24.996   -0.176  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         -             NOR2_X2   0.000   24.996   -0.176  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0937A         A2 v -> ZN ^  NOR2_X2   0.636   25.632   0.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         -             AOI21_X1  0.000   25.632   0.460  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0909A         B1 ^ -> ZN v  AOI21_X1  0.548   26.180   1.008  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         -             OAI21_X2  0.000   26.180   1.008  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1186A         B1 v -> ZN ^  OAI21_X2  2.484   28.664   3.493  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             -             INV_X4    0.002   28.666   3.495  
      TDSP_CORE_INST/MPY_32_INST/Fp1214A                             A ^ -> ZN v   INV_X4    0.807   29.473   4.302  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                -             NAND2_X4  0.000   29.473   4.302  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p1099A                A2 v -> ZN ^  NAND2_X4  1.054   30.528   5.356  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5180A                -             OAI21_X1  0.000   30.528   5.357  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5180A                B1 ^ -> ZN v  OAI21_X1  0.344   30.872   5.700  
      TDSP_CORE_INST/MPY_32_INST/p5091A                              -             AOI22_X1  0.000   30.872   5.700  
      TDSP_CORE_INST/MPY_32_INST/p5091A                              B1 v -> ZN ^  AOI22_X1  0.632   31.504   6.333  
      TDSP_CORE_INST/MPY_32_INST/Fp5208A                             -             INV_X2    0.000   31.504   6.333  
      TDSP_CORE_INST/MPY_32_INST/Fp5208A                             A ^ -> ZN v   INV_X2    0.236   31.740   6.568  
      TDSP_CORE_INST/EXECUTE_INST/p2771A                             -             AOI22_X1  0.000   31.740   6.568  
      TDSP_CORE_INST/EXECUTE_INST/p2771A                             B1 v -> ZN ^  AOI22_X1  0.587   32.327   7.155  
      TDSP_CORE_INST/EXECUTE_INST/p2693A                             -             INV_X1    0.000   32.327   7.155  
      TDSP_CORE_INST/EXECUTE_INST/p2693A                             A ^ -> ZN v   INV_X1    0.358   32.685   7.513  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]                          -             SDFF_X1   0.000   32.685   7.514  
      ----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    25.172  
      m_clk__I10                             -            BUF_X16  0.000   0.000    25.172  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    25.484  
      m_clk__I9                              -            BUF_X16  0.000   0.312    25.484  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    25.625  
      m_clk__I8                              -            BUF_X16  0.000   0.453    25.625  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    25.756  
      m_clk__I7                              -            BUF_X16  0.000   0.585    25.756  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    25.875  
      m_clk__I6                              -            BUF_X16  0.000   0.704    25.875  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    25.995  
      m_clk__I5                              -            BUF_X16  0.000   0.824    25.995  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    26.110  
      m_clk__I4                              -            BUF_X16  0.000   0.938    26.110  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    26.230  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    26.230  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    26.403  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    26.403  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    26.508  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    26.509  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    26.890  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    26.890  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    27.269  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    27.269  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    27.649  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    27.649  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    28.048  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    28.048  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    28.437  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    28.437  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    28.817  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    28.817  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    28.972  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    28.972  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    29.055  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    29.055  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    29.171  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    29.171  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    29.282  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    29.283  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    29.462  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    29.462  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    29.622  
      m_clk__L15_I3                          -            INV_X32  0.002   4.452    29.624  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    29.835  
      m_clk__L16_I7                          -            INV_X32  0.000   4.663    29.835  
      m_clk__L16_I7                          A ^ -> ZN v  INV_X32  0.149   4.812    29.984  
      m_clk__L17_I12                         -            INV_X32  0.000   4.812    29.984  
      m_clk__L17_I12                         A v -> ZN ^  INV_X32  0.174   4.986    30.157  
      m_clk__L18_I19                         -            INV_X32  0.000   4.986    30.157  
      m_clk__L18_I19                         A ^ -> ZN v  INV_X32  0.088   5.074    30.246  
      m_clk__L19_I30                         -            INV_X32  0.000   5.074    30.246  
      m_clk__L19_I30                         A v -> ZN ^  INV_X32  0.116   5.190    30.361  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[15]  -            SDFF_X1  0.000   5.190    30.361  
      --------------------------------------------------------------------------------------
Path 22: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.300
- Setup                         0.533
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.367
- Arrival Time                 32.606
= Slack Time                  -24.239
= Slack Time(original)        -26.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.239  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.239  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.927  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.927  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.786  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.786  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.654  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.654  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.535  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.535  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.415  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.415  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.301  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.301  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.181  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.181  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -23.008  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -23.007  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.900  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.899  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.515  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.515  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -22.110  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -22.109  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.730  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.730  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.331  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.330  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.941  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.941  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.561  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.561  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.406  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.406  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.297  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.297  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -20.095  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -20.094  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.954  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.954  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.769  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.769  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.649  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.649  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.473  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.473  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.336  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.336  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.172  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.172  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -19.087  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -19.087  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.958  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.958  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.307  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.307  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.835  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.809  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.667  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -14.078  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -14.078  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.846  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -13.724  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.723  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.430  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.430  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.531  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.421  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.421  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.849  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.634  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.634  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.397  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.397  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.245  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.245  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.928  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.928  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.649  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.648  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.725  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.725  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.978  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.978  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.792  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.792  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.429  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.429  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -5.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -5.083  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -4.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -4.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.784  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.784  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.019  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.435  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.435  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.561  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.660  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.660  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.826  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.826  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.040  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.040  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.303  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.303  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.594  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.594  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.358  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.361  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.527  
      TDSP_CORE_INST/ALU_32_INST/p7191A7678                          -             AOI21_X1   0.006   30.772   6.533  
      TDSP_CORE_INST/ALU_32_INST/p7191A7678                          B1 ^ -> ZN v  AOI21_X1   0.283   31.055   6.816  
      TDSP_CORE_INST/ALU_32_INST/p7458A7648                          -             OAI211_X1  0.000   31.056   6.816  
      TDSP_CORE_INST/ALU_32_INST/p7458A7648                          A v -> ZN ^   OAI211_X1  0.629   31.685   7.446  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25775                        -             AOI22_X1   0.000   31.685   7.446  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25775                        B1 ^ -> ZN v  AOI22_X1   0.378   32.063   7.824  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25753                        -             INV_X4     0.000   32.063   7.824  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25753                        A v -> ZN ^   INV_X4     0.543   32.606   8.367  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]                         -             SDFF_X2    0.000   32.606   8.367  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    24.239  
      m_clk__I10                              -            BUF_X16  0.000   0.000    24.239  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.551  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.551  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.692  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.692  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.824  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.824  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.943  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.943  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    25.063  
      m_clk__I5                               -            BUF_X16  0.000   0.824    25.063  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    25.177  
      m_clk__I4                               -            BUF_X16  0.000   0.938    25.177  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    25.297  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    25.297  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.471  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.471  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.576  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.577  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.958  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.958  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.337  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.337  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.716  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.716  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    27.116  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    27.116  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.266    27.505  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.505  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.884  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.884  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    28.040  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    28.040  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    28.123  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    28.123  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    28.238  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    28.238  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.349  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.351  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.530  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.530  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.660  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.660  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.862  
      m_clk__L16_I12                          -            INV_X32  0.000   4.623    28.863  
      m_clk__L16_I12                          A ^ -> ZN v  INV_X32  0.137   4.760    28.999  
      m_clk__L17_I21                          -            INV_X32  0.000   4.760    28.999  
      m_clk__L17_I21                          A v -> ZN ^  INV_X32  0.208   4.968    29.207  
      m_clk__L18_I35                          -            INV_X32  0.000   4.968    29.207  
      m_clk__L18_I35                          A ^ -> ZN v  INV_X32  0.158   5.126    29.366  
      m_clk__L19_I68                          -            INV_X32  0.000   5.126    29.366  
      m_clk__L19_I68                          A v -> ZN ^  INV_X32  0.174   5.300    29.539  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[2]  -            SDFF_X2  0.000   5.300    29.539  
      ---------------------------------------------------------------------------------------
Path 23: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.270
- Setup                         0.500
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.370
- Arrival Time                 32.792
= Slack Time                  -24.422
= Slack Time(original)        -26.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.422  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.422  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -24.110  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -24.110  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.969  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.969  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.837  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.837  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.718  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.718  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.598  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.598  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.484  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.484  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.364  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.364  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -23.190  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -23.190  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -23.083  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -23.082  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.698  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.698  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -22.293  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -22.292  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.913  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.913  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.514  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.513  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -21.124  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -21.124  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.744  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.744  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.589  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.589  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.480  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.480  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -20.278  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -20.277  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -20.137  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -20.137  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.952  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.952  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.832  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.832  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.656  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.656  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.519  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.519  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.355  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.355  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -19.270  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -19.270  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -19.141  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -19.141  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.490  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.490  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -18.018  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.992  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.849  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.848  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -14.261  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -14.261  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -14.029  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -14.029  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -13.907  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.906  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.612  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.612  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.714  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.713  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -12.099  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -12.099  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.349  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.349  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -11.032  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -11.032  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -10.111  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -10.111  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.832  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.831  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.908  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.908  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -8.161  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -8.160  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.975  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.975  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.612  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.612  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.863  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.863  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -5.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -5.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -4.200  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -4.200  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.357  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.357  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.629  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.629  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   -0.164  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   -0.164  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.252  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.252  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.378  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.378  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.477  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.477  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.643  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.643  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   2.858  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   2.858  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.120  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.120  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.411  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.411  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.175  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     -             BUF_X4     0.002   29.600   5.178  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.092   30.692   6.270  
      TDSP_CORE_INST/ALU_32_INST/p7191A7685                          -             AOI21_X1   0.000   30.692   6.270  
      TDSP_CORE_INST/ALU_32_INST/p7191A7685                          B1 ^ -> ZN v  AOI21_X1   0.373   31.065   6.643  
      TDSP_CORE_INST/ALU_32_INST/p7458A7653                          -             OAI211_X1  0.000   31.065   6.643  
      TDSP_CORE_INST/ALU_32_INST/p7458A7653                          A v -> ZN ^   OAI211_X1  0.825   31.890   7.468  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25773                        -             AOI22_X1   0.001   31.891   7.468  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25773                        B1 ^ -> ZN v  AOI22_X1   0.410   32.301   7.879  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25743                        -             INV_X4     0.000   32.301   7.879  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25743                        A v -> ZN ^   INV_X4     0.492   32.792   8.370  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]                        -             SDFF_X2    0.000   32.792   8.370  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    24.422  
      m_clk__I10                               -            BUF_X16  0.000   0.000    24.422  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.734  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.734  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.875  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.875  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    25.007  
      m_clk__I7                                -            BUF_X16  0.000   0.585    25.007  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    25.126  
      m_clk__I6                                -            BUF_X16  0.000   0.704    25.126  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    25.246  
      m_clk__I5                                -            BUF_X16  0.000   0.824    25.246  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    25.360  
      m_clk__I4                                -            BUF_X16  0.000   0.938    25.360  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    25.480  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    25.480  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.654  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.654  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.759  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.760  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    26.141  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    26.141  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    26.520  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    26.520  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.899  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.899  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    27.298  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    27.299  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    27.688  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.688  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    28.067  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    28.067  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    28.223  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    28.223  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    28.306  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    28.306  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    28.421  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    28.421  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    28.532  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    28.534  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.713  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.713  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.843  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.843  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    29.029  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    29.029  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    29.171  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    29.172  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    29.371  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    29.371  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    29.527  
      m_clk__L19_I42                           -            INV_X32  0.000   5.105    29.527  
      m_clk__L19_I42                           A v -> ZN ^  INV_X32  0.165   5.270    29.692  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[26]  -            SDFF_X2  0.000   5.270    29.692  
      ----------------------------------------------------------------------------------------
Path 24: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.272
- Setup                         0.508
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.364
- Arrival Time                 32.642
= Slack Time                  -24.278
= Slack Time(original)        -26.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.278  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.278  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.965  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.965  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.824  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.824  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.693  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.693  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.574  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.574  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.454  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.454  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.339  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.339  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.219  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.219  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -23.046  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -23.046  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.938  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.937  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.553  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.553  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -22.149  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -22.148  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.768  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.768  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.369  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.368  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.979  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.979  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.600  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.600  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.444  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.444  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.336  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.336  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -20.134  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -20.132  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.992  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.992  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.808  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.808  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.687  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.687  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.512  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.512  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.374  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.374  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.211  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.211  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -19.126  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -19.126  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.996  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.996  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.345  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.345  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.873  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.847  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.705  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.703  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.560  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.560  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -14.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -14.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.884  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.884  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -13.762  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.762  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.468  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.468  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.570  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.568  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.955  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.955  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.459  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.459  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.204  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.204  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.887  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.672  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.672  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.284  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.967  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.687  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.687  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.763  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.763  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -8.016  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -8.016  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.831  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.831  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.719  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.719  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -5.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -5.121  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -4.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -4.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.212  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.212  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.484  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.823  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   -0.020  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   -0.020  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.397  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.397  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.522  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.522  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.622  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.622  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.788  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.788  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.002  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.002  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.265  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.265  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.555  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.555  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.320  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     -             BUF_X4     0.002   29.600   5.322  
      TDSP_CORE_INST/ALU_32_INST/FE_PSC568_n_208                     A ^ -> Z ^    BUF_X4     1.092   30.692   6.414  
      TDSP_CORE_INST/ALU_32_INST/p7191A7689                          -             AOI21_X1   0.000   30.692   6.414  
      TDSP_CORE_INST/ALU_32_INST/p7191A7689                          B1 ^ -> ZN v  AOI21_X1   0.355   31.047   6.769  
      TDSP_CORE_INST/ALU_32_INST/p7458A7658                          -             OAI211_X1  0.000   31.047   6.769  
      TDSP_CORE_INST/ALU_32_INST/p7458A7658                          A v -> ZN ^   OAI211_X1  0.717   31.764   7.486  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25772                        -             AOI22_X1   0.000   31.764   7.486  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25772                        B1 ^ -> ZN v  AOI22_X1   0.388   32.152   7.874  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25742                        -             INV_X4     0.000   32.152   7.874  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25742                        A v -> ZN ^   INV_X4     0.490   32.642   8.364  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]                        -             SDFF_X2    0.000   32.642   8.364  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    24.278  
      m_clk__I10                               -            BUF_X16  0.000   0.000    24.278  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.590  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.590  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.731  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.731  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.862  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.862  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.981  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.981  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    25.102  
      m_clk__I5                                -            BUF_X16  0.000   0.824    25.102  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    25.216  
      m_clk__I4                                -            BUF_X16  0.000   0.938    25.216  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    25.336  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    25.336  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.509  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.509  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.614  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.615  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.997  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.997  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    26.375  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    26.375  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.755  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.755  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    27.154  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    27.154  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    27.543  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.543  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.923  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.923  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    28.078  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    28.078  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    28.161  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    28.161  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    28.277  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    28.277  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    28.388  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    28.389  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.568  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.568  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.699  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.699  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.885  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.885  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    29.027  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    29.027  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    29.227  
      m_clk__L18_I25                           -            INV_X32  0.001   4.949    29.227  
      m_clk__L18_I25                           A ^ -> ZN v  INV_X32  0.156   5.106    29.383  
      m_clk__L19_I43                           -            INV_X32  0.000   5.106    29.383  
      m_clk__L19_I43                           A v -> ZN ^  INV_X32  0.167   5.272    29.550  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[25]  -            SDFF_X2  0.000   5.272    29.550  
      ----------------------------------------------------------------------------------------
Path 25: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.267
- Setup                         0.526
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.341
- Arrival Time                 32.949
= Slack Time                  -24.608
= Slack Time(original)        -26.592
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.608  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.608  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -24.295  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -24.295  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -24.154  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -24.154  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -24.023  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -24.023  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.904  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.904  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.784  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.784  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.669  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.669  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.549  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.549  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -23.376  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -23.376  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -23.268  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -23.267  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.883  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.883  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -22.479  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -22.478  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -22.098  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -22.098  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.699  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.698  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -21.309  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -21.309  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.930  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.930  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.774  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.833    -20.774  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.666  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.666  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -20.464  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -20.462  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -20.322  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -20.322  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -20.138  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -20.138  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -20.017  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -20.017  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.842  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.842  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.704  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.704  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.541  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.541  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -19.456  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -19.456  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -19.326  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -19.326  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.675  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.675  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -18.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -18.177  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -16.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -16.033  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.890  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.890  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -14.447  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -14.447  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -14.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -14.214  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -14.092  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -14.092  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.798  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.900  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.898  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -12.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -12.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.789  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.789  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -11.217  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -11.217  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -11.002  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -11.002  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.765  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.765  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -10.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -10.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -10.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -10.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -9.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -9.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -8.346  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -8.346  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -7.161  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -7.161  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.798  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.798  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -6.049  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -6.049  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -5.452  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -5.451  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -4.385  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -4.385  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.542  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.542  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -1.153  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -1.153  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   -0.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   -0.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.067  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.067  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.192  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.192  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.292  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.292  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.458  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.458  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   2.672  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   2.672  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   2.935  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   2.935  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.225  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   27.833   3.226  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A ^ -> ZN v   INV_X2     0.185   28.019   3.411  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   28.019   3.411  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 v -> ZN ^  NOR2_X4    1.347   29.366   4.758  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             -             INV_X1     0.003   29.369   4.761  
      TDSP_CORE_INST/ALU_32_INST/Fp7092A                             A ^ -> ZN v   INV_X1     0.536   29.905   5.297  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     -             INV_X16    0.000   29.905   5.297  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC275_n_207                     A v -> ZN ^   INV_X16    0.500   30.405   5.797  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     -             INV_X32    0.000   30.405   5.797  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC277_n_207                     A ^ -> ZN v   INV_X32    0.367   30.772   6.164  
      TDSP_CORE_INST/ALU_32_INST/p7458A7643                          -             OAI211_X1  0.007   30.779   6.171  
      TDSP_CORE_INST/ALU_32_INST/p7458A7643                          C1 v -> ZN ^  OAI211_X1  0.977   31.755   7.148  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25777                        -             AOI22_X1   0.000   31.756   7.148  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25777                        B1 ^ -> ZN v  AOI22_X1   0.561   32.316   7.709  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25748                        -             INV_X4     0.000   32.316   7.709  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25748                        A v -> ZN ^   INV_X4     0.632   32.949   8.341  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]                        -             SDFF_X2    0.000   32.949   8.341  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    24.608  
      m_clk__I10                               -            BUF_X16  0.000   0.000    24.608  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.920  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.920  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    25.061  
      m_clk__I8                                -            BUF_X16  0.000   0.453    25.061  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    25.192  
      m_clk__I7                                -            BUF_X16  0.000   0.585    25.192  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    25.311  
      m_clk__I6                                -            BUF_X16  0.000   0.704    25.311  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    25.432  
      m_clk__I5                                -            BUF_X16  0.000   0.824    25.432  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    25.546  
      m_clk__I4                                -            BUF_X16  0.000   0.938    25.546  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    25.666  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    25.666  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.839  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.839  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.944  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.945  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    26.327  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    26.327  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    26.705  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    26.705  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    27.085  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    27.085  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    27.484  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    27.484  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    27.873  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.873  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    28.253  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    28.253  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    28.408  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    28.408  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    28.491  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    28.491  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    28.607  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    28.607  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    28.718  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    28.719  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.898  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.898  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    29.029  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    29.029  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    29.215  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    29.215  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    29.357  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    29.357  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    29.557  
      m_clk__L18_I25                           -            INV_X32  0.001   4.949    29.557  
      m_clk__L18_I25                           A ^ -> ZN v  INV_X32  0.156   5.106    29.713  
      m_clk__L19_I44                           -            INV_X32  0.000   5.106    29.713  
      m_clk__L19_I44                           A v -> ZN ^  INV_X32  0.161   5.267    29.874  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[29]  -            SDFF_X2  0.000   5.267    29.874  
      ----------------------------------------------------------------------------------------
Path 26: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.121
- Setup                         0.463
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.257
- Arrival Time                 32.397
= Slack Time                  -24.140
= Slack Time(original)        -26.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.140  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.140  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.827  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.827  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.686  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.686  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.555  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.555  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.436  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.436  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.316  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.316  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.201  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.201  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.081  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.081  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.908  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.908  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.800  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.799  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.415  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.415  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -22.011  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -22.010  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.631  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.630  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.231  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.230  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.841  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.841  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.462  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.462  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.306  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.306  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.198  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.198  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.996  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.994  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.855  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.855  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.670  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.670  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.549  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.549  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.374  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.374  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.236  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.236  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.073  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.073  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.988  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.988  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.859  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.858  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.207  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.207  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.735  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.709  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.567  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.565  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.423  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.979  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.747  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -13.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.624  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.330  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.330  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.432  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.431  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.066  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.066  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.749  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.749  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.829  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.829  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.549  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.549  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.878  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.878  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.693  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.693  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.330  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.330  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.581  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.581  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.984  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.984  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.346  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.346  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.118  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.535  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.535  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.660  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.660  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.760  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.760  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.926  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.926  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.140  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.140  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.403  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.403  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.693  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.693  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.458  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.460  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.626  
      TDSP_CORE_INST/ALU_32_INST/p7191A7668                          -             AOI21_X1   0.005   30.771   6.631  
      TDSP_CORE_INST/ALU_32_INST/p7191A7668                          B1 ^ -> ZN v  AOI21_X1   0.296   31.067   6.927  
      TDSP_CORE_INST/ALU_32_INST/p7458A7638                          -             OAI211_X1  0.000   31.067   6.927  
      TDSP_CORE_INST/ALU_32_INST/p7458A7638                          A v -> ZN ^   OAI211_X1  0.567   31.634   7.494  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25784                        -             AOI22_X1   0.000   31.634   7.495  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25784                        B1 ^ -> ZN v  AOI22_X1   0.378   32.013   7.873  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25754                        -             INV_X8     0.000   32.013   7.873  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25754                        A v -> ZN ^   INV_X8     0.384   32.397   8.257  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]                         -             SDFF_X2    0.000   32.397   8.257  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    24.140  
      m_clk__I10                              -            BUF_X16  0.000   0.000    24.140  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.452  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.452  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.593  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.593  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.724  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.724  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.843  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.843  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.964  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.964  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    25.078  
      m_clk__I4                               -            BUF_X16  0.000   0.938    25.078  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    25.198  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    25.198  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.371  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.371  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.476  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.337    25.477  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.859  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.859  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.237  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.237  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.617  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.617  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    27.016  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    27.017  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.265    27.405  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.405  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.785  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.785  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.940  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.940  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    28.023  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    28.023  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    28.139  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    28.139  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.250  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.252  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.430  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.430  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.561  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.561  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.763  
      m_clk__L16_I11                          -            INV_X32  0.000   4.623    28.763  
      m_clk__L16_I11                          A ^ -> ZN v  INV_X32  0.132   4.756    28.895  
      m_clk__L17_I19                          -            INV_X32  0.001   4.757    28.896  
      m_clk__L17_I19                          A v -> ZN ^  INV_X32  0.154   4.911    29.051  
      m_clk__L18_I32                          -            INV_X32  0.000   4.911    29.051  
      m_clk__L18_I32                          A ^ -> ZN v  INV_X32  0.078   4.989    29.129  
      m_clk__L19_I62                          -            INV_X32  0.000   4.989    29.129  
      m_clk__L19_I62                          A v -> ZN ^  INV_X32  0.132   5.121    29.261  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[8]  -            SDFF_X2  0.000   5.121    29.261  
      ---------------------------------------------------------------------------------------
Path 27: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.175
- Setup                         0.459
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.316
- Arrival Time                 32.455
= Slack Time                  -24.139
= Slack Time(original)        -26.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.139  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.139  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.827  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.827  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.685  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.685  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.554  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.554  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.435  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.435  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.315  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.315  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.200  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.200  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.080  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.080  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.907  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.907  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.799  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.798  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.414  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.414  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -22.010  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -22.009  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.630  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.629  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.230  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.229  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.841  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.840  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.461  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.461  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.305  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.305  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.197  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.197  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.995  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.994  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.854  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.854  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.669  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.669  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.548  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.548  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.373  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.373  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.235  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.235  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.072  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.072  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.987  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.987  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.858  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.858  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.206  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.206  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.734  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.709  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.566  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.564  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.978  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.746  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.745  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -13.623  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.623  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.431  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.430  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.816  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.816  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.320  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.749  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.748  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.533  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.533  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.296  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.296  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.145  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.548  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.624  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.877  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.877  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.692  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.329  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.329  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.580  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.983  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.983  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.917  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.916  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.345  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.684  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.535  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.535  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.661  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.661  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.761  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.761  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.927  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.927  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.141  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.141  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.404  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.404  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.694  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.694  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.459  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.461  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.627  
      TDSP_CORE_INST/ALU_32_INST/p7191A7676                          -             AOI21_X1   0.006   30.772   6.633  
      TDSP_CORE_INST/ALU_32_INST/p7191A7676                          B1 ^ -> ZN v  AOI21_X1   0.287   31.059   6.920  
      TDSP_CORE_INST/ALU_32_INST/p7458A7646                          -             OAI211_X1  0.000   31.059   6.920  
      TDSP_CORE_INST/ALU_32_INST/p7458A7646                          A v -> ZN ^   OAI211_X1  0.625   31.684   7.545  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25779                        -             AOI22_X1   0.000   31.684   7.545  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25779                        B1 ^ -> ZN v  AOI22_X1   0.389   32.073   7.935  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25749                        -             INV_X8     0.000   32.073   7.935  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25749                        A v -> ZN ^   INV_X8     0.381   32.455   8.316  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]                         -             SDFF_X2    0.000   32.455   8.316  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    24.139  
      m_clk__I10                              -            BUF_X16  0.000   0.000    24.139  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.451  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.451  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.592  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.592  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.724  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.724  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.843  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.843  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.963  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.963  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    25.077  
      m_clk__I4                               -            BUF_X16  0.000   0.938    25.077  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    25.197  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    25.197  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.370  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.370  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.475  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.476  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.858  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.858  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.236  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.237  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.616  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.616  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    27.015  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    27.016  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.266    27.404  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.405  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.784  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.784  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.939  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.939  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    28.022  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    28.022  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    28.138  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    28.138  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.249  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.251  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.429  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.430  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.560  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.560  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.762  
      m_clk__L16_I11                          -            INV_X32  0.000   4.623    28.762  
      m_clk__L16_I11                          A ^ -> ZN v  INV_X32  0.132   4.756    28.895  
      m_clk__L17_I20                          -            INV_X32  0.001   4.757    28.895  
      m_clk__L17_I20                          A v -> ZN ^  INV_X32  0.185   4.942    29.080  
      m_clk__L18_I33                          -            INV_X32  0.000   4.942    29.080  
      m_clk__L18_I33                          A ^ -> ZN v  INV_X32  0.090   5.032    29.171  
      m_clk__L19_I63                          -            INV_X32  0.000   5.032    29.171  
      m_clk__L19_I63                          A v -> ZN ^  INV_X32  0.143   5.175    29.314  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[3]  -            SDFF_X2  0.000   5.175    29.314  
      ---------------------------------------------------------------------------------------
Path 28: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.121
- Setup                         0.468
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.253
- Arrival Time                 32.344
= Slack Time                  -24.091
= Slack Time(original)        -26.546
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.091  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.091  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.779  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.779  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.637  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.637  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.506  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.506  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.387  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.387  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.267  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.267  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.152  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.152  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.032  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.032  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.859  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.859  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.751  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.750  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.366  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.366  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.962  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.961  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.582  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.581  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.182  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.181  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.793  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.792  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.413  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.413  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.257  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.257  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.149  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.149  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.947  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.946  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.806  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.806  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.621  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.621  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.500  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.500  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.325  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.325  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.187  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.187  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.024  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.024  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.939  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.939  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.810  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.810  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.158  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.158  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.686  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.661  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.518  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.516  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.374  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.930  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.930  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.698  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.697  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.516   -13.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.575  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.281  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.383  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.382  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.272  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.272  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.701  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.700  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.485  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.485  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.248  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.248  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.097  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.097  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.780  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.780  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.577  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.829  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.829  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.644  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.644  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.281  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.281  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.532  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.532  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.935  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.935  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.869  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.026  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.025  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.297  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.636  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.167  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.167  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.583  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.583  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.709  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.709  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.809  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.809  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   2.975  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   2.975  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.189  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.189  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.452  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.452  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.742  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.742  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.507  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.509  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.675  
      TDSP_CORE_INST/ALU_32_INST/p7191A7667                          -             AOI21_X1   0.005   30.771   6.680  
      TDSP_CORE_INST/ALU_32_INST/p7191A7667                          B1 ^ -> ZN v  AOI21_X1   0.286   31.057   6.966  
      TDSP_CORE_INST/ALU_32_INST/p7458A7637                          -             OAI211_X1  0.000   31.057   6.966  
      TDSP_CORE_INST/ALU_32_INST/p7458A7637                          A v -> ZN ^   OAI211_X1  0.516   31.573   7.482  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25785                        -             AOI22_X1   0.000   31.573   7.482  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25785                        B1 ^ -> ZN v  AOI22_X1   0.378   31.951   7.860  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25755                        -             INV_X8     0.000   31.951   7.860  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25755                        A v -> ZN ^   INV_X8     0.393   32.344   8.253  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]                         -             SDFF_X2    0.000   32.344   8.253  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    24.091  
      m_clk__I10                              -            BUF_X16  0.000   0.000    24.091  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.403  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.403  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.544  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.544  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.676  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.676  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.795  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.795  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.915  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.915  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    25.029  
      m_clk__I4                               -            BUF_X16  0.000   0.938    25.029  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    25.149  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    25.149  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.322  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.322  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.427  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.337    25.428  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.810  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.810  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.188  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.189  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.568  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.568  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    26.967  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    26.968  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.265    27.356  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.357  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.736  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.736  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.891  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.891  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    27.974  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    27.974  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    28.090  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    28.090  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.201  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.203  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.381  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.382  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.512  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.512  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.714  
      m_clk__L16_I11                          -            INV_X32  0.000   4.623    28.714  
      m_clk__L16_I11                          A ^ -> ZN v  INV_X32  0.132   4.756    28.847  
      m_clk__L17_I19                          -            INV_X32  0.001   4.757    28.847  
      m_clk__L17_I19                          A v -> ZN ^  INV_X32  0.154   4.911    29.002  
      m_clk__L18_I32                          -            INV_X32  0.000   4.911    29.002  
      m_clk__L18_I32                          A ^ -> ZN v  INV_X32  0.078   4.989    29.080  
      m_clk__L19_I62                          -            INV_X32  0.000   4.989    29.080  
      m_clk__L19_I62                          A v -> ZN ^  INV_X32  0.132   5.121    29.212  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[9]  -            SDFF_X2  0.000   5.121    29.212  
      ---------------------------------------------------------------------------------------
Path 29: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.121
- Setup                         0.487
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.234
- Arrival Time                 32.292
= Slack Time                  -24.059
= Slack Time(original)        -26.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.059  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.059  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.746  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.746  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.605  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.605  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.474  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.474  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.355  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.355  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.235  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.235  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.120  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.120  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.000  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.000  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.827  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.827  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.719  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.718  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.334  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.334  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.930  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.929  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.549  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.549  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.150  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.149  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.760  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.760  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.381  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.381  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.225  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.225  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.117  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.117  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.915  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.913  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.773  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.773  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.589  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.589  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.468  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.468  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.293  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.293  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.155  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.155  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.992  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.992  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.907  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.907  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.777  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.777  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.126  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.126  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.654  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.628  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.486  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.484  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.341  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.898  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.898  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.665  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.543  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.249  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.351  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.349  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.736  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.736  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.240  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.240  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.985  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.668  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.668  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.216  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.216  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.748  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.748  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.468  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.544  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.544  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.797  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.797  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.612  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.612  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.249  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.249  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.500  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.903  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.902  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.836  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.836  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.993  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.993  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.265  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.199  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.199  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.616  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.616  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.741  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.741  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.841  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.841  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.007  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.007  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.221  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.221  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.484  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.484  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.774  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.774  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.539  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.541  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.707  
      TDSP_CORE_INST/ALU_32_INST/p7191A7664                          -             AOI21_X1   0.005   30.771   6.712  
      TDSP_CORE_INST/ALU_32_INST/p7191A7664                          B1 ^ -> ZN v  AOI21_X1   0.301   31.071   7.012  
      TDSP_CORE_INST/ALU_32_INST/p7458A7636                          -             OAI211_X1  0.000   31.071   7.012  
      TDSP_CORE_INST/ALU_32_INST/p7458A7636                          A v -> ZN ^   OAI211_X1  0.513   31.584   7.525  
      TDSP_CORE_INST/EXECUTE_INST/n1004D                             -             AOI22_X1   0.000   31.584   7.525  
      TDSP_CORE_INST/EXECUTE_INST/n1004D                             B1 ^ -> ZN v  AOI22_X1   0.307   31.891   7.832  
      TDSP_CORE_INST/EXECUTE_INST/n1020D                             -             INV_X4     0.000   31.891   7.832  
      TDSP_CORE_INST/EXECUTE_INST/n1020D                             A v -> ZN ^   INV_X4     0.401   32.292   8.234  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]                        -             SDFF_X2    0.000   32.292   8.234  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    24.059  
      m_clk__I10                               -            BUF_X16  0.000   0.000    24.059  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.371  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.371  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.512  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.512  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.643  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.643  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.762  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.762  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.883  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.883  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.997  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.997  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    25.117  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    25.117  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.290  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.290  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.395  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.337    25.396  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.778  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.778  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    26.156  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    26.156  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.536  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.536  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.935  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.935  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    27.324  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.324  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.704  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.704  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.859  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.859  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.942  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.942  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    28.058  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    28.058  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    28.169  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    28.170  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.349  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.349  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.480  
      m_clk__L15_I6                            -            INV_X32  0.000   4.421    28.480  
      m_clk__L15_I6                            A v -> ZN ^  INV_X32  0.202   4.623    28.682  
      m_clk__L16_I11                           -            INV_X32  0.000   4.623    28.682  
      m_clk__L16_I11                           A ^ -> ZN v  INV_X32  0.132   4.756    28.814  
      m_clk__L17_I19                           -            INV_X32  0.001   4.757    28.815  
      m_clk__L17_I19                           A v -> ZN ^  INV_X32  0.154   4.911    28.969  
      m_clk__L18_I32                           -            INV_X32  0.000   4.911    28.970  
      m_clk__L18_I32                           A ^ -> ZN v  INV_X32  0.078   4.989    29.048  
      m_clk__L19_I62                           -            INV_X32  0.000   4.989    29.048  
      m_clk__L19_I62                           A v -> ZN ^  INV_X32  0.132   5.121    29.180  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[10]  -            SDFF_X2  0.000   5.121    29.180  
      ----------------------------------------------------------------------------------------
Path 30: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.272
- Setup                         0.501
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.371
- Arrival Time                 32.125
= Slack Time                  -23.754
= Slack Time(original)        -26.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.754  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.754  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.442  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.442  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.301  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.301  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.169  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.169  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.050  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.050  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -22.930  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -22.930  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.816  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.816  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.696  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.696  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.522  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.522  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.414  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.414  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.030  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.030  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.625  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.624  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.245  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.245  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.845  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.844  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.456  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.455  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.076  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.076  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -19.921  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -19.921  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.812  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.812  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.610  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.609  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.469  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.469  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.284  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.284  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.163  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.163  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -18.988  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -18.988  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.851  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.851  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.687  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.687  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.602  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.602  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.473  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.473  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.821  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.821  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.350  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.324  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.181  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.180  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.037  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.593  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.593  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.361  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.361  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.239  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.238  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -12.944  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -12.944  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.046  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.045  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.431  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.431  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -10.936  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -10.936  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.681  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.681  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.364  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.364  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.149  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.149  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -9.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -9.912  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.443  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.443  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.163  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.240  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.240  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.307  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.307  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -5.944  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -5.944  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.195  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.532  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.532  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -0.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -0.960  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.299  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.299  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.504  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.504  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.799   25.057   1.303  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.057   1.303  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.457   25.515   1.761  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.515   1.761  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.021   26.536   2.782  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.536   2.782  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   26.718   2.964  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   26.718   2.964  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.766   27.484   3.730  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.484   3.730  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.452   27.935   4.181  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.935   4.181  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.184   28.120   4.366  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   28.120   4.366  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.532   28.652   4.898  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   28.652   4.898  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.234   29.886   6.132  
      TDSP_CORE_INST/ALU_32_INST/p7191A7666                          -             AOI21_X1   0.010   29.896   6.142  
      TDSP_CORE_INST/ALU_32_INST/p7191A7666                          A ^ -> ZN v   AOI21_X1   0.508   30.405   6.651  
      TDSP_CORE_INST/ALU_32_INST/p7458A7634                          -             OAI211_X1  0.000   30.405   6.651  
      TDSP_CORE_INST/ALU_32_INST/p7458A7634                          A v -> ZN ^   OAI211_X1  0.836   31.241   7.487  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25770                        -             AOI22_X1   0.000   31.241   7.487  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25770                        B1 ^ -> ZN v  AOI22_X1   0.399   31.640   7.886  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25740                        -             INV_X4     0.000   31.640   7.886  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25740                        A v -> ZN ^   INV_X4     0.485   32.125   8.371  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]                        -             SDFF_X2    0.000   32.125   8.371  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.754  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.754  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.066  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.066  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.207  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.207  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.339  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.339  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.458  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.458  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.578  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.578  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.692  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.692  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.812  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.812  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    24.986  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    24.986  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.091  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.092  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.473  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.473  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.851  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.852  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.231  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.231  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.630  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.631  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    27.020  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.020  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.399  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.399  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.554  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.554  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.638  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.638  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.753  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.753  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.864  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.866  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.045  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.045  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.175  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.175  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.361  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.361  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.503  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.503  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.703  
      m_clk__L18_I25                           -            INV_X32  0.001   4.949    28.703  
      m_clk__L18_I25                           A ^ -> ZN v  INV_X32  0.156   5.106    28.860  
      m_clk__L19_I43                           -            INV_X32  0.000   5.106    28.860  
      m_clk__L19_I43                           A v -> ZN ^  INV_X32  0.167   5.272    29.026  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[23]  -            SDFF_X2  0.000   5.272    29.026  
      ----------------------------------------------------------------------------------------
Path 31: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.257
- Setup                         0.466
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.392
- Arrival Time                 32.428
= Slack Time                  -24.036
= Slack Time(original)        -26.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.036  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.036  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.724  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.724  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.583  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.583  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.451  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.451  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.332  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.332  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.212  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.212  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.098  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.098  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.978  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.978  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.805  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.804  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.697  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.696  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.312  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.312  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.908  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.907  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.527  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.527  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.128  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.127  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.738  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.738  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.358  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.358  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.203  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.203  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.094  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.094  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.892  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.891  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.751  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.751  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.566  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.566  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.446  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.446  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.271  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.271  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.133  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.133  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.969  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.969  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.884  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.884  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.755  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.755  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.104  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.104  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.632  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.606  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.464  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.462  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.319  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.875  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.643  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.643  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.521  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.227  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.227  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.327  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.714  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.714  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.963  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.963  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.431  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.431  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.194  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.194  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.042  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.725  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.725  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.522  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.522  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.775  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.775  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.590  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.589  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.227  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.227  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.477  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.477  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.880  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.880  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.814  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.971  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.971  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.243  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.582  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.581  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.222  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.222  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.638  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.638  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.763  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.764  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.863  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.863  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.029  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.029  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.243  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.243  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.506  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.506  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.797  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.797  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.561  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.564  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.730  
      TDSP_CORE_INST/ALU_32_INST/p7191A7679                          -             AOI21_X1   0.000   30.766   6.730  
      TDSP_CORE_INST/ALU_32_INST/p7191A7679                          B1 ^ -> ZN v  AOI21_X1   0.281   31.047   7.011  
      TDSP_CORE_INST/ALU_32_INST/p7458A7647                          -             OAI211_X1  0.000   31.047   7.011  
      TDSP_CORE_INST/ALU_32_INST/p7458A7647                          A v -> ZN ^   OAI211_X1  0.601   31.648   7.612  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25765                        -             AOI22_X1   0.000   31.648   7.612  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25765                        B1 ^ -> ZN v  AOI22_X1   0.398   32.047   8.010  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25735                        -             INV_X8     0.000   32.047   8.010  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25735                        A v -> ZN ^   INV_X8     0.381   32.428   8.391  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]                        -             SDFF_X2    0.000   32.428   8.392  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    24.036  
      m_clk__I10                               -            BUF_X16  0.000   0.000    24.036  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.348  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.348  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.490  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.490  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.621  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.621  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.740  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.740  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.860  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.860  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.975  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.975  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    25.095  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    25.095  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.268  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.268  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.373  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.374  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.755  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.755  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    26.134  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    26.134  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.513  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.514  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.913  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.913  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    27.302  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.302  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.681  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.681  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.837  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.837  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.920  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.920  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    28.035  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    28.036  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    28.146  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    28.148  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.327  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.327  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.457  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.457  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.643  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.644  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.786  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.786  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.985  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    28.986  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    29.141  
      m_clk__L19_I41                           -            INV_X32  0.000   5.105    29.141  
      m_clk__L19_I41                           A v -> ZN ^  INV_X32  0.153   5.257    29.294  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[19]  -            SDFF_X2  0.000   5.257    29.294  
      ----------------------------------------------------------------------------------------
Path 32: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.275
- Setup                         0.458
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.417
- Arrival Time                 32.402
= Slack Time                  -23.984
= Slack Time(original)        -26.393
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.984  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.984  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.672  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.672  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.531  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.531  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.400  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.400  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.281  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.281  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.160  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.160  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.046  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.046  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.926  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.926  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.753  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.753  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.645  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.644  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.260  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.260  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.856  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.855  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.475  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.475  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.076  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.075  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.686  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.686  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.307  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.306  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.151  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.151  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.042  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.042  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.841  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.839  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.699  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.699  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.515  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.515  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.394  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.394  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.219  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.219  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.081  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.081  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.917  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.917  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.832  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.832  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.703  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.703  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.052  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.052  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.580  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.554  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.412  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.410  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.267  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.824  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.824  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.591  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.591  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.469  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.175  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.175  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.275  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.662  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.166  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.911  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.594  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.594  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.379  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.142  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.142  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.990  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.990  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.674  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.674  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.470  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.470  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.723  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.538  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.425  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.425  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.828  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.762  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.762  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.919  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.191  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.274  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.274  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.690  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.690  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.815  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.815  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.915  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.915  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.081  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.081  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.295  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.295  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.558  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.558  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.849  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.849  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.613  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.616  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.782  
      TDSP_CORE_INST/ALU_32_INST/p7191A7684                          -             AOI21_X1   0.001   30.767   6.782  
      TDSP_CORE_INST/ALU_32_INST/p7191A7684                          B1 ^ -> ZN v  AOI21_X1   0.297   31.064   7.079  
      TDSP_CORE_INST/ALU_32_INST/p7458A7654                          -             OAI211_X1  0.000   31.064   7.079  
      TDSP_CORE_INST/ALU_32_INST/p7458A7654                          A v -> ZN ^   OAI211_X1  0.584   31.648   7.663  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25763                        -             AOI22_X1   0.000   31.648   7.664  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25763                        B1 ^ -> ZN v  AOI22_X1   0.377   32.025   8.041  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25733                        -             INV_X8     0.000   32.025   8.041  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25733                        A v -> ZN ^   INV_X8     0.376   32.402   8.417  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]                        -             SDFF_X2    0.000   32.402   8.417  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.984  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.984  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.297  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.297  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.438  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.438  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.569  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.569  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.688  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.688  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.808  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.808  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.923  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.923  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    25.043  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    25.043  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.216  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.216  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.321  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.322  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.703  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.703  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    26.082  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    26.082  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.462  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.462  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.861  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.861  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    27.250  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.250  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.629  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.629  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.785  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.785  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.868  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.868  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.984  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.984  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    28.094  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    28.096  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.275  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.275  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.405  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.406  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.592  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.592  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.734  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.734  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.933  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    28.934  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    29.089  
      m_clk__L19_I40                           -            INV_X32  0.000   5.105    29.089  
      m_clk__L19_I40                           A v -> ZN ^  INV_X32  0.170   5.275    29.259  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[17]  -            SDFF_X2  0.000   5.275    29.259  
      ----------------------------------------------------------------------------------------
Path 33: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.298
- Setup                         0.481
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.417
- Arrival Time                 32.338
= Slack Time                  -23.920
= Slack Time(original)        -26.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.920  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.920  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.608  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.608  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.467  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.467  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.335  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.335  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.216  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.216  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.096  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.096  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.982  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.982  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.862  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.862  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.689  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.688  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.581  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.580  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.196  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.196  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.792  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.791  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.411  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.411  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.012  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.011  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.622  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.622  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.242  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.242  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.087  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.087  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.978  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.978  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.776  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.775  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.635  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.635  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.450  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.450  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.330  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.330  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.155  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.155  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.017  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.017  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.853  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.853  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.768  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.768  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.639  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.639  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.988  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.988  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.516  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.490  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.348  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.575    -15.346  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.203  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.759  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.759  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.527  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.527  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.405  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.405  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.111  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.212  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.211  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.598  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.102  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.102  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.847  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.847  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.530  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.078  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.078  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.926  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.926  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.609  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.330  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.330  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.406  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.474  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.111  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.111  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.361  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.361  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.764  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.764  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.698  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.855  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.855  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.466  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.465  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.338  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.338  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.754  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.754  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.879  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.880  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.979  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.979  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.145  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.145  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.359  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.359  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.622  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.622  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.913  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.913  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.677  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.680  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.846  
      TDSP_CORE_INST/ALU_32_INST/p7191A7680                          -             AOI21_X1   0.006   30.772   6.852  
      TDSP_CORE_INST/ALU_32_INST/p7191A7680                          B1 ^ -> ZN v  AOI21_X1   0.292   31.064   7.144  
      TDSP_CORE_INST/ALU_32_INST/p7458A7651                          -             OAI211_X1  0.000   31.064   7.144  
      TDSP_CORE_INST/ALU_32_INST/p7458A7651                          A v -> ZN ^   OAI211_X1  0.539   31.603   7.682  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25766                        -             AOI22_X1   0.000   31.603   7.682  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25766                        B1 ^ -> ZN v  AOI22_X1   0.329   31.932   8.011  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25736                        -             INV_X4     0.000   31.932   8.011  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25736                        A v -> ZN ^   INV_X4     0.406   32.338   8.417  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]                         -             SDFF_X2    0.000   32.338   8.417  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    23.920  
      m_clk__I10                              -            BUF_X16  0.000   0.000    23.920  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.232  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.232  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.374  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.374  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.505  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.505  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.624  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.624  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.744  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.744  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    24.859  
      m_clk__I4                               -            BUF_X16  0.000   0.938    24.859  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    24.979  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    24.979  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.152  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.152  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.257  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.258  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.639  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.639  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.018  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.018  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.397  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.398  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    26.797  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    26.797  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.265    27.186  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.186  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.565  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.565  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.721  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.721  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    27.804  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    27.804  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    27.919  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    27.920  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.030  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.032  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.211  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.211  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.341  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.341  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.543  
      m_clk__L16_I12                          -            INV_X32  0.000   4.623    28.544  
      m_clk__L16_I12                          A ^ -> ZN v  INV_X32  0.137   4.760    28.680  
      m_clk__L17_I21                          -            INV_X32  0.000   4.760    28.680  
      m_clk__L17_I21                          A v -> ZN ^  INV_X32  0.208   4.968    28.888  
      m_clk__L18_I35                          -            INV_X32  0.000   4.968    28.888  
      m_clk__L18_I35                          A ^ -> ZN v  INV_X32  0.158   5.126    29.047  
      m_clk__L19_I69                          -            INV_X32  0.000   5.126    29.047  
      m_clk__L19_I69                          A v -> ZN ^  INV_X32  0.172   5.298    29.219  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[1]  -            SDFF_X2  0.000   5.298    29.219  
      ---------------------------------------------------------------------------------------
Path 34: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.267
- Setup                         0.501
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.365
- Arrival Time                 31.935
= Slack Time                  -23.569
= Slack Time(original)        -26.383
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.569  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.569  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.257  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.257  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.116  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.116  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -22.985  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -22.985  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -22.866  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -22.866  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -22.745  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -22.745  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.631  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.631  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.511  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.511  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.338  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.338  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.230  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.229  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -21.845  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -21.845  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.441  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.440  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.060  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.060  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.661  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.660  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.271  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.271  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -19.892  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -19.891  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -19.736  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -19.736  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.627  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.627  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.426  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.424  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.284  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.284  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.100  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.100  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -18.979  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -18.979  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -18.804  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -18.804  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.666  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.666  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.502  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.502  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.417  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.417  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.288  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.288  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.637  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.637  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.139  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -14.997  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.575    -14.995  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -13.852  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -13.852  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.409  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.409  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.176  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.176  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.054  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.054  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -12.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -12.760  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -11.861  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -11.860  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.247  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.247  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -10.751  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -10.751  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -9.964  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -9.964  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -9.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -9.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.259  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.259  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -8.979  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -8.979  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.055  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.308  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.308  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.123  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.123  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -5.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -5.760  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.010  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.010  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.413  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.413  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.504  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.504  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -0.776  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -0.776  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.115  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.115  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.689  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.799   25.057   1.488  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.057   1.488  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.457   25.515   1.945  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.515   1.945  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.021   26.536   2.966  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.536   2.967  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   26.718   3.148  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   26.718   3.148  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.766   27.484   3.914  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.484   3.914  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.452   27.935   4.366  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.935   4.366  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.184   28.120   4.550  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   28.120   4.550  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.532   28.652   5.083  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   28.652   5.083  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.234   29.886   6.316  
      TDSP_CORE_INST/ALU_32_INST/p7191A7683                          -             AOI21_X1   0.000   29.886   6.317  
      TDSP_CORE_INST/ALU_32_INST/p7191A7683                          A ^ -> ZN v   AOI21_X1   0.499   30.385   6.816  
      TDSP_CORE_INST/ALU_32_INST/p7458A7650                          -             OAI211_X1  0.000   30.385   6.816  
      TDSP_CORE_INST/ALU_32_INST/p7458A7650                          A v -> ZN ^   OAI211_X1  0.723   31.108   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25774                        -             AOI22_X1   0.000   31.108   7.539  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25774                        B1 ^ -> ZN v  AOI22_X1   0.370   31.478   7.909  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25744                        -             INV_X4     0.000   31.478   7.909  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25744                        A v -> ZN ^   INV_X4     0.456   31.935   8.365  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]                        -             SDFF_X2    0.000   31.935   8.365  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.569  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.569  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    23.882  
      m_clk__I9                                -            BUF_X16  0.000   0.312    23.882  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.023  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.023  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.154  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.154  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.273  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.273  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.393  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.393  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.508  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.508  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.628  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.628  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    24.801  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    24.801  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    24.906  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    24.907  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.288  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.288  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.667  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.667  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.047  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.047  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.446  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.446  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    26.835  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    26.835  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.214  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.214  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.370  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.370  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.453  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.453  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.569  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.569  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.679  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.681  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    27.860  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    27.860  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    27.990  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    27.991  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.177  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.177  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.319  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.319  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.518  
      m_clk__L18_I25                           -            INV_X32  0.001   4.949    28.519  
      m_clk__L18_I25                           A ^ -> ZN v  INV_X32  0.156   5.106    28.675  
      m_clk__L19_I44                           -            INV_X32  0.000   5.106    28.675  
      m_clk__L19_I44                           A v -> ZN ^  INV_X32  0.161   5.267    28.836  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[27]  -            SDFF_X2  0.000   5.267    28.836  
      ----------------------------------------------------------------------------------------
Path 35: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.175
- Setup                         0.495
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.280
- Arrival Time                 32.207
= Slack Time                  -23.927
= Slack Time(original)        -26.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.927  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.927  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.615  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.615  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.473  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.473  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.342  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.342  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.223  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.223  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.103  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.103  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.988  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.988  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.868  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.868  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.695  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.695  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.587  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.586  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.202  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.202  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.798  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.797  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.418  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.417  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.018  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.017  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.629  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.628  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.249  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.249  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.093  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.093  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.985  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.985  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.783  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.782  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.642  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.642  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.457  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.457  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.336  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.336  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.161  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.161  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.023  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.023  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.860  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.860  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.775  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.775  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.646  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.646  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.994  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.994  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.522  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.497  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.354  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.352  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.210  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.766  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.534  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.533  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.411  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.219  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.604  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.108  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.853  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.853  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.537  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.536  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.084  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.933  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.933  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.616  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.616  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.336  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.336  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.413  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.412  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.665  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.665  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.480  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.480  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.117  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.117  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.368  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.368  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.705  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.704  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.862  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.861  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.133  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.472  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.472  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.331  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.331  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.747  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.747  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.873  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.873  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.973  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.973  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.139  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.139  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.353  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.353  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.616  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.616  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.906  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.906  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.671  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.673  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.839  
      TDSP_CORE_INST/ALU_32_INST/p7191A7669                          -             AOI21_X1   0.005   30.771   6.845  
      TDSP_CORE_INST/ALU_32_INST/p7191A7669                          B1 ^ -> ZN v  AOI21_X1   0.274   31.046   7.119  
      TDSP_CORE_INST/ALU_32_INST/p7458A7640                          -             OAI211_X1  0.000   31.046   7.119  
      TDSP_CORE_INST/ALU_32_INST/p7458A7640                          A v -> ZN ^   OAI211_X1  0.465   31.511   7.584  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25783                        -             AOI22_X1   0.000   31.511   7.584  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25783                        B1 ^ -> ZN v  AOI22_X1   0.289   31.800   7.873  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25756                        -             INV_X4     0.000   31.800   7.873  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25756                        A v -> ZN ^   INV_X4     0.407   32.207   8.280  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]                         -             SDFF_X2    0.000   32.207   8.280  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    23.927  
      m_clk__I10                              -            BUF_X16  0.000   0.000    23.927  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.239  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.239  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.380  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.380  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.512  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.512  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.631  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.631  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.751  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.751  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    24.865  
      m_clk__I4                               -            BUF_X16  0.000   0.938    24.865  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    24.985  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    24.985  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.158  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.158  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.263  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.264  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.646  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.646  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.024  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.025  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.404  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.404  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    26.803  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    26.804  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.266    27.192  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.193  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.572  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.572  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.727  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.727  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    27.810  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    27.810  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    27.926  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    27.926  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.037  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.039  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.217  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.218  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.348  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.348  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.550  
      m_clk__L16_I11                          -            INV_X32  0.000   4.623    28.550  
      m_clk__L16_I11                          A ^ -> ZN v  INV_X32  0.132   4.756    28.683  
      m_clk__L17_I20                          -            INV_X32  0.001   4.757    28.683  
      m_clk__L17_I20                          A v -> ZN ^  INV_X32  0.185   4.942    28.868  
      m_clk__L18_I33                          -            INV_X32  0.000   4.942    28.868  
      m_clk__L18_I33                          A ^ -> ZN v  INV_X32  0.090   5.032    28.959  
      m_clk__L19_I63                          -            INV_X32  0.000   5.032    28.959  
      m_clk__L19_I63                          A v -> ZN ^  INV_X32  0.143   5.175    29.102  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[7]  -            SDFF_X2  0.000   5.175    29.102  
      ---------------------------------------------------------------------------------------
Path 36: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.252
- Setup                         0.470
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.382
- Arrival Time                 32.337
= Slack Time                  -23.956
= Slack Time(original)        -26.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.956  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.956  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.643  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.643  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.502  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.502  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.371  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.371  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.252  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.252  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.132  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.132  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.017  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.017  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.897  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.897  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.724  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.724  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.616  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.615  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.231  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.231  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.827  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.826  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.446  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.446  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.047  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.046  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.657  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.657  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.278  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.278  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.122  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.122  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.014  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.014  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.812  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.810  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.670  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.670  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.486  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.486  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.365  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.365  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.190  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.190  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.052  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.052  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.889  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.889  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.804  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.804  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.674  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.674  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.023  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.023  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.551  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.525  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.383  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.381  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.238  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.238  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.795  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.562  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.440  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.440  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.146  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.146  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.248  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.633  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.137  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.137  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.882  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.882  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.565  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.565  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.113  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.113  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.962  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.962  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.645  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.645  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.365  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.365  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.441  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.441  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.509  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.146  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.397  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.397  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.800  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.799  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.733  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.733  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.890  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.162  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.162  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.501  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.501  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.302  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.302  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.719  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.719  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.844  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.844  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.944  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.944  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.110  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.110  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.324  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.324  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.587  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.587  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.877  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.877  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.642  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.644  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.810  
      TDSP_CORE_INST/ALU_32_INST/p7191A7670                          -             AOI21_X1   0.006   30.772   6.816  
      TDSP_CORE_INST/ALU_32_INST/p7191A7670                          B1 ^ -> ZN v  AOI21_X1   0.291   31.062   7.107  
      TDSP_CORE_INST/ALU_32_INST/p7458A7641                          -             OAI211_X1  0.000   31.062   7.107  
      TDSP_CORE_INST/ALU_32_INST/p7458A7641                          A v -> ZN ^   OAI211_X1  0.550   31.612   7.657  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25782                        -             AOI22_X1   0.000   31.613   7.657  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25782                        B1 ^ -> ZN v  AOI22_X1   0.355   31.968   8.012  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25752                        -             INV_X8     0.000   31.968   8.012  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25752                        A v -> ZN ^   INV_X8     0.369   32.337   8.381  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]                         -             SDFF_X2    0.000   32.337   8.382  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    23.956  
      m_clk__I10                              -            BUF_X16  0.000   0.000    23.956  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.268  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.268  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.409  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.409  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.540  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.540  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.659  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.659  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.780  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.780  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    24.894  
      m_clk__I4                               -            BUF_X16  0.000   0.938    24.894  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    25.014  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    25.014  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.187  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.187  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.292  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.293  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.675  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.675  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.053  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.053  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.433  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.433  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    26.832  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    26.832  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.266    27.221  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.221  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.601  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.601  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.756  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.756  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.884    27.839  
      m_clk__L11_I1                           -            INV_X32  0.000   3.884    27.839  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    27.955  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    27.955  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.066  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.067  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.246  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.246  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.377  
      m_clk__L15_I5                           -            INV_X32  0.000   4.421    28.377  
      m_clk__L15_I5                           A v -> ZN ^  INV_X32  0.186   4.607    28.563  
      m_clk__L16_I10                          -            INV_X32  0.000   4.607    28.563  
      m_clk__L16_I10                          A ^ -> ZN v  INV_X32  0.146   4.754    28.709  
      m_clk__L17_I17                          -            INV_X32  0.001   4.755    28.710  
      m_clk__L17_I17                          A v -> ZN ^  INV_X32  0.199   4.954    28.909  
      m_clk__L18_I28                          -            INV_X32  0.000   4.954    28.909  
      m_clk__L18_I28                          A ^ -> ZN v  INV_X32  0.153   5.106    29.062  
      m_clk__L19_I52                          -            INV_X32  0.000   5.107    29.062  
      m_clk__L19_I52                          A v -> ZN ^  INV_X32  0.145   5.252    29.207  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[6]  -            SDFF_X2  0.000   5.252    29.207  
      ---------------------------------------------------------------------------------------
Path 37: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.267
- Setup                         0.495
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.372
- Arrival Time                 31.918
= Slack Time                  -23.547
= Slack Time(original)        -26.363
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.547  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.547  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.235  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.235  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.093  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.093  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -22.962  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -22.962  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -22.843  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -22.843  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -22.723  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -22.723  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.608  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.608  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.488  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.488  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.315  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.315  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.207  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.206  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -21.822  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -21.822  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.418  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.417  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.038  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.037  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.638  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.637  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.249  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.248  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -19.869  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -19.869  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -19.713  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -19.713  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.605  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.605  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.403  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.402  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.262  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.262  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.077  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.077  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -18.956  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -18.956  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -18.781  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -18.781  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.643  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.643  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.480  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.480  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.395  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.395  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.266  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.266  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.614  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.614  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.142  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.117  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -14.974  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.575    -14.972  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -13.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -13.830  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.386  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.386  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.154  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.153  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.031  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.031  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -12.737  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -12.737  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -11.839  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -11.838  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.224  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -10.728  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -10.728  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.157  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.156  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -9.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -9.941  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -9.704  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -9.704  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.553  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.553  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -8.956  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -8.956  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.033  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.032  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.100  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.100  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -5.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -5.737  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -4.988  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -4.988  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.391  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.391  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.325  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.482  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.481  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -0.753  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -0.753  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.092  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.092  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.711  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.711  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.799   25.057   1.511  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.057   1.511  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.457   25.515   1.968  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.515   1.968  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.021   26.536   2.989  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.536   2.989  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   26.718   3.171  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   26.718   3.171  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.766   27.484   3.937  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.484   3.937  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.452   27.935   4.389  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.935   4.389  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.184   28.120   4.573  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   28.120   4.573  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.532   28.652   5.105  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   28.652   5.105  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.234   29.886   6.339  
      TDSP_CORE_INST/ALU_32_INST/p7191A7665                          -             AOI21_X1   0.003   29.889   6.342  
      TDSP_CORE_INST/ALU_32_INST/p7191A7665                          A ^ -> ZN v   AOI21_X1   0.541   30.430   6.883  
      TDSP_CORE_INST/ALU_32_INST/p7458A                              -             OAI211_X1  0.000   30.430   6.883  
      TDSP_CORE_INST/ALU_32_INST/p7458A                              A v -> ZN ^   OAI211_X1  0.714   31.143   7.597  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25776                        -             AOI22_X1   0.000   31.143   7.597  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25776                        B1 ^ -> ZN v  AOI22_X1   0.344   31.487   7.940  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25747                        -             INV_X4     0.000   31.487   7.940  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25747                        A v -> ZN ^   INV_X4     0.431   31.918   8.372  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]                        -             SDFF_X2    0.000   31.918   8.372  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.547  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.547  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    23.859  
      m_clk__I9                                -            BUF_X16  0.000   0.312    23.859  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.000  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.000  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.132  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.132  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.251  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.251  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.371  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.371  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.485  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.485  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.605  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.605  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    24.778  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    24.778  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    24.883  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    24.884  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.266  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.266  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.644  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.645  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.024  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.024  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.423  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.424  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    26.812  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    26.813  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.192  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.192  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.347  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.347  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.430  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.430  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.546  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.546  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.657  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.659  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    27.837  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    27.838  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    27.968  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    27.968  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.154  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.154  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.296  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.296  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.496  
      m_clk__L18_I25                           -            INV_X32  0.001   4.949    28.496  
      m_clk__L18_I25                           A ^ -> ZN v  INV_X32  0.156   5.106    28.652  
      m_clk__L19_I44                           -            INV_X32  0.000   5.106    28.653  
      m_clk__L19_I44                           A v -> ZN ^  INV_X32  0.161   5.267    28.813  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[30]  -            SDFF_X2  0.000   5.267    28.813  
      ----------------------------------------------------------------------------------------
Path 38: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.270
- Setup                         0.494
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.375
- Arrival Time                 31.952
= Slack Time                  -23.576
= Slack Time(original)        -26.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.576  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.576  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.264  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.264  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.123  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.123  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -22.992  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -22.992  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -22.873  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -22.873  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -22.752  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -22.752  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.638  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.638  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.518  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.518  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.345  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.345  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.237  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.236  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -21.852  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -21.852  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.448  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.447  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.067  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.067  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.668  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.667  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.278  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.278  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -19.899  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -19.898  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -19.743  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -19.743  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.634  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.634  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.433  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.431  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.291  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.291  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.107  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.107  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -18.986  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -18.986  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -18.811  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -18.811  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.673  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.673  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.509  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.509  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.424  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.424  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.295  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.295  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.644  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.644  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.172  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.146  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.004  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.002  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -13.859  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -13.859  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.416  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.183  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.183  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.061  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -12.767  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -12.767  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -11.868  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -11.867  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.254  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.254  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -10.758  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -10.758  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.503  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.503  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.186  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.186  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -9.971  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -9.971  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -9.734  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -9.734  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.582  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.582  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.266  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -8.986  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -8.986  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.062  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.062  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.315  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.130  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -5.767  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -5.767  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.017  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.420  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.420  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.354  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.354  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.511  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.511  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -0.783  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -0.783  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.122  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.682  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.682  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.799   25.057   1.481  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.057   1.481  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.457   25.515   1.938  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.515   1.938  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.021   26.536   2.959  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.536   2.960  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   26.718   3.141  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   26.718   3.141  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.766   27.484   3.907  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.484   3.907  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.452   27.935   4.359  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.935   4.359  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.184   28.120   4.543  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   28.120   4.543  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.532   28.652   5.076  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   28.652   5.076  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.234   29.886   6.309  
      TDSP_CORE_INST/ALU_32_INST/p7191A7671                          -             AOI21_X1   0.012   29.897   6.321  
      TDSP_CORE_INST/ALU_32_INST/p7191A7671                          A ^ -> ZN v   AOI21_X1   0.484   30.381   6.805  
      TDSP_CORE_INST/ALU_32_INST/p7458A7635                          -             OAI211_X1  0.000   30.381   6.805  
      TDSP_CORE_INST/ALU_32_INST/p7458A7635                          A v -> ZN ^   OAI211_X1  0.748   31.129   7.552  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25769                        -             AOI22_X1   0.000   31.129   7.553  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25769                        B1 ^ -> ZN v  AOI22_X1   0.373   31.502   7.925  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25739                        -             INV_X4     0.000   31.502   7.925  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25739                        A v -> ZN ^   INV_X4     0.450   31.952   8.375  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]                        -             SDFF_X2    0.000   31.952   8.375  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.576  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.576  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    23.889  
      m_clk__I9                                -            BUF_X16  0.000   0.312    23.889  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.030  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.030  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.161  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.161  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.280  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.280  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.400  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.400  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.515  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.515  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.635  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.635  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    24.808  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    24.808  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    24.913  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    24.914  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.295  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.295  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.674  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.674  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.054  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.054  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.453  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.453  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    26.842  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    26.842  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.221  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.221  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.377  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.377  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.460  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.460  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.576  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.576  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.686  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.688  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    27.867  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    27.867  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    27.997  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    27.998  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.184  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.184  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.326  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.326  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.525  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    28.526  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    28.681  
      m_clk__L19_I42                           -            INV_X32  0.000   5.105    28.681  
      m_clk__L19_I42                           A v -> ZN ^  INV_X32  0.165   5.270    28.846  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[22]  -            SDFF_X2  0.000   5.270    28.846  
      ----------------------------------------------------------------------------------------
Path 39: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.298
- Setup                         0.438
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.460
- Arrival Time                 32.368
= Slack Time                  -23.908
= Slack Time(original)        -26.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.908  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.908  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.596  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.596  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.454  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.454  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.323  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.323  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.204  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.204  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.084  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.084  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.969  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.969  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.849  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.849  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.676  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.676  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.568  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.567  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.183  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.183  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.779  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.778  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.399  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.398  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.999  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.998  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.610  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.609  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.230  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.230  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.074  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.074  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.966  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.966  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.764  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.763  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.623  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.623  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.438  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.438  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.317  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.317  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.142  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.142  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.004  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.004  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.841  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.841  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.756  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.756  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.627  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.627  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.975  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.975  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.503  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.478  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.335  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.333  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.191  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.747  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.747  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.515  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.514  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.392  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.392  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.200  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.199  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.585  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.585  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.089  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.089  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.834  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.834  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.518  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.517  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.302  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.302  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.914  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.914  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.597  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.317  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.317  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.394  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.393  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.646  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.461  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.461  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.098  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.098  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.349  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.349  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.752  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.752  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.686  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.685  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.843  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.842  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.114  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.114  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.453  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.350  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.766  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.766  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.892  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.892  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.992  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.992  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.158  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.158  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.372  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.372  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.635  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.635  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.925  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.925  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.690  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.692  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.858  
      TDSP_CORE_INST/ALU_32_INST/p7191A7675                          -             AOI21_X1   0.006   30.772   6.864  
      TDSP_CORE_INST/ALU_32_INST/p7191A7675                          B1 ^ -> ZN v  AOI21_X1   0.311   31.083   7.175  
      TDSP_CORE_INST/ALU_32_INST/p7458A7645                          -             OAI211_X1  0.000   31.083   7.176  
      TDSP_CORE_INST/ALU_32_INST/p7458A7645                          A v -> ZN ^   OAI211_X1  0.536   31.619   7.712  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25780                        -             AOI22_X1   0.000   31.620   7.712  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25780                        B1 ^ -> ZN v  AOI22_X1   0.424   32.043   8.135  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25750                        -             INV_X16    0.000   32.043   8.136  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25750                        A v -> ZN ^   INV_X16    0.324   32.368   8.460  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]                         -             SDFF_X2    0.000   32.368   8.460  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    23.908  
      m_clk__I10                              -            BUF_X16  0.000   0.000    23.908  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.220  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.220  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.361  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.361  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.493  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.493  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.612  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.612  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.732  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.732  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    24.846  
      m_clk__I4                               -            BUF_X16  0.000   0.938    24.846  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    24.966  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    24.966  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.139  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.139  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.244  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.245  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.627  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.627  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.005  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.006  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.385  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.385  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    26.784  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    26.785  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.266    27.173  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.174  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.553  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.553  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.708  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.708  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    27.791  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    27.791  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    27.907  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    27.907  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.018  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.020  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.198  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.199  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.329  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.329  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.531  
      m_clk__L16_I12                          -            INV_X32  0.000   4.623    28.531  
      m_clk__L16_I12                          A ^ -> ZN v  INV_X32  0.137   4.760    28.668  
      m_clk__L17_I21                          -            INV_X32  0.000   4.760    28.668  
      m_clk__L17_I21                          A v -> ZN ^  INV_X32  0.208   4.968    28.876  
      m_clk__L18_I35                          -            INV_X32  0.000   4.968    28.876  
      m_clk__L18_I35                          A ^ -> ZN v  INV_X32  0.158   5.126    29.034  
      m_clk__L19_I69                          -            INV_X32  0.000   5.126    29.034  
      m_clk__L19_I69                          A v -> ZN ^  INV_X32  0.172   5.298    29.206  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[4]  -            SDFF_X2  0.000   5.298    29.206  
      ---------------------------------------------------------------------------------------
Path 40: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.270
- Setup                         0.451
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.418
- Arrival Time                 32.356
= Slack Time                  -23.937
= Slack Time(original)        -26.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.937  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.937  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.625  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.625  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.484  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.484  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.352  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.352  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.233  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.233  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.113  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.113  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.999  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.999  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.879  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.879  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.706  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.705  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.598  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.597  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.213  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.213  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.808  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.807  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.428  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.428  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.029  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.028  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.639  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.639  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.259  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.259  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.104  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.104  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.995  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.995  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.793  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.792  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.652  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.652  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.467  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.467  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.347  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.347  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.171  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.171  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.034  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.034  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.870  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.870  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.785  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.785  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.656  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.656  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.005  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.005  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.533  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.507  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.365  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.363  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.220  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.220  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.776  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.776  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.544  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.544  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.422  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.421  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.128  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.229  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.228  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.119  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.864  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.864  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.547  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.547  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.332  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.332  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.095  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.095  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.943  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.943  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.626  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.626  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.347  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.346  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.423  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.423  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.676  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.676  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.490  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.490  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.378  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.378  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.781  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.781  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.715  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.715  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.872  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.872  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.144  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.144  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.482  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.482  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.321  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.737  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.737  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.863  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.863  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   2.962  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   2.962  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.128  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.128  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.342  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.342  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.605  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.605  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.896  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.896  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.660  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.663  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.829  
      TDSP_CORE_INST/ALU_32_INST/p7191A7682                          -             AOI21_X1   0.000   30.766   6.829  
      TDSP_CORE_INST/ALU_32_INST/p7191A7682                          B1 ^ -> ZN v  AOI21_X1   0.282   31.049   7.112  
      TDSP_CORE_INST/ALU_32_INST/p7458A7652                          -             OAI211_X1  0.000   31.049   7.112  
      TDSP_CORE_INST/ALU_32_INST/p7458A7652                          A v -> ZN ^   OAI211_X1  0.568   31.617   7.679  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25764                        -             AOI22_X1   0.000   31.617   7.680  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25764                        B1 ^ -> ZN v  AOI22_X1   0.385   32.002   8.065  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25734                        -             INV_X8     0.000   32.002   8.065  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25734                        A v -> ZN ^   INV_X8     0.354   32.356   8.418  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]                        -             SDFF_X2    0.000   32.356   8.418  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.937  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.937  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.249  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.249  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.390  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.390  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.522  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.522  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.641  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.641  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.761  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.761  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.875  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.875  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.995  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.995  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.169  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.169  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.274  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.275  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.656  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.656  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    26.035  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    26.035  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.414  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.414  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.814  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.814  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    27.203  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.203  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.582  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.582  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.738  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.738  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.821  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.821  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.936  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.936  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    28.047  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    28.049  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.228  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.228  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.358  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.358  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.544  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.544  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.686  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.687  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.886  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    28.886  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    29.042  
      m_clk__L19_I42                           -            INV_X32  0.000   5.105    29.042  
      m_clk__L19_I42                           A v -> ZN ^  INV_X32  0.165   5.270    29.207  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[18]  -            SDFF_X2  0.000   5.270    29.207  
      ----------------------------------------------------------------------------------------
Path 41: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.300
- Setup                         1.271
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.629
- Arrival Time                 31.707
= Slack Time                  -24.079
= Slack Time(original)        -26.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -24.079  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -24.079  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.766  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.766  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.625  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.625  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.494  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.494  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.375  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.375  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.255  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.255  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -23.140  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -23.140  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -23.020  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -23.020  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.847  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.847  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.739  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.738  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.354  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.354  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.950  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.949  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.570  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.569  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -21.170  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -21.169  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.780  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.780  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.401  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.401  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.245  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.245  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -20.137  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -20.137  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.935  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.933  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.794  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.794  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.609  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.609  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.488  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.488  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.313  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.313  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -19.175  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -19.175  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -19.012  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -19.012  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.927  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.927  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.798  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.797  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -18.146  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -18.146  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.674  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.648  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.506  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.504  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.362  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.361  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.918  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.686  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.685  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.563  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.269  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.371  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.370  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.756  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.756  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.260  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.260  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -11.005  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -11.005  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.688  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.688  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.473  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.236  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -10.085  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -10.085  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.768  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.488  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.488  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.564  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.564  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.632  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.632  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.269  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.269  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.520  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.923  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.923  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.856  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.856  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -3.013  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -3.013  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.624  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.624  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.799   25.057   0.979  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.057   0.979  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.457   25.515   1.436  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.515   1.436  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.021   26.536   2.457  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.536   2.457  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   26.718   2.639  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   26.718   2.639  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.766   27.484   3.405  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.484   3.405  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.452   27.935   3.857  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.935   3.857  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.184   28.120   4.041  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             -             INV_X2     0.000   28.120   4.041  
      TDSP_CORE_INST/ALU_32_INST/Fp6372A                             A v -> ZN ^   INV_X2     0.221   28.341   4.262  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              -             NOR2_X4    0.000   28.341   4.262  
      TDSP_CORE_INST/ALU_32_INST/p7149A                              A1 ^ -> ZN v  NOR2_X4    0.237   28.578   4.499  
      TDSP_CORE_INST/ALU_32_INST/p6981A                              -             AOI222_X1  0.002   28.580   4.501  
      TDSP_CORE_INST/ALU_32_INST/p6981A                              A1 v -> ZN ^  AOI222_X1  0.974   29.554   5.475  
      TDSP_CORE_INST/ALU_32_INST/p7502A                              -             OAI211_X1  0.000   29.554   5.475  
      TDSP_CORE_INST/ALU_32_INST/p7502A                              A ^ -> ZN v   OAI211_X1  0.876   30.430   6.351  
      TDSP_CORE_INST/EXECUTE_INST/n0803D                             -             AOI22_X1   0.000   30.430   6.351  
      TDSP_CORE_INST/EXECUTE_INST/n0803D                             B1 v -> ZN ^  AOI22_X1   0.857   31.287   7.208  
      TDSP_CORE_INST/EXECUTE_INST/n0820D                             -             INV_X4     0.000   31.287   7.208  
      TDSP_CORE_INST/EXECUTE_INST/n0820D                             A ^ -> ZN v   INV_X4     0.420   31.707   7.628  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]                         -             SDFF_X2    0.000   31.707   7.629  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    24.079  
      m_clk__I10                              -            BUF_X16  0.000   0.000    24.079  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.391  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.391  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.532  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.532  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.663  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.663  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.782  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.782  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.903  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.903  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    25.017  
      m_clk__I4                               -            BUF_X16  0.000   0.938    25.017  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    25.137  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    25.137  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.310  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.310  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.415  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.416  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.798  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.798  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    26.176  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    26.176  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.556  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.556  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    26.955  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    26.956  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.266    27.344  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.344  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.724  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.724  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.879  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.879  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    27.962  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    27.962  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    28.078  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    28.078  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    28.189  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    28.191  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.369  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.369  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.500  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.500  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.702  
      m_clk__L16_I12                          -            INV_X32  0.000   4.623    28.702  
      m_clk__L16_I12                          A ^ -> ZN v  INV_X32  0.137   4.760    28.839  
      m_clk__L17_I21                          -            INV_X32  0.000   4.760    28.839  
      m_clk__L17_I21                          A v -> ZN ^  INV_X32  0.208   4.968    29.047  
      m_clk__L18_I35                          -            INV_X32  0.000   4.968    29.047  
      m_clk__L18_I35                          A ^ -> ZN v  INV_X32  0.158   5.126    29.205  
      m_clk__L19_I68                          -            INV_X32  0.000   5.126    29.205  
      m_clk__L19_I68                          A v -> ZN ^  INV_X32  0.174   5.300    29.379  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[0]  -            SDFF_X2  0.000   5.300    29.379  
      ---------------------------------------------------------------------------------------
Path 42: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.275
- Setup                         0.460
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.415
- Arrival Time                 32.302
= Slack Time                  -23.887
= Slack Time(original)        -26.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.887  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.887  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.574  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.574  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.433  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.433  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.302  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.302  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.183  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.183  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.063  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.063  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.948  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.948  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.828  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.828  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.655  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.655  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.547  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.546  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.162  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.162  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.758  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.757  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.378  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.377  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.978  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.977  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.588  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.588  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.209  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.209  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.053  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.053  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.945  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.945  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.743  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.741  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.602  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.602  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.417  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.417  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.296  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.296  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.121  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.121  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.983  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.983  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.820  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.820  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.735  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.735  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.606  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.605  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.954  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.954  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.482  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.456  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.314  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.312  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.170  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.169  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.726  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.726  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.494  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.493  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.371  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.077  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.179  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.178  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.564  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.564  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.068  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.813  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.813  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.496  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.281  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.281  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.044  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.044  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.893  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.576  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.296  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.296  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.372  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.372  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.625  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.440  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.077  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.077  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.328  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.731  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.731  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.664  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.821  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.821  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.093  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.432  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.432  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.371  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.371  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.788  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.788  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.913  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.913  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   3.013  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   3.013  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.179  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.179  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.393  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.393  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.656  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.656  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.946  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.946  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.711  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.713  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.879  
      TDSP_CORE_INST/ALU_32_INST/p7191A7686                          -             AOI21_X1   0.002   30.768   6.882  
      TDSP_CORE_INST/ALU_32_INST/p7191A7686                          B1 ^ -> ZN v  AOI21_X1   0.271   31.040   7.153  
      TDSP_CORE_INST/ALU_32_INST/p7458A7655                          -             OAI211_X1  0.000   31.040   7.153  
      TDSP_CORE_INST/ALU_32_INST/p7458A7655                          A v -> ZN ^   OAI211_X1  0.529   31.569   7.682  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25760                        -             AOI22_X1   0.000   31.569   7.682  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25760                        B1 ^ -> ZN v  AOI22_X1   0.360   31.929   8.042  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25731                        -             INV_X8     0.000   31.929   8.042  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25731                        A v -> ZN ^   INV_X8     0.373   32.302   8.415  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]                        -             SDFF_X2    0.000   32.302   8.415  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.887  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.887  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.199  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.199  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.340  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.340  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.471  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.471  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.590  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.590  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.711  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.711  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.825  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.825  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.945  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.945  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.118  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.118  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.223  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.224  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.606  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.606  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.984  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.984  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.364  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.364  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.763  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.764  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.266    27.152  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.152  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.532  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.532  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.687  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.687  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.770  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.770  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.886  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.886  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.997  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.999  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.177  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.177  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.308  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.308  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.494  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.494  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.636  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.636  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.836  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    28.836  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    28.991  
      m_clk__L19_I40                           -            INV_X32  0.000   5.105    28.991  
      m_clk__L19_I40                           A v -> ZN ^  INV_X32  0.170   5.275    29.162  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[16]  -            SDFF_X2  0.000   5.275    29.162  
      ----------------------------------------------------------------------------------------
Path 43: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.272
- Setup                         0.504
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.369
- Arrival Time                 31.898
= Slack Time                  -23.529
= Slack Time(original)        -26.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.529  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.529  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.217  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.217  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.076  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.076  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -22.944  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -22.944  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -22.825  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -22.825  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -22.705  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -22.705  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.591  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.591  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.471  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.471  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.298  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.297  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.190  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.189  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -21.805  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -21.805  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.400  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.399  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.020  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.020  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.621  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.620  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.231  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.231  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -19.851  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -19.851  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -19.696  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -19.696  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.587  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.587  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.385  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.384  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.244  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.244  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.059  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.059  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -18.939  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -18.939  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -18.763  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -18.763  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.626  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.626  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.462  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.462  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.377  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.377  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.248  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.248  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.597  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.597  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.125  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.099  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -14.957  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.575    -14.955  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -13.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -13.812  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.136  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.014  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.013  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -12.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -12.720  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -11.821  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -11.820  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.206  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.206  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -10.711  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -10.711  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.456  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.456  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.139  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -9.924  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -9.924  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -9.687  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -9.687  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.535  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.535  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.218  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -8.939  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -8.938  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.015  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.015  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.268  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.268  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.082  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.082  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -5.719  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -5.719  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -4.970  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -4.970  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.373  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.307  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.307  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.464  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -0.736  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -0.736  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.074  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.729  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.729  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z ^    XOR2_X2    0.799   25.057   1.528  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   25.057   1.528  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 ^ -> ZN v  AOI221_X2  0.457   25.515   1.985  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.515   1.985  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A v -> ZN ^   OAI221_X4  1.021   26.536   3.007  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.536   3.007  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A ^ -> ZN v   INV_X8     0.182   26.718   3.189  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   26.718   3.189  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 v -> ZN ^  OAI22_X1   0.766   27.484   3.955  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.484   3.955  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A ^ -> Z ^    BUF_X16    0.452   27.935   4.406  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.935   4.406  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 ^ -> ZN v  NAND2_X4   0.184   28.120   4.590  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              -             OAI22_X1   0.000   28.120   4.591  
      TDSP_CORE_INST/ALU_32_INST/p6362A                              A2 v -> ZN ^  OAI22_X1   0.532   28.652   5.123  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    -             BUF_X16    0.000   28.652   5.123  
      TDSP_CORE_INST/ALU_32_INST/FE_OCPC336_n_211                    A ^ -> Z ^    BUF_X16    1.234   29.886   6.357  
      TDSP_CORE_INST/ALU_32_INST/p7191A7681                          -             AOI21_X1   0.002   29.888   6.359  
      TDSP_CORE_INST/ALU_32_INST/p7191A7681                          A ^ -> ZN v   AOI21_X1   0.465   30.353   6.824  
      TDSP_CORE_INST/ALU_32_INST/p7458A7649                          -             OAI211_X1  0.000   30.353   6.824  
      TDSP_CORE_INST/ALU_32_INST/p7458A7649                          A v -> ZN ^   OAI211_X1  0.739   31.092   7.563  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25778                        -             AOI22_X1   0.000   31.092   7.563  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25778                        B1 ^ -> ZN v  AOI22_X1   0.347   31.439   7.910  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25745                        -             INV_X4     0.000   31.439   7.910  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25745                        A v -> ZN ^   INV_X4     0.459   31.898   8.369  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]                        -             SDFF_X2    0.000   31.898   8.369  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.529  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.529  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    23.841  
      m_clk__I9                                -            BUF_X16  0.000   0.312    23.841  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    23.982  
      m_clk__I8                                -            BUF_X16  0.000   0.453    23.982  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.114  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.114  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.233  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.233  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.353  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.353  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.467  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.467  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.587  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.587  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    24.761  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    24.761  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    24.866  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    24.867  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.248  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.248  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.627  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.627  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.006  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.006  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.406  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.406  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    26.795  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    26.795  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.174  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.174  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.330  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.330  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.413  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.413  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.528  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.528  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.639  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.641  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    27.820  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    27.820  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    27.950  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    27.950  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.136  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.136  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.278  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.279  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.478  
      m_clk__L18_I25                           -            INV_X32  0.001   4.949    28.479  
      m_clk__L18_I25                           A ^ -> ZN v  INV_X32  0.156   5.106    28.635  
      m_clk__L19_I43                           -            INV_X32  0.000   5.106    28.635  
      m_clk__L19_I43                           A v -> ZN ^  INV_X32  0.167   5.272    28.801  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[28]  -            SDFF_X2  0.000   5.272    28.801  
      ----------------------------------------------------------------------------------------
Path 44: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.275
- Setup                         0.486
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.389
- Arrival Time                 32.233
= Slack Time                  -23.844
= Slack Time(original)        -26.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.844  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.844  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.532  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.532  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.391  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.391  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.260  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.260  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.141  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.141  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.020  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.020  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.906  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.906  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.786  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.786  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.613  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.613  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.505  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.504  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.120  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.120  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.716  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.715  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.335  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.335  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.936  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.935  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.546  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.546  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.167  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.166  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.011  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.011  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.902  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.902  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.701  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.699  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.559  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.559  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.375  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.375  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.254  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.254  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.079  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.079  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.941  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.941  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.777  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.777  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.692  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.692  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.563  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.563  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.912  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.912  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.440  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.414  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.272  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.575    -15.270  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.127  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.684  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.684  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.329  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.035  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.136  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.135  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.522  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.522  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.026  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.026  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.454  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.454  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.239  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.002  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.002  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.850  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.850  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.534  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.254  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.254  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.330  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.330  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.583  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.583  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.398  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.398  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.035  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.035  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.285  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.688  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.688  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.622  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.622  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.779  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.779  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.051  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.051  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.390  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.390  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.414  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.830  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.830  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.955  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.955  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   3.055  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   3.055  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.221  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.221  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.435  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.435  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.698  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.698  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.989  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.989  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.753  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.756  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.922  
      TDSP_CORE_INST/ALU_32_INST/p7191A7687                          -             AOI21_X1   0.003   30.769   6.925  
      TDSP_CORE_INST/ALU_32_INST/p7191A7687                          B1 ^ -> ZN v  AOI21_X1   0.272   31.041   7.197  
      TDSP_CORE_INST/ALU_32_INST/p7458A7656                          -             OAI211_X1  0.000   31.041   7.197  
      TDSP_CORE_INST/ALU_32_INST/p7458A7656                          A v -> ZN ^   OAI211_X1  0.480   31.521   7.677  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25762                        -             AOI22_X1   0.000   31.521   7.677  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25762                        B1 ^ -> ZN v  AOI22_X1   0.309   31.830   7.985  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25732                        -             INV_X4     0.000   31.830   7.985  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25732                        A v -> ZN ^   INV_X4     0.403   32.233   8.389  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]                        -             SDFF_X2    0.000   32.233   8.389  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.844  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.844  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.157  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.157  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.298  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.298  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.429  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.429  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.548  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.548  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.668  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.668  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.783  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.783  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.903  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.903  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.076  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.076  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.181  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.182  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.563  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.563  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.942  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.942  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.322  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.322  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.721  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.721  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    27.110  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.110  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.489  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.489  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.645  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.645  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.728  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.728  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.844  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.844  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.954  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.956  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.135  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.135  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.265  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.266  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.452  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.452  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.594  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.594  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.793  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    28.794  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    28.949  
      m_clk__L19_I40                           -            INV_X32  0.000   5.105    28.949  
      m_clk__L19_I40                           A v -> ZN ^  INV_X32  0.170   5.275    29.119  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[15]  -            SDFF_X2  0.000   5.275    29.119  
      ----------------------------------------------------------------------------------------
Path 45: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.274
- Setup                         0.493
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.381
- Arrival Time                 32.217
= Slack Time                  -23.836
= Slack Time(original)        -26.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.836  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.836  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.524  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.524  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.383  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.383  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.252  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.252  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.133  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.133  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.012  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.012  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.898  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.898  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.778  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.778  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.605  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.605  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.497  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.496  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.112  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.112  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.708  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.707  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.327  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.327  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.928  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.927  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.538  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.538  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.159  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.158  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.003  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.003  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.894  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.894  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.693  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.691  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.551  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.551  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.367  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.367  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.246  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.246  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.071  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.071  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.933  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.933  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.769  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.769  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.684  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.684  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.555  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.555  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.904  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.904  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.432  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.406  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.264  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.575    -15.262  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.119  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.119  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.676  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.676  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.443  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.321  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.027  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.128  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.127  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.514  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.514  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.018  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.018  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.763  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.763  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.446  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.231  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.231  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -9.994  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -9.994  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.842  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.842  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.526  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.526  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.246  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.322  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.575  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.390  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.390  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.027  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.027  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.277  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.277  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.680  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.614  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.771  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.043  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.043  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.382  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.382  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.422  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.422  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.838  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.838  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.963  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.963  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   3.063  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   3.063  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.229  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.229  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.443  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.443  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.706  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.706  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.997  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.997  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.761  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.764  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.930  
      TDSP_CORE_INST/ALU_32_INST/p7191A7663                          -             AOI21_X1   0.004   30.770   6.934  
      TDSP_CORE_INST/ALU_32_INST/p7191A7663                          B1 ^ -> ZN v  AOI21_X1   0.284   31.055   7.218  
      TDSP_CORE_INST/ALU_32_INST/p7458A7662                          -             OAI211_X1  0.000   31.055   7.218  
      TDSP_CORE_INST/ALU_32_INST/p7458A7662                          A v -> ZN ^   OAI211_X1  0.469   31.524   7.687  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25758                        -             AOI22_X1   0.000   31.524   7.687  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25758                        B1 ^ -> ZN v  AOI22_X1   0.288   31.811   7.975  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25729                        -             INV_X4     0.000   31.811   7.975  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25729                        A v -> ZN ^   INV_X4     0.405   32.217   8.381  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]                        -             SDFF_X2    0.000   32.217   8.381  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.836  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.836  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.149  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.149  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.290  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.290  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.421  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.421  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.540  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.540  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.660  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.660  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.775  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.775  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.895  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.895  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.068  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.068  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.173  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.174  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.555  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.555  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.934  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.934  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.314  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.314  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.713  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.713  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    27.102  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.102  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.481  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.481  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.637  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.637  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.720  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.720  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.836  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.836  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.946  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.948  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.127  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.127  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.257  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.258  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.444  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.444  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.586  
      m_clk__L17_I16                           -            INV_X32  0.000   4.749    28.586  
      m_clk__L17_I16                           A v -> ZN ^  INV_X32  0.199   4.949    28.785  
      m_clk__L18_I26                           -            INV_X32  0.000   4.949    28.785  
      m_clk__L18_I26                           A ^ -> ZN v  INV_X32  0.156   5.105    28.941  
      m_clk__L19_I46                           -            INV_X32  0.000   5.105    28.941  
      m_clk__L19_I46                           A v -> ZN ^  INV_X32  0.169   5.274    29.110  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[11]  -            SDFF_X2  0.000   5.274    29.110  
      ----------------------------------------------------------------------------------------
Path 46: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.258
- Setup                         0.496
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.362
- Arrival Time                 32.212
= Slack Time                  -23.850
= Slack Time(original)        -26.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.850  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.850  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.538  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.538  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.397  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.397  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.265  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.265  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.146  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.146  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.026  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.026  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.912  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.912  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.792  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.792  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.618  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.618  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.510  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.510  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.126  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.126  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.721  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.720  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.341  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.341  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.941  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.940  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.552  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.551  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.172  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.172  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.017  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.017  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.908  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.908  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.706  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.705  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.565  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.565  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.380  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.380  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.259  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.259  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.084  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.084  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.947  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.947  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.783  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.783  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.698  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.698  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.569  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.569  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.917  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.917  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.446  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.420  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.277  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.276  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.133  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.133  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.689  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.457  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.457  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.335  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.334  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.040  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.040  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.142  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.141  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.527  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.527  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.032  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.032  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.777  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.777  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.460  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.460  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.245  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.245  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.008  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.008  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.856  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.856  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.539  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.539  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.259  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.259  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.336  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.336  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.588  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.588  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.403  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.040  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.040  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.291  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.291  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.694  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.628  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.785  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.785  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.056  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.056  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.395  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.395  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.408  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.408  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.824  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.824  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.950  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.950  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   3.049  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   3.049  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.216  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.216  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.430  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.430  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.692  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.693  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.983  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.983  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.748  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.750  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.916  
      TDSP_CORE_INST/ALU_32_INST/p7191A7691                          -             AOI21_X1   0.004   30.770   6.920  
      TDSP_CORE_INST/ALU_32_INST/p7191A7691                          B1 ^ -> ZN v  AOI21_X1   0.287   31.057   7.207  
      TDSP_CORE_INST/ALU_32_INST/p7458A7661                          -             OAI211_X1  0.000   31.057   7.207  
      TDSP_CORE_INST/ALU_32_INST/p7458A7661                          A v -> ZN ^   OAI211_X1  0.474   31.531   7.681  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25757                        -             AOI22_X1   0.000   31.531   7.681  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25757                        B1 ^ -> ZN v  AOI22_X1   0.287   31.817   7.967  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25728                        -             INV_X4     0.000   31.817   7.967  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25728                        A v -> ZN ^   INV_X4     0.395   32.212   8.362  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]                        -             SDFF_X2    0.000   32.212   8.362  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.850  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.850  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.162  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.162  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.303  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.303  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.435  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.435  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.554  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.554  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.674  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.674  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.788  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.788  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.908  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.908  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.082  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.082  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.187  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.337    25.188  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.569  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.569  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.947  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.948  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.327  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.327  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.726  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.727  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    27.116  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.116  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.495  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.495  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.650  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.650  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.734  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.734  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.849  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.849  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.960  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.962  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.141  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.141  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.271  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.271  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.457  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.457  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.599  
      m_clk__L17_I16                           -            INV_X32  0.000   4.749    28.599  
      m_clk__L17_I16                           A v -> ZN ^  INV_X32  0.199   4.949    28.799  
      m_clk__L18_I26                           -            INV_X32  0.000   4.949    28.799  
      m_clk__L18_I26                           A ^ -> ZN v  INV_X32  0.156   5.104    28.955  
      m_clk__L19_I47                           -            INV_X32  0.000   5.105    28.955  
      m_clk__L19_I47                           A v -> ZN ^  INV_X32  0.153   5.258    29.108  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[12]  -            SDFF_X2  0.000   5.258    29.108  
      ----------------------------------------------------------------------------------------
Path 47: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q  (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.298
- Setup                         0.451
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.447
- Arrival Time                 32.330
= Slack Time                  -23.883
= Slack Time(original)        -26.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.883  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.882  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.570  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.570  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.429  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.429  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.298  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.298  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.179  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.179  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.058  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.058  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.944  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.944  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.824  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.824  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.651  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.651  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.543  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.542  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.158  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.158  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.754  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.753  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.373  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.373  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.974  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.973  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.584  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.584  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.205  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.205  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.049  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.049  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.941  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.941  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.739  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.737  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.597  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.597  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.413  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.413  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.292  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.292  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.117  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.117  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.979  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.979  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.816  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.816  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.731  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.731  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.601  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.601  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.950  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.950  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.478  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.452  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.308  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.165  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.722  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.722  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.489  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.489  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.073  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.073  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.173  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.560  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.560  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.064  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.809  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.809  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.492  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.277  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.277  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.040  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.040  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.888  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.888  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.572  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.572  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.292  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.292  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.368  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.368  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.621  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.621  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.436  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.436  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.660  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.660  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.817  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.089  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.089  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.376  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.376  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.792  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.792  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.917  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.917  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   3.017  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   3.017  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.183  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.183  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.660  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.660  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.951  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.951  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.715  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.718  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.883  
      TDSP_CORE_INST/ALU_32_INST/p7191A7674                          -             AOI21_X1   0.006   30.772   6.889  
      TDSP_CORE_INST/ALU_32_INST/p7191A7674                          B1 ^ -> ZN v  AOI21_X1   0.290   31.062   7.179  
      TDSP_CORE_INST/ALU_32_INST/p7458A7642                          -             OAI211_X1  0.000   31.062   7.179  
      TDSP_CORE_INST/ALU_32_INST/p7458A7642                          A v -> ZN ^   OAI211_X1  0.557   31.619   7.736  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25781                        -             AOI22_X1   0.000   31.619   7.736  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25781                        B1 ^ -> ZN v  AOI22_X1   0.357   31.976   8.094  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25751                        -             INV_X8     0.000   31.976   8.094  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25751                        A v -> ZN ^   INV_X8     0.354   32.330   8.447  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]                         -             SDFF_X2    0.000   32.330   8.447  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------------------
      Instance                                Arc          Cell     Retime  Arrival  Required  
                                                                    Delay   Time     Time  
      ---------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97         Z ^          -        -       0.000    23.883  
      m_clk__I10                              -            BUF_X16  0.000   0.000    23.883  
      m_clk__I10                              A ^ -> Z ^   BUF_X16  0.312   0.312    24.195  
      m_clk__I9                               -            BUF_X16  0.000   0.312    24.195  
      m_clk__I9                               A ^ -> Z ^   BUF_X16  0.141   0.453    24.336  
      m_clk__I8                               -            BUF_X16  0.000   0.453    24.336  
      m_clk__I8                               A ^ -> Z ^   BUF_X16  0.132   0.585    24.467  
      m_clk__I7                               -            BUF_X16  0.000   0.585    24.467  
      m_clk__I7                               A ^ -> Z ^   BUF_X16  0.119   0.704    24.586  
      m_clk__I6                               -            BUF_X16  0.000   0.704    24.586  
      m_clk__I6                               A ^ -> Z ^   BUF_X16  0.120   0.824    24.706  
      m_clk__I5                               -            BUF_X16  0.000   0.824    24.706  
      m_clk__I5                               A ^ -> Z ^   BUF_X16  0.114   0.938    24.821  
      m_clk__I4                               -            BUF_X16  0.000   0.938    24.821  
      m_clk__I4                               A ^ -> Z ^   BUF_X16  0.120   1.058    24.941  
      m_clk__L1_I1                            -            BUF_X16  0.000   1.058    24.941  
      m_clk__L1_I1                            A ^ -> Z ^   BUF_X16  0.173   1.232    25.114  
      m_clk__L2_I1                            -            INV_X32  0.000   1.232    25.114  
      m_clk__L2_I1                            A ^ -> ZN v  INV_X32  0.105   1.337    25.219  
      m_clk__L3_I1                            -            BUF_X32  0.001   1.338    25.220  
      m_clk__L3_I1                            A v -> Z v   BUF_X32  0.381   1.719    25.601  
      m_clk__L4_I0                            -            BUF_X32  0.000   1.719    25.601  
      m_clk__L4_I0                            A v -> Z v   BUF_X32  0.379   2.097    25.980  
      m_clk__L5_I0                            -            BUF_X32  0.000   2.098    25.980  
      m_clk__L5_I0                            A v -> Z v   BUF_X32  0.379   2.477    26.360  
      m_clk__L6_I0                            -            BUF_X32  0.000   2.477    26.360  
      m_clk__L6_I0                            A v -> Z v   BUF_X32  0.399   2.876    26.759  
      m_clk__L7_I0                            -            BUF_X32  0.000   2.877    26.759  
      m_clk__L7_I0                            A v -> Z v   BUF_X32  0.389   3.266    27.148  
      m_clk__L8_I0                            -            BUF_X32  0.000   3.266    27.148  
      m_clk__L8_I0                            A v -> Z v   BUF_X32  0.379   3.645    27.528  
      m_clk__L9_I0                            -            INV_X32  0.000   3.645    27.528  
      m_clk__L9_I0                            A v -> ZN ^  INV_X32  0.155   3.800    27.683  
      m_clk__L10_I1                           -            INV_X32  0.000   3.800    27.683  
      m_clk__L10_I1                           A ^ -> ZN v  INV_X32  0.083   3.883    27.766  
      m_clk__L11_I1                           -            INV_X32  0.000   3.883    27.766  
      m_clk__L11_I1                           A v -> ZN ^  INV_X32  0.116   3.999    27.882  
      m_clk__L12_I1                           -            INV_X32  0.000   3.999    27.882  
      m_clk__L12_I1                           A ^ -> ZN v  INV_X32  0.111   4.110    27.993  
      m_clk__L13_I2                           -            INV_X32  0.002   4.112    27.994  
      m_clk__L13_I2                           A v -> ZN ^  INV_X32  0.179   4.291    28.173  
      m_clk__L14_I3                           -            INV_X32  0.000   4.291    28.173  
      m_clk__L14_I3                           A ^ -> ZN v  INV_X32  0.130   4.421    28.304  
      m_clk__L15_I6                           -            INV_X32  0.000   4.421    28.304  
      m_clk__L15_I6                           A v -> ZN ^  INV_X32  0.202   4.623    28.506  
      m_clk__L16_I12                          -            INV_X32  0.000   4.623    28.506  
      m_clk__L16_I12                          A ^ -> ZN v  INV_X32  0.137   4.760    28.643  
      m_clk__L17_I21                          -            INV_X32  0.000   4.760    28.643  
      m_clk__L17_I21                          A v -> ZN ^  INV_X32  0.208   4.968    28.851  
      m_clk__L18_I35                          -            INV_X32  0.000   4.968    28.851  
      m_clk__L18_I35                          A ^ -> ZN v  INV_X32  0.158   5.126    29.009  
      m_clk__L19_I69                          -            INV_X32  0.000   5.126    29.009  
      m_clk__L19_I69                          A v -> ZN ^  INV_X32  0.172   5.298    29.181  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[5]  -            SDFF_X2  0.000   5.298    29.181  
      ---------------------------------------------------------------------------------------
Path 48: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.275
- Setup                         0.440
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.435
- Arrival Time                 32.317
= Slack Time                  -23.882
= Slack Time(original)        -26.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.882  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.882  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.569  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.569  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.428  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.428  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.297  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.297  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.178  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.178  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.058  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.058  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.943  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.943  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.823  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.823  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.650  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.650  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.542  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.541  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.157  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.157  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.753  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.752  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.372  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.372  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.973  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.972  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.583  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.583  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.204  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.204  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.048  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.048  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.940  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.940  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.738  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.736  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.596  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.596  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.412  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.412  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.291  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.291  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.116  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.116  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.978  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.978  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.815  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.815  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.730  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.730  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.600  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.600  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.949  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.949  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.477  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.451  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.575    -15.307  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.164  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.721  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.721  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.488  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.488  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.366  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.072  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.072  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.172  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.559  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.559  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.063  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.063  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.808  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.808  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.491  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.491  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.276  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.039  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.039  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.888  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.888  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.571  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.571  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.291  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.291  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.367  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.367  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.620  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.620  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.435  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.072  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.323  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.323  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.726  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.725  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.659  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.816  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.816  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.088  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.088  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.427  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.427  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.376  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.376  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.793  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.793  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.918  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.918  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   3.018  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   3.018  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.184  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.184  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.398  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.398  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.661  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.661  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.951  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.951  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.716  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.718  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.884  
      TDSP_CORE_INST/ALU_32_INST/p7191A7688                          -             AOI21_X1   0.003   30.769   6.887  
      TDSP_CORE_INST/ALU_32_INST/p7191A7688                          B1 ^ -> ZN v  AOI21_X1   0.267   31.036   7.154  
      TDSP_CORE_INST/ALU_32_INST/p7458A7657                          -             OAI211_X1  0.000   31.036   7.154  
      TDSP_CORE_INST/ALU_32_INST/p7458A7657                          A v -> ZN ^   OAI211_X1  0.532   31.567   7.686  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25761                        -             AOI22_X1   0.000   31.567   7.686  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25761                        B1 ^ -> ZN v  AOI22_X1   0.421   31.988   8.107  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25730                        -             INV_X16    0.000   31.988   8.107  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25730                        A v -> ZN ^   INV_X16    0.329   32.317   8.435  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]                        -             SDFF_X2    0.000   32.317   8.435  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.882  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.882  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.194  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.194  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.335  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.335  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.466  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.466  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.585  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.585  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.706  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.706  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.820  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.820  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.940  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.940  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.113  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.113  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.218  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.338    25.219  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.601  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.601  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.979  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.979  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.359  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.359  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.758  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.758  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    27.147  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.147  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.527  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.527  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.682  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.682  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.765  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.765  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.881  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.881  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.992  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.993  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.172  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.172  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.303  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.303  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.489  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.489  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.631  
      m_clk__L17_I15                           -            INV_X32  0.000   4.749    28.631  
      m_clk__L17_I15                           A v -> ZN ^  INV_X32  0.200   4.949    28.831  
      m_clk__L18_I24                           -            INV_X32  0.000   4.949    28.831  
      m_clk__L18_I24                           A ^ -> ZN v  INV_X32  0.155   5.105    28.986  
      m_clk__L19_I40                           -            INV_X32  0.000   5.105    28.986  
      m_clk__L19_I40                           A v -> ZN ^  INV_X32  0.170   5.275    29.157  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[14]  -            SDFF_X2  0.000   5.275    29.157  
      ----------------------------------------------------------------------------------------
Path 49: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]/D (^) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[11]/Q   (v) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.258
- Setup                         0.447
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 8.412
- Arrival Time                 32.295
= Slack Time                  -23.883
= Slack Time(original)        -26.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell       Retime  Arrival  Required  
                                                                                              Delay   Time     Time  
      -----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -          -       0.000    -23.883  
      m_clk__I10                                                     -             BUF_X16    0.000   0.000    -23.883  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16    0.312   0.312    -23.571  
      m_clk__I9                                                      -             BUF_X16    0.000   0.312    -23.571  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16    0.141   0.453    -23.430  
      m_clk__I8                                                      -             BUF_X16    0.000   0.453    -23.430  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16    0.132   0.585    -23.298  
      m_clk__I7                                                      -             BUF_X16    0.000   0.585    -23.298  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16    0.119   0.704    -23.179  
      m_clk__I6                                                      -             BUF_X16    0.000   0.704    -23.179  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16    0.120   0.824    -23.059  
      m_clk__I5                                                      -             BUF_X16    0.000   0.824    -23.059  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16    0.114   0.938    -22.945  
      m_clk__I4                                                      -             BUF_X16    0.000   0.938    -22.945  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16    0.120   1.058    -22.825  
      m_clk__L1_I1                                                   -             BUF_X16    0.000   1.058    -22.825  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16    0.173   1.232    -22.651  
      m_clk__L2_I1                                                   -             INV_X32    0.000   1.232    -22.651  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32    0.108   1.340    -22.544  
      m_clk__L3_I1                                                   -             BUF_X32    0.001   1.341    -22.543  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32    0.384   1.725    -22.159  
      m_clk__L4_I0                                                   -             BUF_X32    0.000   1.725    -22.159  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32    0.404   2.129    -21.754  
      m_clk__L5_I0                                                   -             BUF_X32    0.001   2.130    -21.753  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32    0.379   2.509    -21.374  
      m_clk__L6_I0                                                   -             BUF_X32    0.000   2.510    -21.374  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32    0.399   2.909    -20.975  
      m_clk__L7_I0                                                   -             BUF_X32    0.001   2.910    -20.974  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32    0.389   3.298    -20.585  
      m_clk__L8_I0                                                   -             BUF_X32    0.000   3.299    -20.585  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32    0.379   3.678    -20.205  
      m_clk__L9_I0                                                   -             INV_X32    0.000   3.678    -20.205  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32    0.155   3.833    -20.050  
      m_clk__L10_I0                                                  -             INV_X32    0.000   3.834    -20.050  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32    0.109   3.942    -19.941  
      m_clk__L11_I0                                                  -             INV_X32    0.000   3.942    -19.941  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32    0.202   4.144    -19.739  
      m_clk__L12_I0                                                  -             INV_X32    0.001   4.145    -19.738  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32    0.140   4.285    -19.598  
      m_clk__L13_I1                                                  -             INV_X32    0.000   4.285    -19.598  
      m_clk__L13_I1                                                  A v -> ZN ^   INV_X32    0.185   4.470    -19.413  
      m_clk__L14_I1                                                  -             INV_X32    0.000   4.470    -19.413  
      m_clk__L14_I1                                                  A ^ -> ZN v   INV_X32    0.121   4.591    -19.293  
      m_clk__L15_I1                                                  -             INV_X32    0.000   4.591    -19.293  
      m_clk__L15_I1                                                  A v -> ZN ^   INV_X32    0.175   4.766    -19.117  
      m_clk__L16_I3                                                  -             INV_X32    0.000   4.766    -19.117  
      m_clk__L16_I3                                                  A ^ -> ZN v   INV_X32    0.138   4.903    -18.980  
      m_clk__L17_I6                                                  -             INV_X32    0.000   4.903    -18.980  
      m_clk__L17_I6                                                  A v -> ZN ^   INV_X32    0.164   5.067    -18.816  
      m_clk__L18_I11                                                 -             INV_X32    0.000   5.067    -18.816  
      m_clk__L18_I11                                                 A ^ -> ZN v   INV_X32    0.085   5.152    -18.731  
      m_clk__L19_I18                                                 -             INV_X32    0.000   5.152    -18.731  
      m_clk__L19_I18                                                 A v -> ZN ^   INV_X32    0.129   5.281    -18.602  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          -             SDFFS_X2   0.000   5.281    -18.602  
      TDSP_CORE_INST/DECODE_INST/ir_reg[11]                          CK ^ -> Q v   SDFFS_X2   0.651   5.933    -17.951  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    -             BUF_X16    0.000   5.933    -17.951  
      TDSP_CORE_INST/DECODE_INST/FE_OFC192_ir_11_                    A v -> Z v    BUF_X16    0.472   6.404    -17.479  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      -             INV_X4     0.026   6.430    -17.453  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0145D9125      A v -> ZN ^   INV_X4     2.142   8.573    -15.310  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2    0.002   8.574    -15.309  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A1 ^ -> ZN ^  AND2_X2    1.143   9.717    -14.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2    0.000   9.717    -14.166  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 ^ -> ZN ^  AND2_X2    0.444   10.161   -13.722  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32    0.000   10.161   -13.722  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A ^ -> Z ^    BUF_X32    0.232   10.393   -13.490  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4   0.000   10.393   -13.490  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 ^ -> ZN v  NAND2_X4   0.122   10.515   -13.368  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2    0.000   10.516   -13.367  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 v -> ZN v  AND3_X2    0.294   10.810   -13.073  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4   0.000   10.810   -13.073  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 v -> ZN ^  NAND2_X4   0.898   11.708   -12.175  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    -             NAND2_X1   0.001   11.709   -12.174  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1334A                    A2 ^ -> ZN v  NAND2_X1   0.614   12.323   -11.560  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    -             NOR2_X4    0.000   12.323   -11.560  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1331A                    A1 v -> ZN ^  NOR2_X4    0.496   12.818   -11.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               -             INV_X4     0.000   12.818   -11.065  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_539_0               A ^ -> ZN v   INV_X4     0.255   13.073   -10.810  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               -             NAND2_X4   0.000   13.073   -10.810  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_537_0               A2 v -> ZN ^  NAND2_X4   0.317   13.390   -10.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               -             INV_X4     0.000   13.390   -10.493  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_561_0               A ^ -> ZN v   INV_X4     0.215   13.605   -10.278  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               -             NAND2_X4   0.000   13.605   -10.278  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_535_0               A1 v -> ZN ^  NAND2_X4   0.237   13.842   -10.041  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               -             NAND2_X4   0.000   13.842   -10.041  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_534_0               A1 ^ -> ZN v  NAND2_X4   0.152   13.994   -9.889  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               -             NAND3_X1   0.000   13.994   -9.889  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_533_0               A1 v -> ZN ^  NAND3_X1   0.317   14.311   -9.572  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               -             NAND2_X4   0.000   14.311   -9.572  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/FE_RC_532_0               A1 ^ -> ZN v  NAND2_X4   0.280   14.591   -9.293  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    -             OAI211_X1  0.000   14.591   -9.292  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2012A                    C1 v -> ZN ^  OAI211_X1  0.924   15.514   -8.369  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    -             AOI22_X1   0.000   15.514   -8.369  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p1890A                    A1 ^ -> ZN v  AOI22_X1   0.747   16.262   -7.622  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    -             OAI21_X4   0.000   16.262   -7.621  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2131A                    B2 v -> ZN ^  OAI21_X4   1.185   17.447   -6.436  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    -             AOI22_X1   0.000   17.447   -6.436  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2083A                    A1 ^ -> ZN v  AOI22_X1   0.363   17.810   -6.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    -             OAI21_X1   0.000   17.810   -6.073  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2303A                    B1 v -> ZN ^  OAI21_X1   0.749   18.559   -5.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    -             OAI21_X1   0.000   18.559   -5.324  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2243A                    A ^ -> ZN v   OAI21_X1   0.597   19.156   -4.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    -             OAI211_X1  0.000   19.156   -4.727  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2459A                    C1 v -> ZN ^  OAI211_X1  1.066   20.222   -3.661  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    -             AOI22_X1   0.000   20.222   -3.661  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2325A                    A1 ^ -> ZN v  AOI22_X1   0.843   21.065   -2.818  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    -             OAI21_X4   0.000   21.065   -2.818  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2566A                    B1 v -> ZN ^  OAI21_X4   1.728   22.794   -1.090  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    -             AOI221_X2  0.000   22.794   -1.090  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2535A                    C1 ^ -> ZN v  AOI221_X2  0.661   23.455   -0.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    -             OAI21_X2   0.000   23.455   -0.428  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p2912A                    B1 v -> ZN ^  OAI21_X2   0.803   24.258   0.375  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    -             XOR2_X2    0.000   24.258   0.375  
      TDSP_CORE_INST/ALU_32_INST/add_81_22/p3086A                    B ^ -> Z v    XOR2_X2    0.416   24.674   0.791  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              -             AOI221_X2  0.000   24.674   0.791  
      TDSP_CORE_INST/ALU_32_INST/p5287A                              B1 v -> ZN ^  AOI221_X2  1.125   25.800   1.917  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              -             OAI221_X4  0.000   25.800   1.917  
      TDSP_CORE_INST/ALU_32_INST/p5408A                              A ^ -> ZN v   OAI221_X4  1.099   26.899   3.016  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         -             INV_X8     0.000   26.899   3.016  
      TDSP_CORE_INST/ALU_32_INST/Fp5759A7692                         A v -> ZN ^   INV_X8     0.166   27.066   3.182  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              -             OAI22_X1   0.000   27.066   3.182  
      TDSP_CORE_INST/ALU_32_INST/p5800A                              B1 ^ -> ZN v  OAI22_X1   0.214   27.280   3.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             -             BUF_X16    0.000   27.280   3.397  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC76_alu_result_32_             A v -> Z v    BUF_X16    0.263   27.542   3.659  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              -             NAND2_X4   0.000   27.543   3.659  
      TDSP_CORE_INST/ALU_32_INST/p6398A                              A1 v -> ZN ^  NAND2_X4   0.290   27.833   3.950  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              -             AND2_X4    0.000   27.833   3.950  
      TDSP_CORE_INST/ALU_32_INST/p7374A                              A1 ^ -> ZN ^  AND2_X4    1.765   29.598   5.714  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      -             BUF_X32    0.002   29.600   5.717  
      TDSP_CORE_INST/ALU_32_INST/FE_OFC75_n_208                      A ^ -> Z ^    BUF_X32    1.166   30.766   6.883  
      TDSP_CORE_INST/ALU_32_INST/p7191A7690                          -             AOI21_X1   0.004   30.770   6.887  
      TDSP_CORE_INST/ALU_32_INST/p7191A7690                          B1 ^ -> ZN v  AOI21_X1   0.295   31.065   7.182  
      TDSP_CORE_INST/ALU_32_INST/p7458A7659                          -             OAI211_X1  0.000   31.065   7.182  
      TDSP_CORE_INST/ALU_32_INST/p7458A7659                          A v -> ZN ^   OAI211_X1  0.518   31.583   7.700  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25759                        -             AOI22_X1   0.000   31.583   7.700  
      TDSP_CORE_INST/EXECUTE_INST/n1004D25759                        B1 ^ -> ZN v  AOI22_X1   0.391   31.974   8.091  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25746                        -             INV_X16    0.000   31.974   8.091  
      TDSP_CORE_INST/EXECUTE_INST/n1020D25746                        A v -> ZN ^   INV_X16    0.321   32.295   8.411  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]                        -             SDFF_X2    0.000   32.295   8.412  
      -----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell     Retime  Arrival  Required  
                                                                     Delay   Time     Time  
      ----------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97          Z ^          -        -       0.000    23.883  
      m_clk__I10                               -            BUF_X16  0.000   0.000    23.883  
      m_clk__I10                               A ^ -> Z ^   BUF_X16  0.312   0.312    24.195  
      m_clk__I9                                -            BUF_X16  0.000   0.312    24.195  
      m_clk__I9                                A ^ -> Z ^   BUF_X16  0.141   0.453    24.336  
      m_clk__I8                                -            BUF_X16  0.000   0.453    24.336  
      m_clk__I8                                A ^ -> Z ^   BUF_X16  0.132   0.585    24.468  
      m_clk__I7                                -            BUF_X16  0.000   0.585    24.468  
      m_clk__I7                                A ^ -> Z ^   BUF_X16  0.119   0.704    24.587  
      m_clk__I6                                -            BUF_X16  0.000   0.704    24.587  
      m_clk__I6                                A ^ -> Z ^   BUF_X16  0.120   0.824    24.707  
      m_clk__I5                                -            BUF_X16  0.000   0.824    24.707  
      m_clk__I5                                A ^ -> Z ^   BUF_X16  0.114   0.938    24.821  
      m_clk__I4                                -            BUF_X16  0.000   0.938    24.821  
      m_clk__I4                                A ^ -> Z ^   BUF_X16  0.120   1.058    24.941  
      m_clk__L1_I1                             -            BUF_X16  0.000   1.058    24.941  
      m_clk__L1_I1                             A ^ -> Z ^   BUF_X16  0.173   1.232    25.115  
      m_clk__L2_I1                             -            INV_X32  0.000   1.232    25.115  
      m_clk__L2_I1                             A ^ -> ZN v  INV_X32  0.105   1.337    25.220  
      m_clk__L3_I1                             -            BUF_X32  0.001   1.337    25.221  
      m_clk__L3_I1                             A v -> Z v   BUF_X32  0.381   1.719    25.602  
      m_clk__L4_I0                             -            BUF_X32  0.000   1.719    25.602  
      m_clk__L4_I0                             A v -> Z v   BUF_X32  0.379   2.097    25.981  
      m_clk__L5_I0                             -            BUF_X32  0.000   2.098    25.981  
      m_clk__L5_I0                             A v -> Z v   BUF_X32  0.379   2.477    26.360  
      m_clk__L6_I0                             -            BUF_X32  0.000   2.477    26.360  
      m_clk__L6_I0                             A v -> Z v   BUF_X32  0.399   2.876    26.759  
      m_clk__L7_I0                             -            BUF_X32  0.000   2.877    26.760  
      m_clk__L7_I0                             A v -> Z v   BUF_X32  0.389   3.265    27.149  
      m_clk__L8_I0                             -            BUF_X32  0.000   3.266    27.149  
      m_clk__L8_I0                             A v -> Z v   BUF_X32  0.379   3.645    27.528  
      m_clk__L9_I0                             -            INV_X32  0.000   3.645    27.528  
      m_clk__L9_I0                             A v -> ZN ^  INV_X32  0.155   3.800    27.684  
      m_clk__L10_I1                            -            INV_X32  0.000   3.800    27.684  
      m_clk__L10_I1                            A ^ -> ZN v  INV_X32  0.083   3.883    27.767  
      m_clk__L11_I1                            -            INV_X32  0.000   3.883    27.767  
      m_clk__L11_I1                            A v -> ZN ^  INV_X32  0.116   3.999    27.882  
      m_clk__L12_I1                            -            INV_X32  0.000   3.999    27.882  
      m_clk__L12_I1                            A ^ -> ZN v  INV_X32  0.111   4.110    27.993  
      m_clk__L13_I2                            -            INV_X32  0.002   4.112    27.995  
      m_clk__L13_I2                            A v -> ZN ^  INV_X32  0.179   4.291    28.174  
      m_clk__L14_I3                            -            INV_X32  0.000   4.291    28.174  
      m_clk__L14_I3                            A ^ -> ZN v  INV_X32  0.130   4.421    28.304  
      m_clk__L15_I5                            -            INV_X32  0.000   4.421    28.304  
      m_clk__L15_I5                            A v -> ZN ^  INV_X32  0.186   4.607    28.490  
      m_clk__L16_I9                            -            INV_X32  0.000   4.607    28.490  
      m_clk__L16_I9                            A ^ -> ZN v  INV_X32  0.142   4.749    28.632  
      m_clk__L17_I16                           -            INV_X32  0.000   4.749    28.633  
      m_clk__L17_I16                           A v -> ZN ^  INV_X32  0.199   4.949    28.832  
      m_clk__L18_I26                           -            INV_X32  0.000   4.949    28.832  
      m_clk__L18_I26                           A ^ -> ZN v  INV_X32  0.156   5.104    28.988  
      m_clk__L19_I47                           -            INV_X32  0.000   5.105    28.988  
      m_clk__L19_I47                           A v -> ZN ^  INV_X32  0.153   5.258    29.141  
      TDSP_CORE_INST/EXECUTE_INST/acc_reg[13]  -            SDFF_X2  0.000   5.258    29.141  
      ----------------------------------------------------------------------------------------
Path 50: VIOLATED Setup Check with Pin TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/CK 
Endpoint:   TDSP_CORE_INST/EXECUTE_INST/p_reg[13]/D (v) checked with  leading edge of 'm_clk'
Beginpoint: TDSP_CORE_INST/DECODE_INST/ir_reg[10]/Q (^) triggered by  leading edge of 'm_clk'
Path Groups: {m_clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          5.190
- Setup                         1.269
+ Phase Shift                   4.000
- Uncertainty                   0.400
= Required Time                 7.521
- Arrival Time                 31.401
= Slack Time                  -23.880
= Slack Time(original)        -25.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ----------------------------------------------------------------------------------------------------------------
      Instance                                                       Arc           Cell      Retime  Arrival  Required  
                                                                                             Delay   Time     Time  
      ----------------------------------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97                                Z ^           -         -       0.000    -23.880  
      m_clk__I10                                                     -             BUF_X16   0.000   0.000    -23.880  
      m_clk__I10                                                     A ^ -> Z ^    BUF_X16   0.312   0.312    -23.568  
      m_clk__I9                                                      -             BUF_X16   0.000   0.312    -23.568  
      m_clk__I9                                                      A ^ -> Z ^    BUF_X16   0.141   0.453    -23.427  
      m_clk__I8                                                      -             BUF_X16   0.000   0.453    -23.427  
      m_clk__I8                                                      A ^ -> Z ^    BUF_X16   0.132   0.585    -23.295  
      m_clk__I7                                                      -             BUF_X16   0.000   0.585    -23.295  
      m_clk__I7                                                      A ^ -> Z ^    BUF_X16   0.119   0.704    -23.176  
      m_clk__I6                                                      -             BUF_X16   0.000   0.704    -23.176  
      m_clk__I6                                                      A ^ -> Z ^    BUF_X16   0.120   0.824    -23.056  
      m_clk__I5                                                      -             BUF_X16   0.000   0.824    -23.056  
      m_clk__I5                                                      A ^ -> Z ^    BUF_X16   0.114   0.938    -22.942  
      m_clk__I4                                                      -             BUF_X16   0.000   0.938    -22.942  
      m_clk__I4                                                      A ^ -> Z ^    BUF_X16   0.120   1.058    -22.822  
      m_clk__L1_I1                                                   -             BUF_X16   0.000   1.058    -22.822  
      m_clk__L1_I1                                                   A ^ -> Z ^    BUF_X16   0.173   1.232    -22.649  
      m_clk__L2_I1                                                   -             INV_X32   0.000   1.232    -22.648  
      m_clk__L2_I1                                                   A ^ -> ZN v   INV_X32   0.108   1.340    -22.541  
      m_clk__L3_I1                                                   -             BUF_X32   0.001   1.341    -22.540  
      m_clk__L3_I1                                                   A v -> Z v    BUF_X32   0.384   1.725    -22.156  
      m_clk__L4_I0                                                   -             BUF_X32   0.000   1.725    -22.156  
      m_clk__L4_I0                                                   A v -> Z v    BUF_X32   0.404   2.129    -21.751  
      m_clk__L5_I0                                                   -             BUF_X32   0.001   2.130    -21.750  
      m_clk__L5_I0                                                   A v -> Z v    BUF_X32   0.379   2.509    -21.371  
      m_clk__L6_I0                                                   -             BUF_X32   0.000   2.510    -21.371  
      m_clk__L6_I0                                                   A v -> Z v    BUF_X32   0.399   2.909    -20.972  
      m_clk__L7_I0                                                   -             BUF_X32   0.001   2.910    -20.971  
      m_clk__L7_I0                                                   A v -> Z v    BUF_X32   0.389   3.298    -20.582  
      m_clk__L8_I0                                                   -             BUF_X32   0.000   3.299    -20.582  
      m_clk__L8_I0                                                   A v -> Z v    BUF_X32   0.379   3.678    -20.202  
      m_clk__L9_I0                                                   -             INV_X32   0.000   3.678    -20.202  
      m_clk__L9_I0                                                   A v -> ZN ^   INV_X32   0.155   3.833    -20.047  
      m_clk__L10_I0                                                  -             INV_X32   0.000   3.833    -20.047  
      m_clk__L10_I0                                                  A ^ -> ZN v   INV_X32   0.109   3.942    -19.938  
      m_clk__L11_I0                                                  -             INV_X32   0.000   3.942    -19.938  
      m_clk__L11_I0                                                  A v -> ZN ^   INV_X32   0.202   4.144    -19.736  
      m_clk__L12_I0                                                  -             INV_X32   0.001   4.145    -19.735  
      m_clk__L12_I0                                                  A ^ -> ZN v   INV_X32   0.140   4.285    -19.595  
      m_clk__L13_I0                                                  -             INV_X32   0.000   4.285    -19.595  
      m_clk__L13_I0                                                  A v -> ZN ^   INV_X32   0.162   4.447    -19.433  
      m_clk__L14_I0                                                  -             INV_X32   0.000   4.447    -19.433  
      m_clk__L14_I0                                                  A ^ -> ZN v   INV_X32   0.104   4.551    -19.329  
      m_clk__L15_I0                                                  -             INV_X32   0.001   4.551    -19.329  
      m_clk__L15_I0                                                  A v -> ZN ^   INV_X32   0.175   4.726    -19.154  
      m_clk__L16_I0                                                  -             INV_X32   0.000   4.726    -19.154  
      m_clk__L16_I0                                                  A ^ -> ZN v   INV_X32   0.146   4.873    -19.008  
      m_clk__L17_I1                                                  -             INV_X32   0.001   4.873    -19.007  
      m_clk__L17_I1                                                  A v -> ZN ^   INV_X32   0.213   5.086    -18.794  
      m_clk__L18_I3                                                  -             INV_X32   0.001   5.087    -18.793  
      m_clk__L18_I3                                                  A ^ -> ZN v   INV_X32   0.101   5.188    -18.693  
      m_clk__L19_I6                                                  -             INV_X32   0.000   5.188    -18.693  
      m_clk__L19_I6                                                  A v -> ZN ^   INV_X32   0.146   5.333    -18.547  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          -             SDFFS_X2  0.000   5.334    -18.547  
      TDSP_CORE_INST/DECODE_INST/ir_reg[10]                          CK ^ -> Q ^   SDFFS_X2  0.639   5.972    -17.908  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           -             BUF_X16   0.000   5.972    -17.908  
      TDSP_CORE_INST/DECODE_INST/FE_OFC193_port_address_2_           A ^ -> Z ^    BUF_X16   1.470   7.443    -16.437  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      -             INV_X4    0.044   7.487    -16.393  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/Fn0110D9126      A ^ -> ZN v   INV_X4    1.788   9.275    -14.605  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           -             AND2_X2   0.001   9.276    -14.604  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/p0088D           A2 v -> ZN v  AND2_X2   1.170   10.446   -13.434  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            -             AND2_X2   0.000   10.446   -13.434  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/g9132            A1 v -> ZN v  AND2_X2   0.336   10.782   -13.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  -             BUF_X32   0.000   10.782   -13.098  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/lsh_120_47/FE_PSC502_n_661  A v -> Z v    BUF_X32   0.341   11.123   -12.757  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      -             NAND2_X4  0.000   11.123   -12.757  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0171A                      A1 v -> ZN ^  NAND2_X4  0.230   11.354   -12.527  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      -             AND3_X2   0.000   11.354   -12.526  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0089D                      A3 ^ -> ZN ^  AND3_X2   0.350   11.704   -12.176  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      -             NAND2_X4  0.000   11.704   -12.176  
      TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p0053D                      A1 ^ -> ZN v  NAND2_X4  0.411   12.115   -11.765  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         -             INV_X32   0.000   12.116   -11.764  
      TDSP_CORE_INST/MPY_32_INST/FE_RC_514_0                         A v -> ZN ^   INV_X32   0.265   12.381   -11.499  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              -             NAND2_X4  0.000   12.381   -11.499  
      TDSP_CORE_INST/MPY_32_INST/p0258A                              A2 ^ -> ZN v  NAND2_X4  0.198   12.578   -11.302  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             -             INV_X8    0.000   12.578   -11.302  
      TDSP_CORE_INST/MPY_32_INST/Fp0229A                             A v -> ZN ^   INV_X8    0.319   12.897   -10.983  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              -             NAND2_X1  0.000   12.897   -10.983  
      TDSP_CORE_INST/MPY_32_INST/p0287A                              A1 ^ -> ZN v  NAND2_X1  0.249   13.146   -10.734  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              -             NAND2_X4  0.000   13.146   -10.734  
      TDSP_CORE_INST/MPY_32_INST/p0073D                              A2 v -> ZN ^  NAND2_X4  0.310   13.456   -10.424  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              -             NAND2_X1  0.000   13.456   -10.424  
      TDSP_CORE_INST/MPY_32_INST/p0137D                              A1 ^ -> ZN v  NAND2_X1  0.213   13.669   -10.211  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              -             NAND2_X4  0.000   13.669   -10.211  
      TDSP_CORE_INST/MPY_32_INST/p0041D                              A2 v -> ZN ^  NAND2_X4  1.165   14.834   -9.046  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        -             INV_X32   0.002   14.836   -9.044  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fn0024D        A ^ -> ZN v   INV_X32   0.709   15.545   -8.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         -             NAND2_X4  0.001   15.546   -8.335  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0231D         A1 v -> ZN ^  NAND2_X4  0.546   16.091   -7.789  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         -             NAND2_X4  0.000   16.091   -7.789  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0145D         A2 ^ -> ZN v  NAND2_X4  0.290   16.381   -7.499  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   -             INV_X16   0.000   16.381   -7.499  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0160D14363   A v -> ZN ^   INV_X16   0.487   16.868   -7.012  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         -             NAND3_X4  0.000   16.869   -7.011  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0236D         A1 ^ -> ZN v  NAND3_X4  0.877   17.745   -6.135  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         -             OAI21_X1  0.004   17.750   -6.130  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0388A         B1 v -> ZN ^  OAI21_X1  2.322   20.072   -3.808  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         -             NAND2_X1  0.001   20.073   -3.807  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0421A         A2 ^ -> ZN v  NAND2_X1  0.434   20.507   -3.374  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         -             OAI21_X1  0.000   20.507   -3.374  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0397A         A v -> ZN ^   OAI21_X1  0.745   21.252   -2.629  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         -             NAND2_X1  0.000   21.252   -2.629  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0442A         A2 ^ -> ZN v  NAND2_X1  0.286   21.538   -2.342  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    -             NAND2_X1  0.000   21.538   -2.342  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0411A14053    A1 v -> ZN ^  NAND2_X1  0.345   21.883   -1.997  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         -             NAND2_X1  0.000   21.883   -1.997  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0632A         A1 ^ -> ZN v  NAND2_X1  0.200   22.083   -1.797  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         -             OAI21_X1  0.000   22.083   -1.797  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14594         A v -> ZN ^   OAI21_X1  0.488   22.571   -1.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         -             NAND2_X1  0.000   22.571   -1.309  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0779A         A1 ^ -> ZN v  NAND2_X1  0.287   22.858   -1.023  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         -             OAI21_X1  0.000   22.858   -1.023  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/g14579         A v -> ZN ^   OAI21_X1  0.448   23.306   -0.575  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         -             NAND2_X1  0.000   23.306   -0.575  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0743A         A1 ^ -> ZN v  NAND2_X1  0.226   23.531   -0.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         -             OAI21_X2  0.000   23.531   -0.349  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0675A         A v -> ZN ^   OAI21_X2  0.548   24.079   0.199  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         -             NAND2_X1  0.000   24.079   0.199  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0745A         A2 ^ -> ZN v  NAND2_X1  0.259   24.338   0.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         -             OAI21_X1  0.000   24.338   0.458  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0685A         A v -> ZN ^   OAI21_X1  0.401   24.739   0.859  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         -             NOR2_X4   0.000   24.739   0.859  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p0684A         A2 ^ -> ZN v  NOR2_X4   0.257   24.996   1.115  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0905A        -             INV_X2    0.000   24.996   1.116  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/Fp0905A        A v -> ZN ^   INV_X2    0.222   25.218   1.338  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1413A         -             NAND2_X1  0.000   25.218   1.338  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1413A         A1 ^ -> ZN v  NAND2_X1  0.168   25.386   1.506  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1129A13999    -             OAI21_X2  0.000   25.386   1.506  
      TDSP_CORE_INST/MPY_32_INST/M16X16_INST/mul_8_14/p1129A13999    B2 v -> ZN ^  OAI21_X2  2.753   28.139   4.258  
      TDSP_CORE_INST/MPY_32_INST/Fp1057A                             -             INV_X32   0.004   28.143   4.263  
      TDSP_CORE_INST/MPY_32_INST/Fp1057A                             A ^ -> ZN v   INV_X32   0.095   28.238   4.358  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5602A                -             NAND2_X1  0.000   28.238   4.358  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5602A                A2 v -> ZN ^  NAND2_X1  0.575   28.813   4.933  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5544A                -             OAI21_X1  0.000   28.813   4.933  
      TDSP_CORE_INST/MPY_32_INST/inc_add_63_54/p5544A                A ^ -> ZN v   OAI21_X1  0.290   29.103   5.223  
      TDSP_CORE_INST/MPY_32_INST/p5470A                              -             AOI22_X1  0.000   29.103   5.223  
      TDSP_CORE_INST/MPY_32_INST/p5470A                              B1 v -> ZN ^  AOI22_X1  0.716   29.820   5.939  
      TDSP_CORE_INST/MPY_32_INST/Fp5590A                             -             INV_X2    0.000   29.820   5.940  
      TDSP_CORE_INST/MPY_32_INST/Fp5590A                             A ^ -> ZN v   INV_X2    0.527   30.347   6.467  
      TDSP_CORE_INST/EXECUTE_INST/p3069A                             -             AOI22_X1  0.000   30.347   6.467  
      TDSP_CORE_INST/EXECUTE_INST/p3069A                             B1 v -> ZN ^  AOI22_X1  0.730   31.078   7.197  
      TDSP_CORE_INST/EXECUTE_INST/p2991A                             -             INV_X4    0.000   31.078   7.197  
      TDSP_CORE_INST/EXECUTE_INST/p2991A                             A ^ -> ZN v   INV_X4    0.323   31.401   7.521  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]                          -             SDFF_X1   0.000   31.401   7.521  
      ----------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------------
      Instance                               Arc          Cell     Retime  Arrival  Required  
                                                                   Delay   Time     Time  
      --------------------------------------------------------------------------------------
      TEST_CONTROL_INST/p214748365A97        Z ^          -        -       0.000    23.880  
      m_clk__I10                             -            BUF_X16  0.000   0.000    23.880  
      m_clk__I10                             A ^ -> Z ^   BUF_X16  0.312   0.312    24.192  
      m_clk__I9                              -            BUF_X16  0.000   0.312    24.192  
      m_clk__I9                              A ^ -> Z ^   BUF_X16  0.141   0.453    24.333  
      m_clk__I8                              -            BUF_X16  0.000   0.453    24.333  
      m_clk__I8                              A ^ -> Z ^   BUF_X16  0.132   0.585    24.465  
      m_clk__I7                              -            BUF_X16  0.000   0.585    24.465  
      m_clk__I7                              A ^ -> Z ^   BUF_X16  0.119   0.704    24.584  
      m_clk__I6                              -            BUF_X16  0.000   0.704    24.584  
      m_clk__I6                              A ^ -> Z ^   BUF_X16  0.120   0.824    24.704  
      m_clk__I5                              -            BUF_X16  0.000   0.824    24.704  
      m_clk__I5                              A ^ -> Z ^   BUF_X16  0.114   0.938    24.818  
      m_clk__I4                              -            BUF_X16  0.000   0.938    24.818  
      m_clk__I4                              A ^ -> Z ^   BUF_X16  0.120   1.058    24.938  
      m_clk__L1_I1                           -            BUF_X16  0.000   1.058    24.938  
      m_clk__L1_I1                           A ^ -> Z ^   BUF_X16  0.173   1.232    25.112  
      m_clk__L2_I1                           -            INV_X32  0.000   1.232    25.112  
      m_clk__L2_I1                           A ^ -> ZN v  INV_X32  0.105   1.337    25.217  
      m_clk__L3_I1                           -            BUF_X32  0.001   1.338    25.218  
      m_clk__L3_I1                           A v -> Z v   BUF_X32  0.381   1.719    25.599  
      m_clk__L4_I0                           -            BUF_X32  0.000   1.719    25.599  
      m_clk__L4_I0                           A v -> Z v   BUF_X32  0.379   2.097    25.978  
      m_clk__L5_I0                           -            BUF_X32  0.000   2.098    25.978  
      m_clk__L5_I0                           A v -> Z v   BUF_X32  0.379   2.477    26.357  
      m_clk__L6_I0                           -            BUF_X32  0.000   2.477    26.357  
      m_clk__L6_I0                           A v -> Z v   BUF_X32  0.399   2.876    26.757  
      m_clk__L7_I0                           -            BUF_X32  0.000   2.877    26.757  
      m_clk__L7_I0                           A v -> Z v   BUF_X32  0.389   3.266    27.146  
      m_clk__L8_I0                           -            BUF_X32  0.000   3.266    27.146  
      m_clk__L8_I0                           A v -> Z v   BUF_X32  0.379   3.645    27.525  
      m_clk__L9_I0                           -            INV_X32  0.000   3.645    27.525  
      m_clk__L9_I0                           A v -> ZN ^  INV_X32  0.155   3.800    27.681  
      m_clk__L10_I1                          -            INV_X32  0.000   3.800    27.681  
      m_clk__L10_I1                          A ^ -> ZN v  INV_X32  0.083   3.884    27.764  
      m_clk__L11_I1                          -            INV_X32  0.000   3.884    27.764  
      m_clk__L11_I1                          A v -> ZN ^  INV_X32  0.116   3.999    27.879  
      m_clk__L12_I1                          -            INV_X32  0.000   3.999    27.879  
      m_clk__L12_I1                          A ^ -> ZN v  INV_X32  0.111   4.110    27.990  
      m_clk__L13_I2                          -            INV_X32  0.002   4.112    27.992  
      m_clk__L13_I2                          A v -> ZN ^  INV_X32  0.179   4.291    28.171  
      m_clk__L14_I2                          -            INV_X32  0.000   4.291    28.171  
      m_clk__L14_I2                          A ^ -> ZN v  INV_X32  0.159   4.450    28.330  
      m_clk__L15_I3                          -            INV_X32  0.002   4.452    28.333  
      m_clk__L15_I3                          A v -> ZN ^  INV_X32  0.211   4.663    28.543  
      m_clk__L16_I7                          -            INV_X32  0.000   4.663    28.543  
      m_clk__L16_I7                          A ^ -> ZN v  INV_X32  0.149   4.812    28.692  
      m_clk__L17_I12                         -            INV_X32  0.000   4.812    28.692  
      m_clk__L17_I12                         A v -> ZN ^  INV_X32  0.174   4.986    28.866  
      m_clk__L18_I19                         -            INV_X32  0.000   4.986    28.866  
      m_clk__L18_I19                         A ^ -> ZN v  INV_X32  0.088   5.074    28.954  
      m_clk__L19_I30                         -            INV_X32  0.000   5.074    28.954  
      m_clk__L19_I30                         A v -> ZN ^  INV_X32  0.116   5.190    29.070  
      TDSP_CORE_INST/EXECUTE_INST/p_reg[13]  -            SDFF_X1  0.000   5.190    29.070  
      --------------------------------------------------------------------------------------

