Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto db15e8fe2be543199f0214136dff0d54 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot VGA_tb_2_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.VGA_tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "VGA_tb_2_time_impl.sdf", for root module "VGA_tb_2/VGA_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "VGA_tb_2_time_impl.sdf", for root module "VGA_tb_2/VGA_inst".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.GUCounter
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.SSyncFSM
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0100,READ_...
Compiling module xil_defaultlib.B_BRAM
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b010,READ_W...
Compiling module xil_defaultlib.G_BRAM
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b011,READ_W...
Compiling module xil_defaultlib.R_BRAM
Compiling module xil_defaultlib.PAPUnit
Compiling module xil_defaultlib.GUCounter__parameterized3
Compiling module xil_defaultlib.Hold_to_step
Compiling module xil_defaultlib.GUCounter__parameterized1
Compiling module xil_defaultlib.GUCounter__parameterized2
Compiling module xil_defaultlib.UpscallingUnit
Compiling module xil_defaultlib.GUCounter__parameterized3_0
Compiling module xil_defaultlib.PixelAddrGen
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module xil_defaultlib.ClockGenerator
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.GUCounter__parameterized0
Compiling module xil_defaultlib.SSyncFSM__parameterized0
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.VGA_tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_tb_2_time_impl
