LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY instructions_memory IS
	GENERIC (
		lineWidth : INTEGER := 32
	);
	PORT (
		clk : IN STD_LOGIC;
		PC : IN STD_LOGIC_VECTOR(lineWidth - 1 DOWNTO 0);
		instruction : OUT STD_LOGIC_VECTOR(lineWidth - 1 DOWNTO 0)
	);
END instructions_memory;

ARCHITECTURE arch OF instructions_memory IS
	TYPE ram_type IS ARRAY(0 TO 15) OF STD_LOGIC_VECTOR(lineWidth - 1 DOWNTO 0);
	SIGNAL rom : ram_type;
BEGIN
	main : PROCESS (clk)
	BEGIN
		IF rising_edge(clk) THEN
			instruction(lineWidth - 1 DOWNTO 0) <= rom(to_integer(unsigned(PC)));
			instruction(lineWidth - 1 DOWNTO 16) <= rom(to_integer(unsigned(PC)) + 1);
		END IF;
	END PROCESS; -- main

END arch;