Archive Project report for Final_3002
Fri Dec 11 11:41:42 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Fri Dec 11 11:41:42 2020 ;
; Revision Name          ; Final_3002                            ;
; Top-level Entity Name  ; Final_3002                            ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory F:/FPGADesign/FInal1/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'F:/FPGADesign/FInal1/quartus/Final_3002_Hartnett.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'Final_3002.archive.rpt'
Info (23030): Evaluation of Tcl script d:/intelfpga/20.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Fri Dec 11 11:41:42 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:37


+--------------------------------------------------------------------+
; Files Archived                                                     ;
+--------------------------------------------------------------------+
; File Name                                                          ;
+--------------------------------------------------------------------+
; ../source/counter.v                                                ;
; ../source/display.v                                                ;
; ../source/Final_3002.v                                             ;
; ../source/pins.tcl                                                 ;
; ../source/prog.tcl                                                 ;
; ../source/tb.v                                                     ;
; /fpgadesign/final1/source/params.vh                                ;
; assignment_defaults.qdf                                            ;
; db/pll_sim.cmp.rdb                                                 ;
; db/stp_auto_stripped.stp                                           ;
; F:/FPGADesign/FInal1/source/counter.v                              ;
; F:/FPGADesign/FInal1/source/display.v                              ;
; F:/FPGADesign/FInal1/source/Final_3002.v                           ;
; F:/FPGADesign/FInal1/source/issp.tcl                               ;
; F:/FPGADesign/FInal1/source/pins.tcl                               ;
; F:/FPGADesign/FInal1/source/pll.tcl                                ;
; F:/FPGADesign/FInal1/source/prog.tcl                               ;
; F:/FPGADesign/FInal1/source/tb.v                                   ;
; Final_3002.out.sdc                                                 ;
; Final_3002.qpf                                                     ;
; Final_3002.qsf                                                     ;
; Final_3002.sdc                                                     ;
; issp/simulation/../../issp.qsys                                    ;
; issp/simulation/../issp.spd                                        ;
; issp/simulation/issp.sip                                           ;
; issp/simulation/issp.v                                             ;
; issp/simulation/submodules/altsource_probe.v                       ;
; issp/synthesis/../../issp.qsys                                     ;
; issp/synthesis/../../issp.sopcinfo                                 ;
; issp/synthesis/../issp.cmp                                         ;
; issp/synthesis/issp.debuginfo                                      ;
; issp/synthesis/issp.qip                                            ;
; issp/synthesis/issp.v                                              ;
; issp/synthesis/submodules/altsource_probe_top.v                    ;
; jtag_pll/simulation/../../jtag_pll.qsys                            ;
; jtag_pll/simulation/../jtag_pll.spd                                ;
; jtag_pll/simulation/jtag_pll.sip                                   ;
; jtag_pll/simulation/jtag_pll.v                                     ;
; jtag_pll/simulation/submodules/altera_avalon_packets_to_master.v   ;
; jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v             ;
; jtag_pll/simulation/submodules/altera_avalon_st_bytes_to_packets.v ;
; jtag_pll/simulation/submodules/altera_avalon_st_clock_crosser.v    ;
; jtag_pll/simulation/submodules/altera_avalon_st_idle_inserter.v    ;
; jtag_pll/simulation/submodules/altera_avalon_st_idle_remover.v     ;
; jtag_pll/simulation/submodules/altera_avalon_st_jtag_interface.sdc ;
; jtag_pll/simulation/submodules/altera_avalon_st_jtag_interface.v   ;
; jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v ;
; jtag_pll/simulation/submodules/altera_avalon_st_pipeline_base.v    ;
; jtag_pll/simulation/submodules/altera_avalon_st_pipeline_stage.sv  ;
; jtag_pll/simulation/submodules/altera_jtag_dc_streaming.v          ;
; jtag_pll/simulation/submodules/altera_jtag_sld_node.v              ;
; jtag_pll/simulation/submodules/altera_jtag_streaming.v             ;
; jtag_pll/simulation/submodules/altera_merlin_master_translator.sv  ;
; jtag_pll/simulation/submodules/altera_merlin_slave_translator.sv   ;
; jtag_pll/simulation/submodules/altera_pll_reconfig_core.v          ;
; jtag_pll/simulation/submodules/altera_pll_reconfig_top.v           ;
; jtag_pll/simulation/submodules/altera_reset_controller.sdc         ;
; jtag_pll/simulation/submodules/altera_reset_controller.v           ;
; jtag_pll/simulation/submodules/altera_reset_synchronizer.v         ;
; jtag_pll/simulation/submodules/altera_std_synchronizer.v           ;
; jtag_pll/simulation/submodules/altera_std_synchronizer_nocut.v     ;
; jtag_pll/simulation/submodules/jtag_pll_master_0.v                 ;
; jtag_pll/simulation/submodules/jtag_pll_master_0_b2p_adapter.sv    ;
; jtag_pll/simulation/submodules/jtag_pll_master_0_p2b_adapter.sv    ;
; jtag_pll/simulation/submodules/jtag_pll_master_0_timing_adt.sv     ;
; jtag_pll/simulation/submodules/jtag_pll_mm_interconnect_0.v        ;
; jtag_pll/simulation/submodules/jtag_pll_pll_0.vo                   ;
; jtag_pll/synthesis/../../jtag_pll.qsys                             ;
; jtag_pll/synthesis/../../jtag_pll.sopcinfo                         ;
; jtag_pll/synthesis/../jtag_pll.cmp                                 ;
; jtag_pll/synthesis/jtag_pll.debuginfo                              ;
; jtag_pll/synthesis/jtag_pll.qip                                    ;
; jtag_pll/synthesis/jtag_pll.v                                      ;
; jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v    ;
; jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v              ;
; jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v  ;
; jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v     ;
; jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v     ;
; jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v      ;
; jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.sdc  ;
; jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v    ;
; jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v  ;
; jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v     ;
; jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_stage.sv   ;
; jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v           ;
; jtag_pll/synthesis/submodules/altera_jtag_sld_node.v               ;
; jtag_pll/synthesis/submodules/altera_jtag_streaming.v              ;
; jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv   ;
; jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv    ;
; jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v           ;
; jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v            ;
; jtag_pll/synthesis/submodules/altera_reset_controller.sdc          ;
; jtag_pll/synthesis/submodules/altera_reset_controller.v            ;
; jtag_pll/synthesis/submodules/altera_reset_synchronizer.v          ;
; jtag_pll/synthesis/submodules/altera_std_synchronizer.v            ;
; jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v      ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0.v                  ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv     ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv     ;
; jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv      ;
; jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v         ;
; jtag_pll/synthesis/submodules/jtag_pll_pll_0.qip                   ;
; jtag_pll/synthesis/submodules/jtag_pll_pll_0.v                     ;
; pll.cmp                                                            ;
; pll.qip                                                            ;
; pll.sip                                                            ;
; pll.spd                                                            ;
; pll.v                                                              ;
; pll/pll_0002.qip                                                   ;
; pll/pll_0002.v                                                     ;
; pll_sim/pll.vo                                                     ;
; stp.stp                                                            ;
+--------------------------------------------------------------------+


