,TCD_ID,TCD_TITLE,STATUS,COMMENTS,AUTOMATION_COMMENTS,AUTOMATION_DEVELOPER,VALIDATION_ENV,VALIDATION_SCOPE,AUTOMATION_STATUS,CLASSIFICATION,COMPONENT_AFFECTED,DURATION,EFFORT,JAMA_ID,JAMA_PLATFORM_FEATURE_AND_CAPABILITY,JAMA_PLATFORM_POR_MILESTONE_MAP,JAMA_PMF_PF_SOCIP_MAPPING,JAMA_REQUIREMENT_ID,LEGACY_ID,ME_SKU,OS,OWNER,OVERALL_EXPECTED_RESULTS,OWNER_TEAM,PRIORITY,RELEASE_AFFECTED,RELEASE_COMPLETED,RELEASE_DEPLOYED,SCOPE,STATUS_REASON,TEST_AUTOMATION_STATUS,TEST_COMPLEXITY,TEST_COVERAGE_LEVEL,TEST_SUBTYPE,TEST_SUB_CATEGORY,TEST_TYPE,TOOLS_USED,DESCRIPTION,TAG,Test_Complexity,Test_Coverage_Level
0,14013115489,"Verify Board ID, FW, BIOS, ME, EC and IGFX GOP details on BIOS Platform Information Menu  and System scope tool are accurate",Passed,,,girishax,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.unknown",14,6,CSS-IVE-50989,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5C,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-10102
BC-RQTBC-13653
BC-RQTBC-15612
BC-RQTBCLF-103
RKL:BC-RQTBCTL-1396, BC-RQTBCTL-1398 
BC-RQTBCTL-1409
BC-RQTBCTL-2708
BC-RQTBC-16520
BC-RQTBC-16571
BC-RQTBC-16656
LKF: 1606678898
BC-RQTBC-16957
JSLP:2203201753
TGL: 2207139483
ADL Requirement ID : 2203201745,2203202947,2203201753,1508320076,16011894960

RKL Requirement ID: 2208875799,2208875702,1306472860",CSS-IVE-50989,"Consumer,Corporate_vPro,Slim",,chassanx,"Each individual step's expected result should Pass.

 

For JSLP :

Board ID
Platform
ID String
BOM ID
FAB ID
Comments
0x01 ==> 0X02
JSL+ DDR4 SODIMM (rev02 ERB)
JSL+ DDR4 SODIMM (ERB)
 
 
 Manual rework needed
0x02 ==> 0X01
JSL+ DDR4 SODIMM RVP Main BOM SKU
JSL+ DDR4 SODIMM RVP Main BOM SKU
 
 
 
 
 
 
 
 
 
0x03
JSL+ LPDDR4/4x RVP Socketed (ERB)
JSL+ LPDDR4/4x RVP Socketed (ERB)
_000
_00
For Rev01 silicon/Pkg only
0x03
JSL+ LPDDR4/4x RVP Socketed (ERB) Fab 2
JSL+ LPDDR4/4x RVP Socketed (ERB - Chrome BOM SKU)
_001
_00
For Rev01 silicon/Pkg only (Post PO board)
0x04
JSL+ LPDDR4/4x RVP Socketed
JSL+ LPDDR4/4x RVP Socketed
_003
_00
 Memory Socket
0x04
JSL+ LPDDR4/4x RVP Solder Down
JSL+ LPDDR4/4x RVP Solder Down
_000
_00
 RPL-SBGA as per Excel doc provided by RVP teamMTL-M/P onwards, verify that the EC FW as per the following:Major Version -> 1Minor Version -> 55Platform Id -> 2Build Version -> 20.MTL – P GCS - Board ID  0x11Silego Power Sequencer I2C address to read Board Id & BOM ID :  0X08(7bit)Register Addresses to read to identify Board Id & BOM ID are 0xA2 and 0xA1.BOM/Board_ID bit pattern :GCS BOM/Board_ID details:              GCS BOMVariantBoard IDBOM IDFAB IDBinary CodeHex CodeA2A1A2A1Base Variant0x11000b00b00000000b00010001b0x000x11mmWave0x11001b00b00000000b01010001b0x000x51MCF0x11010b00b00000000b10010001b0x000x91 ",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,"iTestSuite,na","The BIOS shall display the information below info in Platform Information Page:

BIOS Version
Processor Stepping
Platform Name
Processor Name
Processor uCode loaded
EC Version (Mobile and Desktop)
VBIOS/IGFX version
PCH Production Type

etc..

 

Config.ini file should be filled with the expected values extracted from BIOS Release notes.","GLK-IFWI-SI,CNL_Z0_InProd,ICL_PSS_BAT_NEW,PSE 1.0,CML_Delta_From_WHL,CML_BIOS_Sanity_CSME12.xx,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P1,LKF_B0_Power_ON,TGL_H_PSS_IFWI_BAT,TGL_BIOS_IPU_QRC_BAT,TGL_Focus_Blue_Auto,TGL_PSS_IN_PRODUCTION,TGL_IFWI_FOC_BLUE,PSS_ADL_Automation_In_Production,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,COMMON_QRC_BAT,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_BIOS,ADL-S_Delta1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,RPL-Px_4SDC1,RPL-P_3SDC3,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,Automation_Inproduction,MTL_HFPGA_SOC_S,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,RPL_S_PSS_DELTA,MTL_Test_Suite,RPL_S_PSS_BASEAutomation_Inproduction,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL-Px_5SGC1,MTL_S_Sanity,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_Px_PO_P1,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,RPL_SBGA_IFWI_PO_Phase1,MTL_IFWI_CBV_CSME,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,MTL_M_Sanity,RPL_P_PO_P1,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-Px_2SDC1,MTL_PSS_0.8,ARL_Px_IFWI_CI,RPL_readiness_kit,RPL_P_QRC,RPL_P_Q0_DC2_PO_P1,MTLSGC1,MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,ARL_FT_BLK,RPL-S_Post-Si_In_Production,",Low,L1 DailyCI-Basic-Sanity
1,14013118756,Verify Onboard Network functionality in EFI shell,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",12,10,CSS-IVE-52382,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_P_Simics_PSS1.1","GbE,LAN,UEFI","BC-RQTBC-8442
TGL Requirement coverage: BC-RQTBCTL-798
JSL PRD Coverage: BC-RQTBC-16608 BC-RQTBC-16271
RKL: BC-RQTBCTL-798, 2203202676
RKL:2203201913
JSLP: 1607196122,2203202676
ADL:BC-RQTBCTL-798 ,2203202676
TGL:1306931255
MTL:16011786601",CSS-IVE-52382,"Consumer,Corporate_vPro",,vhebbarx,OnBoard Network port should get detected at EFI shell when it is enabled in BIOS and Network should be functional,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This TC aims at testing the Onboard Network functionality at EFI shell when network is enabled in BIOS setup,"CFL-PRDtoTC-Mapping,ICL-ArchReview-PostSi,ICL_BAT_NEW,BIOS_EXT_BAT,KBL_Wont_Fix,UDL2.0_ATMS2.0,ICL_RVPC_NA,TGL_ERB_PO,AML_5W_NA,OBC-CNL-PCH-GBE-Connectivity-LAN,OBC-CFL-PCH-GBE-Connectivity-LAN,OBC-ICL-PCH-GBE-Connectivity-LAN,OBC-TGL-PCH-GBE-Connectivity-LAN,TGL_BIOS_PO_P3,TGL_IFWI_PO_P1,TGL_H_PSS_IFWI_BAT,ADL_S_Dryrun_Done,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,COMMON_QRC_BAT,MTL_PSS_0.5,ADL_S_QRCBAT,IFWI_Payload_GBE,ADL-S_Delta1,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,MTL_P_MASTER,MTL_M_MASTER,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,MTL_Test_Suite,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC3,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC2,RKL_S_X1_2*1SDC,RPL_S_PO_P3,ADL-P_3SDC2,ADL-P_2SDC4,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL_S_QRCBAT,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL-M_3SDC2,RPL-S_5SGC1,RPL-P_3SDC2,RPL_P_PSS_BIOS,NA_4_FHF,RPL_Px_PO_P3,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_PNP_GC,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M_3SDC3,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P3,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL_IFWI_CBV_BIOS,MTL-P_2SDC5,MTL-P_5SGC1,RPL_P_PO_P3,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-SBGA_4SC,RPL-SBGA_5SC,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-P_2SDC3,,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL-SBGA_3SC-2,MTL_P_Sanity,RPL_P_QRC,MTLSGC1, MTLSDC2, MTLSDC4, MTLSDC5, ,RPL_P_Q0_DC2_PO_P3, LNLM5SGC, LNLM3SDC2, MTLSGC1, MTLSDC1, MTLSDC4, MTLSGC1, MTLSDC1,  MTLSDC4, RPL-P_5SGC1, RPL-P_2SDC3, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC8, TGL_BIOS_IPU_QRC_BAT, RPL_Hx-R-GC,ARL_S_QRC",Low,L2 Mandatory-BAT
2,14013120952,Verify system stability post Hibernate(S4) cycling,Passed,,,rohith2x,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,10,5,CSS-IVE-54313,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-S_HSLE_PSS1.0,ADL-S_HFPGA_PSS1.0,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10429
RKL: 2206874061
JSL: 2202553192
ADL: 2205167043,2202553192
MTL : 16011187701, 16011326892",CSS-IVE-54313,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should be stable post Hibernate cycling,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify system stability check post Hibernate cycling,"GLK-FW-PO,ICL-FW-PSS0.5,GLK-CI,GLK-SxCycle,CNL_Z0_InProd,EC-NA,GLK-CI-2,GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,GLK_Win10S,GLK-RS3-10_IFWI,CNL_Automation_Production,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-BAT-2018,EC-SX,EC-tgl-pss_bat,PSE 1.0,EC-BAT-automation,CML_EC_BAT,CML_EC_SANITY,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,LKF_WCOS_BIOS_BAT_NEW,ADL_P_Automated_TCs,COMMON_QRC_BAT,TGL_H_QRC_NA,ECVAL-DT-FV,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_PMC,IFWI_Payload_EC,MTL_PSS_1.0,LNL_M_PSS1.0,ADL-P_QRC,ADL-P_QRC_BAT,MTL_PSS_0.8,LNL_M_PSS0.8,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,MTL_VS_0.8_TEST_SUITE,MTL_P_VS_0.8,MTL_M_VS_0.8,QRC_BAT_Customized,CQN_DASHBOARD,MTL_PM_NEW_FEATURE_TEST,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,RPL_S_PO_P3,MTL_IFWI_BAT,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_P_PSS_BIOS,MTL_M_P_PV_POR,R,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P3,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-Px_4SP2,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,RPL_P_Q0_DC2_PO_P3,ARL_S_IFWI_PSS,LNLM5SGC,LNLM4SDC1,,ARL_S_IFWI_0.5PSS,MTLSGC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
3,14013120979,Verify system stability post Warm reboot cycles,Passed,,,rohith2x,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,30,10,CSS-IVE-54316,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-S_HFPGA_PSS1.0,ADL-S_HFPGA_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10214
BC-RQTBC-10215
IceLake-UCIS-1476	
TGL:IceLake-UCIS-1810
JSL : BC-RQTBC-16717,4_335-UCIS-1529,2205193100 , 1607196200
RKL : 2207425740 
ADL: 2205193100
MTL : 16011187551, 16011326916, 16011187933",CSS-IVE-54316,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should be stable post warm reboot cycling,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify system stability post Warm reboot cycles,"BIOS,uCode,pmcfw,CSE,ISH,GOP,IFWI,GLK-FW-PO,ICL-FW-PSS0.5,GLK-CI,GLK-SxCycle,EC-NA,GLK-CI-2,GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,TGL_PSS0.5P,GLK_Win10S,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,EC-tgl-pss_bat,PSE 1.0,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,CML_EC_BAT,CML_EC_SANITY,TGL_H_PSS_BIOS_BAT,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,EC-FV,ADL_P_Automated_TCs,MTL_PSS_0.5,LNL_M_PSS0.5,ECVAL-DT-FV,TGL_U_GC_DC,EC-WCOS-NEW,IFWI_Payload_BIOS,IFWI_Payload_EC,IFWI_Payload_PMC,ADL-S_Delta,MTL_PSS_1.0,LNL_M_PSS1.0,MTL_PSS_0.8,ARL_S_PSS0.8,LNL_M_PSS0.8,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SANITY,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_FOC_BAT,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_PSS_0.5,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,MTL_S_Sanity,RPL_S_IFWI_PO_Phase2,RPL_S_PO_P2,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SCRPL_P_PSS_BIOS,RPL-S_2SDC7,LNL_M_IFWI_PSS,RPL-Px_5SGC1,RPL_Px_PO_P2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,RPL_SBGA_PO_P2,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_BIOS,MTL_A0_P1,RPL_P_PO_P2,RPL-Px_4SP2,MTL_M_P_PV_POR,RPL_readiness_kit,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC5,RPL_P_Q0_DC2_PO_P2,ARL_S_PSS0.5,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_PSS1.0,ARL_S_IFWI_0.5PSS,MTLSGC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
4,14013121133,Verify system wakes from idle state successfully via Keyboard,Passed,,,rohith2x,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,15,5,CSS-IVE-60171,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_HSLE_RS1_PSS_1.0C,ICL_HSLE_RS1_PSS_1.0P,ICL_HSLE_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha",S-states,"BC-RQTBC-9775 -> Low Power Engine(Idle state) interrupt functionality is covered as part of this TC. 
ICL:IceLake-UCIS-1876
TGL FR: 1405574806
RKL: 2206776649 , 2207425737
ADL : 2205168064
JSLP : 1607196250
MTL : 16011187678 , 16011326889",CSS-IVE-60171,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System is stable and able to wake from idle state,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,Intention of the testcase is to verify system wakes from idle state successfully via Keyboard,"BIOS+IFWI,GraCom,GLK-FW-PO,BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,TGL_BIOS_PO_P2,TGL_H_PSS_BIOS_BAT,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase1,CML-H_ADP-S_PO_Phase2,ADL_S_Dryrun_Done,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL_P_Automated_TCs,MTL_PSS_0.5,LNL_M_PSS0.5,LNL_M_PSS0.8,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P3,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,ADL-N_REV1,RPL_S_QRCBAT,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_P_PSS_BIOS,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P3,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P3,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,RPL_P_QRC,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.5PSS,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L0 Check-in-CI
5,14013121149,Verify system stability post Reboot(S5) cycling,Passed,,,rohith2x,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,10,5,CSS-IVE-60413,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-S_HFPGA_PSS1.0,ADL-S_HFPGA_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10216
BC-RQTBC-10217
BC-RQTBC-10218
TGL:BC-RQTBCTL-1146
RKL: 2206874065
JSL: 2202553195
ADL: 2205193100",CSS-IVE-60413,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should be stable post Reboot cycling,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.skylake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Intention of the testcase is to verify system stability check post Reboot cycling,"IFWI,ICL-FW-PSS0.5,GLK-CI,EC-NA,GLK-CI-2,ICL_PSS_BAT_NEW,GLK_Win10S,GLK-RS3-10_IFWI,ICL_BAT_NEW,TGL_PSS0.8C,BIOS_EXT_BAT,InProdATMS1.0_03March2018,EC-tgl-pss_bat,PSE 1.0,EC-BAT-automation,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,CML_EC_BAT,CML_EC_SANITY,TGL_Focus_Blue_Auto,PSS_ADL_Automation_In_Production,EC-FV,ADL_P_Automated_TCs,COMMON_QRC_BAT,ECVAL-DT-FV,ADL_S_QRCBAT,EC-WCOS-NEW,ADL-S_Delta,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-N_QRC_BAT,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,RPL_S_PO_P3,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_P_PSS_BIOS,MTL_M_P_PV_PORLNL_M_PSS0.5,LNL_M_PSS0.8,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P3,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_BIOS,LNL-M_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,,ARL_S_IFWI_0.5PSS,MTLSGC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
6,14013121166,Verify system stability post Sleep(S3) cycling,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,10,5,CSS-IVE-60509,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HSLE_PSS1.0,ADL-S_HFPGA_PSS1.0,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"TGL : BC-RQTBCTL-1144
JSLP : BC-RQTBC-16720
ADL: 2205168301,2202553186
MTL : 16011327243",CSS-IVE-60509,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should be stable post Sleep cycling,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Intention of the testcase is to verify system stability check post sleep cycling,"ICL-FW-PSS0.5,GLK-CI,GLK-SxCycle,EC-BAT,EC-SX,EC-GPIO,GLK-CI-2,GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,GLK_Win10S,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-BAT-2018,EC-tgl-pss_bat,PSE 1.0,EC-BAT-automation,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,CML_EC_BAT,CML_EC_SANITY,TGL_Focus_Blue_Auto,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,ADL_P_Automated_TCs,COMMON_QRC_BAT,TGL_H_QRC_NA,ECVAL-DT-FV,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_PMC,IFWI_Payload_BIOS,IFWI_Payload_EC,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,ADL-P_5SGC2,ADL_N_REV0,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,RPL_S_PO_P3,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,MTL_M_P_P,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC65SGC1,RPL-S_2SDC7,RPL_Px_PO_P3,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,RPL_P_Q0_DC2_PO_P3,ARL_S_IFWI_0.5PSS,ARL_FT_BLK,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
7,14013121252,Validate digital audio functionality over Type-C port,Passed,,,athirarx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,15,CSS-IVE-61677,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","EC-Lite,S-states,TBT_PD_EC_NA,TCSS,USB-TypeC","BC-RQTBC-13336
BC-RQTBC-12460
BC-RQTBC-13961 
LKF PSS UCIS Coverage: IceLake-UCIS-4265 ,4_335-UCIS-2980
LKF PRD Coverage: BC-RQTBCLF-412, 4_335-UCIS-3039
RKL Coverage ID :2203201383,2203202518,2203203016,2203202802,2203202480
ADL: 2205445428MTL_P : 22010767569  MTL_M : 22010767598
MTL : 16011326947",CSS-IVE-61677,"Consumer,Corporate_vPro,Slim",,raghav3x,Digital audio functionality via Type-C port should be functional without any issue,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,This Test case to check digital audio streaming functionality over Type-C port,"KBL_NON_ULT,EC-NA,EC-REVIEW,TCSS-TBT-P1,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_TBT,IFWI_Payload_EC,UTR_SYNC,ADL_M_PO_Phase2,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-S_5SGC1,MTL_M_P_PV_POR,RPL-S_2SDC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_IAC_IOM,MTL_IFWI_CBV_ACE FW,,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_Px_PO_New_P2,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC6,RPL-Px_2SDC1,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
8,14013121573,Verify the basic functionality of Virtual Battery switch,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",10,5,CSS-IVE-61826,Embedded controller and Power sources,"CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","USB PD,Virtual Battery Management","BC-RQTBC-10587,BC-RQTBC-12868,BC-RQTBC-13287,BC-RQTBCTL-1389,BC-RQTBCTL-1209
BC-RQTBC-16799
BC-RQTBCTL-1209
RKL: 2203202860
RKL:2203201701
JSLP: 2203202860
ADL: 2203201701",CSS-IVE-61826,"Consumer,Corporate_vPro,Slim",,raghav3x,"Based on the Virtual battery switch position, power mode should changes from AC to DC and DC to AC.",Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,"Intention of the test case is to verify below requirement.


	While the system without real battery connected is in S0, when the virtual battery switch is closed or opened, EC FW shall notify the change to host.
","CFL-PRDtoTC-Mapping,EC-BATTERY,CNL_Automation_Production,InProdATMS1.0_03March2018,ECVAL-EXBAT-2018,PSE 1.0,EC-BAT-automation,OBC-CNL-EC-GPIO-Switches-VirtualBattery,OBC-CFL-EC-GPIO-Switches-VirtualBattery,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualBattery,OBC-TGL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualBattery,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,CML_EC_BAT,CML_EC_SANITY,TGL_Focus_Blue_Auto,TGL_PSS_IN_PRODUCTION,TGL_IFWI_FOC_BLUE,QRC_BAT,IFWI_Payload_EC,EC-WCOS-NEW,UTR_SYNC,Automation_Inproduction,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ERB,GLK-IFWI-SI,ICL-ArchReview-PostSi,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC6,ARL_Px_IFWI_CI,MTL-P_IFWI_PO,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
9,14013156881,Verify CPU switches between all P-states when Number of P states set to 0,Passed,,,rohith2x,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.others,fw.ifwi.pmc",10,6,CSS-IVE-50711,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_N-1_(ICL)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","HWP-Speedshift,P-States","BC-RQTBC-2669
LKF: IceLake-UCIS-1826,4_335-TSTRN-5228 , BC-RQTBCLF-395
ICL: BC-RQTBC-13484,BC-RQTBC-15324
TGL: BC-RQTBCTL-639  BC-RQTBCTL-514
JSL: BC-RQTBC-16724,4_335-UCIS-2480 , 1607196252 , 2202553253 , 2202553178
RKL: 2206776645 , 2203201652
BC-RQTBC-13128
MTL : 16011187739, 16011327004",CSS-IVE-50711,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,"CPU should run with all supported P-states frequency's 
 ",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,TAT,Intention of the testcase is to verify CPU switches between all P-states,"ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,LKF_PO_Phase3,LKF_PO_New_P3,PSE 1.0,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P2,LKF_B0_Power_ON,RKL_CML_S_TGPH_PO_P3,ADL-S_TGP-H_PO_Phase2,ADL_S_Dryrun_Done,RKL_S_TGPH_POE,RKL_CMLS_CPU_TCS,ADL_P_ERB_BIOS_PO,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_0.8,LNL_M_PSS0.8,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-P_5SGC1,RPL-P_2SDC3,MTL_S_MASTER,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,MTL_VS_0.8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_PSS_1.1,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE  ,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,TGL_H_MASTER,RPL-S_4SDC1,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,MTL_HFPGA_BLOCK,RPL_P_PSS_BIOS,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7,RPL-S_2SDC8,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL_A0_P1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_Px_PO_New_P2,MTL_PSS_0.8_BLOCK,MTL_S_PSS_BLOCK,ARL_Px_IFWI_CI,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.5PSS",Low,L1 DailyCI-Basic-Sanity
10,14013157206,Verify if Intel SelfTest completes successfully,Passed,,,girishax,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",System Test,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",20,16,CSS-IVE-101752,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV","ACPI,Internal Tools,TBT_PD_EC_NA","Tool Compliance checking on all Platform
RKL: 2206200163",CSS-IVE-101752,"Consumer,Corporate_vPro,Slim",,chassanx,All registers should be set according to the specification.Self Test should pass with out any errors.,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,Self test tool run helps validate BIOS compliance to EDS and BWG specs.,"EC-NA,EC-REVIEW,InProdATMS1.0_03March2018,PSE 1.0,EC-PD-NA,OBC-CNL-PTF-Enterprise-ACPI-software,OBC-CFL-PTF-Enterprise-ACPI-software,OBC-LKF-PTF-Enterprise-ACPI-software,OBC-ICL-PTF-Software-Software-selftest,OBC-TGL-PTF-Software-Software-selftest,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,TGL_NEW_BAT,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase3,LKF_WCOS_BIOS_BAT_NEW,ADL_S_Dryrun_Done,RKL_S_CMPH_POE_Sanity,RKL_S_TGPH_POE_Sanity,RKL_CMLS_CPU_TCS,IFWI_Payload_Common,ADL-S_Delta1,ADL-S_Delta2,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,RPL_S_PSS_BASE,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1,MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC5,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_TRY_RUN,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_PSS_1.1,ARL_S_PSS1.1,TGL_H_MASTER,MTL_TRY_RUNMTL_TRP_1,MTL_PSS_0.8,ARL_S_PSS0.8_NEW,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,ADL-M_3SDC1,LNL_M_PSS0.8,LNL_M_PSS1.1,MTL_IFWI_CBV_BIOS,MTL_M_P_PV_POR,LNL_M_PSS0.5,IPU23.1_BIOS_change,TGL_BIOS_IPU_QRC_BAT",Medium,L2 Mandatory-BAT
11,14013158254,"Verify Legacy USB devices (Pendrive, Mouse and Keyboard) functionality over TBT port after S3 ,S4 and S5 Cycles",Passed,,,athirarx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Jama_Not_Evaluated,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",30,20,CSS-IVE-70874,TCSS,"AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","iTBT,S-states,TBT,TBT_PD_EC_NA,TCSS","BC-RQTBC-12350
BC-RQTBC-2548
ICL PRD Coverage: BC-RQTBC-15218
TGL PSS UCIS Coverage:  220194404, 220194401
CML PRD Coverage: BC-RQTBC-12350
ADL: 2205445428
MTL_P : 22010767569
MTL_M : 22010767598",CSS-IVE-70874,"Consumer,Corporate_vPro,Slim",,raghav3x,"Ensure that there are no failures in TBT device enumeration/detection or functionality after s3, s4 and S5 .No yellow bang should seen in device manager",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,"Verify Legacy USB devices over TBT Port functionality after S3 ,S4 and S5 Cycles.","KBL_EC_NA,EC-TBT3,EC-SX,TCSS-TBT-P1,EC-FV2,ICL-ArchReview-PostSi,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,EC-PD-NA,TGL_ERB_PO,OBC-TGL-CPU-iTCSS-TCSS-USB2_Keyboard,TGL_BIOS_PO_P3,TGL_IFWI_PO_P2,TGL_NEW_BAT,TGL_IFWI_FOC_BLUE,MTL_PSS_0.5,IFWI_Payload_TBT,IFWI_Payload_Dekel,IFWI_Payload_EC,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,RPL_S_PO_P3,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC3,ADL-P_3SDC4,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,MTL_S_IFWI_PSS_1.1_BLOCK,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_2SDC1,KBL_NON_ULT,EC-NA,EC-REVIEW,GLK-RS3-10_IFWI,LKF_ERB_PO,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,MTL_S_IFWI_PSS_1.1,ADL_M_PO_Phase2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,ADL-M_3SDC2,ADL_N_PO_Phase2,RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,RPL-S_5SGC1,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_TBT,RPL_SBGA_PO_P3,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSDC3,MTLSDC2,RPL_P_Q0_DC2_PO_P3,ARL_S_PSS0.5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,ARL_S_IFWI_1.1PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
12,14013158282,Verify finger print sensor(FPS) enumeration Pre and Post Sx Cycle,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.others",5,3,CSS-IVE-70968,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","FPS/iFPS,S-states","BC-RQTBC-2556
ADL:2203202988
JSL:16010682667",CSS-IVE-70968,"Consumer,Corporate_vPro",,sumith2x,Finger print  Sensor (FPS) enumeration should work fine  Pre and Post Sx Cycle,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This Test Case should Validate finger print sensor enumeration Pre and Post Sx Cycle ,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,LKF_B0_Power_ON,TGL_NEW_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P3,CML-H_ADP-S_PO_Phase2,RKL_S_TGPH_POE,PPMM_Pending_TGL_H,ADL_P_ERB_BIOS_PO,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,RPL_P_MASTER,RPL_S_MASTER,ADL_N_MASTER,MTL_S_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,RPL-S_3SDC2,ADL-P_5SGC1,ADL-M_5SGC1,ADL-P_3SDC4,ADL_N_REV0,RPL-P_5SGC1,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,MTL_P_MASTER,MTL_N_MASTER,MTL_M_MASTER,MTL_Test_Suite,MTL_PSS_0.8,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-Px_5SGC1,MTL_IFWI_BAT,ERB,MTL_PSS_CMS,ARL_PX_MASTER,ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,LNL_M_PSS0.8,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,RPL-SBGA_4SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
13,14013158285,Verify user will be only able to login using registered finger,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.ish",11,8,CSS-IVE-70969,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha",FPS/iFPS,Negative check for FPS authentication,CSS-IVE-70969,"Consumer,Corporate_vPro",,sumith2x,User should be able to login to system using only Registered finger,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.rocketlake,bios.skylake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.rocketlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Negative,na,Intention of the testcase is to verify user will only be able to login to the system with registered finger,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,COMMON_QRC_BAT,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,RPL_P_MASTER,MTL_P_MASTER,MTL_M_MASTER,RPL_M_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_3SDC2,ADL-P_5SGC1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-P_3SDC4,ADL-N_QRC_BAT,RPL-Px_5SGC1,RPL-P_5SGC1,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-SBGA_3SC1,RPL_Px_PO_P3, ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_BIOS,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,MTLSDC2,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
14,14013158404,Verify On-Board Audio ADSP is Functional,Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",10,5,CSS-IVE-73619,"Display, Graphics, Video and Audio","AML_5W_Y22_ROW_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",audio codecs,"BC-RQTBC-3026
BC-RQTBC-14201",CSS-IVE-73619,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Audio DSP is detected and Functional.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Verify On-Board Audio play back and recording functionality,"CFL-PRDtoTC-Mapping,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-AVS-Audio-Speaker,OBC-CFL-PCH-AVS-Audio-Speaker,OBC-ICL-PCH-AVS-Audio-Speaker,OBC-TGL-PCH-AVS-Audio-Speaker,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,MTL_M_MASTER,MTL_P_MASTER,MTL_N_MASTER,MTL_S_MASTER,RPL_S_MASTER,RPL_P_MASTER,TGL_H_MASTER,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-S_3SDC3,ADL-S_3SDC2,ADL-S_3SDC1,ADL-S_4SDC3,ADL-S_4SDC2,ADL-S_4SDC1,ADL-S_5SGC1,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL_S_BackwardComp,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,ERB,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_PNP_GC,RPL-P_PNP_GC,RPL-P_3SDC3,RPL-S_2SDC7,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTLSGC1,MTLSDC2,MTLSDC3,
MTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_BIOS,RPL_Px_PO_New_P2,RPL-P_2SDC5,RPL-P_2SDC6,ARL_Px_IFWI_CI,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,IPU23.1_BIOS_change,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
15,14013158479,Verify system state post flashing IFWI on an eSPI enabled system,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,bios.platform,3,2,CSS-IVE-86215,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV",eSPI,"BC-RQTBC-13069
BC-RQTBC-12459
BC-RQTBC-13332
BC-RQTBCTL-1228
BC-RQTBC-16836

JSLP:2203203000",CSS-IVE-86215,"Consumer,Corporate_vPro,Slim",,chassanx,System should be stable post flashing IFWI over eSPI enabled System,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.lunarlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"System should be able to boot up on an eSPI enabled system i.e., communication between EC and SOC happens over eSPI","GLK-FW-PO,C4_NA,C1_NA,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-SystemFlash-IFWI,OBC-ICL-PCH-Flash-System,OBC-TGL-PCH-Flash-System,IFWI_Payload_Common,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC5,MTLSDC4,,MTLSDC6,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,,RPL-P_4SDC1,RPL-P_3SDC2,,RPL-Px_5SGC1,,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL_P_MASTER,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,ADL-M_3SDC1,MTL_S_BIOS_Emulation,ADL-S_Post-Si_In_Production,RPL_Px_PO_New_P2,RPL-S_Post-Si_In_Production",Low,L2 Mandatory-BAT
16,14013158799,Verify USB3.1 gen2 device functionality in pre and post OS,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,13,CSS-IVE-94313,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","TBT_PD_EC_NA,TCSS,USB3.1,USB-TypeC","USB Type_C Use Case Strategy_v0.6 
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 
 LKF PSS UCIS Coverage: IceLake-UCIS-4268, IceLake-UCIS-4265
GLK EA Coverage: 1604251094 
LKF PRD Coverage: BC-RQTBCLF-412
TGL Coverage Ref: 1209951317, IceLake-UCIS-4282
TGL: 220194410,1405574471
JSLP Coverage ID: 1607069741
ADL: 2205445428 , 2205443393 , 2205446165 , 2206545068
MTL_P : 22010767569
MTL_M : 22010767598
MTL : 16011187872 , 16011327291 , 16011327208",CSS-IVE-94313,"Consumer,Corporate_vPro,Slim",,raghav3x,Type-C-USB3.1-Gen2-SSD should be functional pre and post os on hot-plug without any issues,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.alderlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.alderlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"USB Tree View,iTestSuite,na",This test is to Verify Type-C USB3.1 device pre and post OS,"CFL_Automation_Production,InProdATMS1.0_03March2018,PSE 1.0,KBLR_ATMS1.0_Automated_TCs,ADL_S_Dryrun_Done,RKL_CMLS_CPU_TCS,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_TRY_RUN,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,MTL_S_MASTER,MTL_P_MASTER,TGL_H_MASTER,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,ADL_SBGA_5GC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-S-3SDC2,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,IFWI_COMMON_UNIFIED,MTL_IFWI_IAC_SPHY,RPL_S_QRCBAT,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_SPHY,COMMON_QRC_BAT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,MTL_PSS_0.8_Block,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,LNL_M_PSS0.8,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL_PSS_1.1,MTL_PSS_1.0_Block,MTLSGC1,MTLSDC1,MTLSDC4,MTLSDC3,MTLSDC2,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,ARL_S_IFWI_1.1PSS,RPL-SBGA_4SC,RPL-SBGA_5SC,TGL_BIOS_IPU_QRC_BAT,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL-S_Post-Si_In_Production,ARL_S_PSS1.0",Low,L2 Mandatory-BAT
17,14013158803,Validate Type-C USB3.2 gen2x1 host mode functionality on hot insert and removal over Type-C port,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",25,18,CSS-IVE-94314,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","EC-Lite,TBT_PD_EC_NA,TCSS,USB3.1,USB-TypeC","USB Type_C Use Case Strategy_v0.6 
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 
LKF PSS UCIS Coverage: IceLake-UCIS-4265, IceLake-UCIS-1757, IceLake-UCIS-1758
,4_335-UCIS-2980, 4_335-UCIS-2983
GLK EA Coverage: 1604251094
TGL Coverage: 1209950986, 1209951124
LKF PRD Coverage: BC-RQTBCLF-412,BC-RQTBCLF-744,BC-RQTBCLF-280
TGL: 220195267,BC-RQTBCTL-671,220194392,220194397,220195265, BC-RQTBCTL-444 , 1409858728
JSL PRD coverage :  BC-RQTBC-16142, BC-RQTBC-16531
RKL Coverage ID :2203201802
JSLP Coverage ID: 2203201802
ADL: 2205445428 , 2205443393 , 2205446165 , 2209397682 , 2206545068MTL_P : 22010767569  MTL_M : 22010767598
MTL : 16011187751 , 16011327375 , 16011327208",CSS-IVE-94314,"Consumer,Corporate_vPro,Slim",,raghav3x,Type-C USB3.2 gen 2x1 should be enumerated as SuperSpeed Plus Operational and Super Speed Plus Capable without any issue,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,"USB Tree View,USB View",This test is to Verify Type-C USB3.2 gen2x1 host mode functionality on hot insert and removal over Type-C port,"EC-BAT,EC-TYPEC,TCSS-TBT-P1,LKF_TI_GATING,ICL-ArchReview-PostSi,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,LKF_PO_Phase2,EC-PD-NA,OBC-CNL-PCH-XDCI-USBC-USB2_Storage,OBC-ICL-CPU-iTCSS-TCSS-USB2_Storage,OBC-TGL-CPU-iTCSS-TCSS-USB2_Storage,OBC-LKF-CPU-TCSS-USBC-USB2_Storage,OBC-CFL-PCH-XDCI-USBC-USB2_Storage,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,TGL_NEW_BAT,ECLITE-BAT,TGL_IFWI_FOC_BLUE,IFWI_Payload_TBT,IFWI_Payload_EC,MTL_S_IFWI_PSS_1.1,UTR_SYNC,LNL_M_PSS0.8,MTL_P_MASTER,MTL_S_MASTER,MTL_M_MASTER,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_S_IFWI_PSS_1.1,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,RPL-S_ 5SGC1,MTL_TEMP,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_2SDC3,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_S_DELTA_FR_COVERAGE,RPL_S_IFWI_PO_Phase2,RPL_S_PO_P3,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,MTL_M_P_PV_POR,RPL-S_2SDC4,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_SPHY,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC6,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,IFWI_COVERAGE_DELTA,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_IFWI_1.1PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
18,14013159015,Verify C-state low power audio residency on system entry and exit to low power state with audio playback,Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.pmc",14,5,CSS-IVE-99448,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","audio codecs,C-States,MoS (Modern Standby),S0ix-states","BC-RQTBC-10223
JSLP : BC-RQTBC-16115
ADL:1604834168
MTL : 16011326964",CSS-IVE-99448,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,"C-state  residency must be greater than 50% and system should enter/exit S0i1/Connected MOS without any issue with audio playback

 

Audio should play when system is in  low power state (Connected MOS/ S0i3).

 ",Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the testcase is to verify C-state low power audio residency on system entry and exit to low power state with audio playback 

 

CPU may reach C10 based on Low power state 

 ","GLK-IFWI-SI,UDL2.0_ATMS2.0,OBC-CNL-CPU-Punit-PM-CState,OBC-TGL-CPU-Punit-PM-CState,OBC-ICL-CPU-Punit-PM-CState,OBC-LKF-CPU-Punit-PM-CState,CML_BIOS_SPL,TGL_IFWI_PO_P3,TGL_IFWI_FOC_BLUE,RKL_CMLS_CPU_TCS,COMMON_QRC_BAT,RKL_BIOSAcceptance_criteria_TCs,IFWI_Payload_BIOS,IFWI_Payload_ChipsetInit,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC_BAT,UTR_SYNC,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-N_QRC_BAT,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,MTL_PSS_CMS,RPL-S_2SDC7,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6V,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_CBV_ChipsetInitMTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_ChipsetInit,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,MTL_PSS_1.1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_1.1PSS,RPL_Hx-R-GC,MTL_PSS_1.1_Block",Low,L2 Mandatory-BAT
19,14013159042,Verify CNVi Bluetooth ON-OFF-ON functionality in OS,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",10,8,CSS-IVE-99736,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha",CNVi,"IceLake-UCIS-695
BC-RQTBCTL-651
BC-RQTBC-13414
JSL: BC-RQTBC-16466
JSLP: 2202557926,2202557915,2202557893
ADL: 2202557926,2202557915",CSS-IVE-99736,"Consumer,Corporate_vPro,Slim",,vhebbarx,CNVi Bluetooth should be Functional when Enabled in OS and Should not work when disabled in OS,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Integration,na,This test is to verify CNVi Bluetooth device functioning when BT enabled and disabled in OS. ,"ICL_BAT_NEW,TGL_PSS1.0C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_ERB_PO,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,TGL_H_PSS_IFWI_BAT,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase3,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL_S_QRCBAT,IFWI_Payload_Platform,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC,UTR_SYNC,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,MTL_Test_Suite,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P3,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_3SDC1,ADL_N_REV0,ADL_N_PO_Phase3RPL-Px_5SGC1,MTL_S_IFWI_PSS_0.8,ADL-N_REV1,RPL_S_QRCBAT,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_3SDC2,ADL-M_2SDC2,,RPL-S_3SDC1,,,RPL-S_4SDC2,,RPL-S_5SGC1,RPL-P_5SGC1,RPL-P_3SDC2,RPL-S_2SDC7,ADL_SBGA_3DC3,RPL_Px_PO_P3,RPL-P_2SDC4,RPL-P_4SDC1,RPL-P_PNP_GC,ADL_SBGA_3DC4,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P3,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTL_IFWI_CBV_BIOS, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_2SDC5, MTL-P_2SDC6,RPL_P_PO_P3, RPL-S_2SDC8,RPL-S_2SDC8,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,ARL_Px_IFWI_CI,RPL-SBGA_3SC-2,MTL_P_Sanity,RPL_P_QRC,MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5,RPL_P_Q0_DC2_PO_P3, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6,ARL_S_IFWI_0.8PSS, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, RPL_Hx-R-GC, RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
20,14013159046,Verify CNVi WLAN ON-OFF-ON functionality in OS,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",10,8,CSS-IVE-99944,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha",CNVi,"IceLake-UCIS-695
BC-RQTBCTL-651
BC-RQTBC-13414
TGL Requirement coverage: 220195212, 220194359, 2201158797
JSL : BC-RQTBC-16464
JSLP: 2202557901,2202557891,1305938093
ADL: 2202557898",CSS-IVE-99944,"Consumer,Corporate_vPro,Slim",,vhebbarx,CNVi WiFi should be Functional when Enabled in OS and Should not work when disabled in OS,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Integration,na,This test is to verify CNVi WLAN Connectivity when WiFi enabled and disabled in OS. ,"ICL-ArchReview-PostSi,ICL_BAT_NEW,TGL_PSS1.0C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_ERB_PO,OBC-CNL-PCH-CNVi-Connectivity-WiFi,OBC-CFL-PCH-CNVi-Connectivity-WiFi,OBC-ICL-PCH-CNVi-Connectivity-WiFi,OBC-TGL-PCH-CNVi-Connectivity-WiFi,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,TGL_H_PSS_IFWI_BAT,TGL_H_PSS_BIOS_BAT,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase3,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,UTR_SYNC,LNL_M_PSS0.8,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,RPL_P_MASTER,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_5SC,QRC_BAT_Customized,ADL-M_3SDC2,ADL-M_2SDC2,MTL_S_PSS_0.5,RPL-S_3SDC1,RPL-S_5SGC1,RPL-P_5SGC1,RPL-P_3SDC2,RPL-S_2SDC7,ADL_SBGA_3DC3,RPL-P_2SDC4,RPL-P_4SDC1,RPL-P_PNP_GC,ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_2SDC5,MTL-P_2SDC6,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL-SBGA_3SC-2,LNL_M_PSS1.0,MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6,ARL_S_IFWI_0.8PSS, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Low,L2 Mandatory-BAT
21,14013159061,Verify system enters Sleep (S3) using  OS start Menu,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",5,3,CSS-IVE-99982,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HSLE_PSS1.0,ADL-S_HFPGA_PSS1.0,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"GLK boot Check list .xlsx
TGL: FR-1405574806(IceLake-FR-34217),220662934
RKL: 2206972879, 2206874083
JSL: 2202553186
ADL: 2205168301,2202553186
MTL : 16011187692, 16011327487",CSS-IVE-99982,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,"System should be able to enter Sleep(S3) using OS start MenuNo hung, BSOD, Display blankout corruption should be seen",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Verify system enters Sleep (S3) using OS start Menu,"ICL_PSS_BAT_NEW,InProdATMS1.0_03March2018,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,OBC-CFL-PTF-PMC-PM-Sx,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,ADL_S_Dryrun_Done,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL_P_Automated_TCs,MTL_PSS_0.5,MTL_PSS_1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_0.8,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_2SDC3,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,TGL_H_MASTER,RPL-S_4SDC2,RPL-S_2SDC8,ADL-P_5SGC2,RPL_S_PO_P2,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,MTL_S_Sanity,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,RPL-Px_5SGC1,RPL_Px_PO_P2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M/P_Pre-Si_In_Production,IFWI_COMMON_UNIFIED,MTL_IFWI_IAC_EC,MTL_IFWI_IAC_BIOS,MTL_IFWI_IAC_IUNIT,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_IAC_ISH,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_ESE,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_IAC_IOM,MTL_IFWI_IAC_TBT,MTL_IFWI_IAC_PCHC,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_IAC_SPHY,MTL_IFWI_IAC_GBe,MTL_IFWI_IAC_NPHY,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,COMMON_QRC_BAT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P2,ADL-N_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC5,RPL-P_2SDC6,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,MTLSDC4,RPL_P_Q0_DC2_PO_P2,ARL_S_IFWI_0.5PSS,RPL-S_5SGC1,RPL-S-Master,RPL-S_4SDC1,RPL-S_3SDC3,MTLSGC1,MTLSDC3,ARL_FT_BLK,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0,ARL_S_QRC",Low,L2 Mandatory-BAT
22,14013159073,Verify system can be shutdown from EDK shell,Passed,,,rohith2x,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,5,3,CSS-IVE-100024,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_N-1_(ICL)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"TGL UCIS : 220194445
RKL: 2206973269, 2206874070 , 2206973276, 2206874072 , 2206776651
JSL: 2202553195
ADL: 2205168114",CSS-IVE-100024,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,"System should be able to ShutDown from edk shell and should be able to boot to OS post moving to shutdown state. No hang , BSOD, display corruption should be seen",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Intention of the testcase is to verify system can be shutdown from EDK shell via following shell command > Reset -S Scenario also verifies system powers up properly post shutting down from EDK shell,"ICL_PSS_BAT_NEW,InProdATMS1.0_03March2018,RKL_PSS0.5,TGL_BIOS_IPU_QRC_BAT,ADL_S_Dryrun_Done,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL_P_Automated_TCs,MTL_PSS_0.5,LNL_M_PSS0.5,MTL_PSS_1.0,LNL_M_PSS1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_0.8,LNL_M_PSS0.8,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_2SDC3,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,TGL_H_MASTER,RPL-S_4SDC2,RPL-S_2SDC8,ADL-P_5SGC2,RPL_S_PO_P2,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,MTL_S_Sanity,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M/P_Pre-Si_In_Production,RPL_P_PSS_BIOS,IFWI_COMMON_UNIFIED,MTL_IFWI_IAC_EC,MTL_IFWI_IAC_IUNIT,MTL_IFWI_IAC_BIOS,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_IAC_ISH,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_ESE,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_IAC_IOM,MTL_IFWI_IAC_TBT,MTL_IFWI_IAC_PCHC,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_IAC_SPHY,MTL_IFWI_IAC_GBe,MTL_IFWI_IAC_NPHY,RPL_SBGA_PO_P2,RPL-S_ 5SGC1,RPL_S_QRCBAT,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,LNL-M_Pre-Si_In_Production,MTL-S_Pre-Si_In_Production,COMMON_QRC_BAT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P2,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL_Px_PO_P2,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-S_5SGC,RPL-S_4SDC1,RPL-S_2SDC4,RPL-S_2SDC5,RPL-S_2SDC6,RPL-S_2SDC8,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC5,ARL_S_PSS1.0,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
23,14013159208,[TBT] Verify SUT wake from S3/S4 using USB Keyboard over TBT connector,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",45,35,CSS-IVE-84616,TCSS,"AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","iTBT,S-states,TBT,TBT_IOMMU,TBT_PD_EC_NA,TCSS","BC-RQTBC-2548
ICL PRD Coverage: BC-RQTBC-15218
TGL PSS UCIS Coverage: 220194404, 220194401
CML PRD Coverage : BC-RQTBC-16941
ADL: 2205445428 , 1306169606 , 22010767702
TGL : 22010410032MTL_P : 22010767569  MTL_M : 22010767598
MTL : 16011187709 , 16011327452 , 16011187786 , 16011327293",CSS-IVE-84616,"Consumer,Corporate_vPro,Slim",,raghav3x,TBT USB Keyboard should be able to wake the system from S3/S4 and should function normally after wake,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,This will check USB keyboard wake functionality connected to TBT Type-C port,"KBL_EC_NA,EC-FV,EC-SX,EC-TBT3,TCSS-TBT-P1,TBT-BAT-PLUS,ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,EC-PD-NA,Bios_DMA,TGL_BIOS_PO_P2,TGL_IFWI_PO_P3,CML_TBT_Security_BIOS,TGL_IFWI_FOC_BLUE,ADL-S_TGP-H_PO_Phase2,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_TBT,IFWI_Payload_Dekel,IFWI_Payload_EC,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,MTL_PSS_0.8_Block,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardComp,MTL_VS_0.8,ADL-S_ 5SGC_1DPC,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,RPL-S_ 5SGC1,MTL_TEMP,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,ADL-P_4SDC2,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL_S_QRCBAT,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,MTL_S_IFWI_PSS_1.1_BLOCK,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_2SDC1,NA_4_FHF,KBL_NON_ULT,EC-NA,EC-REVIEW,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_IFWI_PO_P2,TGL_NEW_BAT,LKF_WCOS_BIOS_BAT_NEW,ADL_M_PO_Phase2,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_IFWI_PSS_EXTENDED,ADL-M_3SDC2,ADL_N_PO_Phase2,RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,RPL-S_5SGC1,RPL_Px_QRC,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_VS_1.1,MTL_IFWI_IAC_TBT,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_Px_PO_New_P3,RPL-SBGA_4SC,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,MTL_PSS_1.1,MTL_S_IFWI_PSS_1.1,RPL_P_QRC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_IFWI_1.1PSS,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,ARL_FT_BLK,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",High,L2 Mandatory-BAT
24,14013159823,Verify sleep entry and exit via power button,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,5,3,CSS-IVE-101324,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_HSLE_RS1_PSS_0.8C,ICL_HSLE_RS1_PSS_0.8P,ICL_HSLE_RS1_PSS_1.0C,ICL_HSLE_RS1_PSS_1.0P,ICL_HSLE_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Power Btn/HID,S0ix-states,S-states","IceLake-UCIS-1705
IceLake-UCIS-2753 
TGL:220194439
TGL:FR-1405574817(IceLake-FR-36498),1405574806(IceLake-FR-34217),UCIS:220194446
JSL:4_335-UCIS-1795
JSLP : BC-RQTBC-16720
ADL: 2205168301
MTL : 16011187692, 16011327487",CSS-IVE-101324,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,SUT should enter/Exit sleep from OS successfully,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.alderlake,ifwi.arrowlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify sleep entry and exit via power button User should be able to enter and exit Sleep state via power button without any issues ,"EC-SX,EC-GPIO,ICL_PSS_BAT_NEW,CFL_Automation_Production,InProdATMS1.0_03March2018,LKF_PO_Phase3,LKF_PO_New_P3,PSE 1.0,RKL_PSS0.5,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,CML_EC_BAT,TGL_NEW_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P2,TGL_IFWI_FOC_BLUE,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,CML-H_ADP-S_PO_Phase2,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,RKL_S_CMPH_POE_Sanity,RKL_S_TGPH_POE_Sanity,ADL_P_Automated_TCs,ECVAL-DT-EXBAT,EC-FV,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,ADL-S_Delta1,ADL-S_Delta2,MTL_PSS_1.0,LNL_M_PSS1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,MTL_PSS_0.8,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SOC_S,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,QRC_BAT_Customized,ADL-P_5SGC2,MTL_IFWI_Sanity,RPL_S_PO_P2,MTL_SIMICS_IN_EXECUTION_TEST,COMMON_QRC_BAT,ADL_N_PO_Phase3,MTL_S_Sanity,RPL_S_QRCBAT,RPL_S_BackwardComp,RPL_S_IFWI_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P2,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_BIOS,RPL_SBGA_PO_P2,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,ADL_N_IFWI_2SDC3,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_5SGC1,MTL_A0_P1,RPL_P_PO_P2,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,MTL-M_2SDC5,MTL_P_Sanity,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P2,ARL_S_IFWI_0.5PSS,ARL_FT_BLK,RPL_Hx-R-GC,RPL-S_Post-Si_In_Production,ARL_S_PSS1.0",Low,L2 Mandatory-BAT
25,14013159990,Verify USB3 DbC Functionality,Passed,,,chassanx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",50,40,CSS-IVE-101315,Debug Interfaces and Traces,"CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1","debug interfaces,NPK,S-states,TBT_PD_EC_NA,USB3.0","BC-RQTBC-13202
BC-RQTBC-15179
BC-RQTBC-15201
1604300022 
 LKF PSS UCIS Coverage: IceLake-UCIS-409 
 LKF PRD Coverage: BC-RQTBCLF-310
BC-RQTBC-15538
TGL UCIS:1405566941,1909114546
JSL PRD:BC-RQTBC-15991
JSLP:1305899479
RKL:2207406057
ADL: 1305899494
MTL:16011187548 ,16011327241,16011327412",CSS-IVE-101315,"Consumer,Corporate_vPro,Slim",,chassanx,USB3.0 DbC connection should be established between SUT and Host-System without any issue,Client-BIOS,1-showstopper,"bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,This Test Cases is to Verify USB3DBC debug connection establishment during and after BIOS boot ,"EC-FV2,EC-GPIO,EC-SX,TGL_NEW,UDL2.0_ATMS2.0,EC-PD-NA,OBC-CNL-CPU-NPK-Debug-DbC,OBC-CFL-CPU-NPK-Debug-DbC,OBC-ICL-CPU-NPK-Debug-DbC,OBC-LKF-CPU-NPK-Debug-DbC,OBC-TGL-CPU-NPK-Debug-DbC,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_IFWI_FOC_BLUE,COMMON_QRC_BAT,MTL_Sanity,IFWI_Payload_TBT,RKL-S X2_(CML-S+CMP-H)_S102,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-Px_5SGC1,MTL_PSS_0.8_Block,MTL_HFPGA_SOC_S,MTL_Test_Suite,MTL_PSS_1.1,IFWI_TEST_SUITE,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,MTL_TRY_RUN,RPL-S_ 5SGC1,RPL-S_2SDC7RPL-S_4SDC1,RPL-S_4SDC2,RPL_S_IFWI_PO_Phase2,MTL_HFPGA_BLOCK,LNL_M_PSS0.8,LNL_M_PSS1.0,LNL_M_PSS1.05,LNL_M_PSS1.1,LNL_M_IFWI_PSS,RPL_Px_PO_P2,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL IFWI_Payload_Platform-Val,RPL_P_PO_P2,MTL_PSS_1.0,ARL_Px_IFWI_CI
,RPL_P_PO_P2,MTL_PSS_1.0_Block,RPL_P_Q0_DC2_PO_P2,ARL_S_IFWI_0.8PSS,ARL_S_PSS1.0",High,L2 Mandatory-BAT
26,14013159992,Verify USB2 DbC Functionality,Passed,,,chassanx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pchc",40,40,CSS-IVE-101316,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","debug interfaces,NPK,USB2.0","BC-RQTBC-13202
BC-RQTBC-15179
BC-RQTBC-15201 
 LKF PSS UCIS Coverage: IceLake-UCIS-409 ,4_335-UCIS-2925
 LKF PRD Coverage: BC-RQTBCLF-310,BC-RQTBCLF-277
BC-RQTBC-15538
TGLPRD: BC-RQTBCTL-690
 TGL UCIS:1405566941
LKF FR:4_335-FR-17299
JSLP PRD:BC-RQTBC-15991,BC-RQTBC-16161
RKL: 2203201893,2207406057
JSLP:2203201893,1305899486,1305899479
ADL: 1305899486, 2203201893
MTL:16011187548, 16011327241,16011187545,16011327353",CSS-IVE-101316,"Consumer,Corporate_vPro,Slim",,chassanx,USB2.0 DbC connection should be established between SUT and Host-System without any issue,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,This Test Cases is to Verify USB2DBC debug connection establishement and Trace log Functionality,"EC-GPIO,TGL_PSS0.8C,UDL2.0_ATMS2.0,LKF_PO_Phase2,LKF_PO_New_P1,TGL_ERB_PO,EC-PD-NA,ECLITE-FV,OBC-CNL-CPU-NPK-Debug-DbC,OBC-CFL-CPU-NPK-Debug-DbC,OBC-ICL-CPU-NPK-Debug-DbC,OBC-LKF-CPU-NPK-Debug-DbC,OBC-TGL-CPU-NPK-Debug-DbC,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,LKF_B0_Power_ON,RKL_POE,ADL-S_TGP-H_PO_Phase2,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,COMMON_QRC_BAT,MTL_Sanity,IFWI_Payload_Platform,ADL-S_Delta2,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC_BAT,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,ADL_M_PO_Phase2,MTL_PSS_0.8_Block,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,MTL_HFPGA_SOC_S,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,MTL_PSS_1.1,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,MTL_TRY_RUN,MTL_VS_0.8_TEST_SUITE_Additional,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,RPL_S_PO_P2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-P_4SDC1,ADL_N_PO_Phase2,ADL-N_QRC_BAT,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,LNL_M_PSS0.8,LNL_M_PSS1.0,LNL_M_PSS1.05,LNL_M_PSS1.1,MTL_S_BIOS_Emulation,RPL_Px_PO_P2,RPL_SBGA_PO_P2,MTL IFWI_Payload_Platform-Val,RPL_P_PO_P2,RPL_P_Q0_DC2_PO_P2,ARL_S_IFWI_0.8PSS,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3",High,L2 Mandatory-BAT
27,14013160106,Verify Installation and Uninstallation of ISH driver,Passed,,,sumith2x,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.ish",10,5,CSS-IVE-101575,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"TC Created as per Test Coverage enhancement.
BC-RQTBCTL-656
BC-RQTBCLF-74 
RKL:2203201744
ADL:2203201744",CSS-IVE-101575,"Consumer,Corporate_vPro",,sumith2x,Installation and Uninstallation of ISH driver without any issues,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.rocketlake,bios.tigerlake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.rocketlake,bios.tigerlake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Installation and Uninstallation of ISH driver,"UDL2.0_ATMS2.0,UTR_SYNC,ADL-S_4SDC2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_FOC_BAT,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_S_MASTER,RPL_S_MASTER,MTL_PSS_0.8,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_3SDC2,ADL-P_5SGC1,ADL-P_5SGC2,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_2SDC3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,MTL_IFWI_BAT,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_5SGC1,ADL-M_2SDC1,RPL-P_3SDC2,ADL-M_2SDC2,ADL_SBGA_3DC4,LNL_M_PSS0.8,MTL_IFWI_CBV_ISH,MTL_IFWI_CBV_BIOS,ADL-N_Post-Si_In_Production,ARL_Px_IFWI_CI,MTL-P_IFWI_PO,MTLSDC2,ARL_S_IFWI_PSS,ARL_S_PSS0.8,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6v,MTLSDC2,RPL_Hx-R-GC",Low,L1 DailyCI-Basic-Sanity
28,14013160109,ME FW response and version check in EFI Shell,Passed,,,sumith2x,"emulation.ip,silicon,simics",Ingredient,Automatable,Intel Confidential,"bios.me,fw.ifwi.csme",8,7,CSS-IVE-101576,Manageability Support,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_S_Simics_PSS0.8,MTL_S_Simics_PSS1.0,MTL_N_Simics_PSS0.8,MTL_N_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,MTL_S_Simics_PSS1.1,MTL_N_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS_PSIRT_QSR_Coverage,CSE/TXE,UEFI",https://hsdes.intel.com/appstore/article/#/1304602987/main,CSS-IVE-101576,"Consumer,Corporate_vPro",,sumith2x,Pass Criteria:ME FW should responsive & ME FW version should be read successfully in EFI without any error.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.cannonlake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.amberlake,ifwi.cannonlake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,"MEInfo.exe,iTestSuite",Verify that ME is responsive and ME FW can be read,"InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-CSME-Manageability,OBC-ICL-PCH-CSME-Manageability,OBC-TGL-PCH-CSME-Manageability,CML_BIOS_Sanity_CSME12.xx,TGL_BIOS_PO_P3,TGL_IFWI_PO_P2,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,TGL_PSS_IN_PRODUCTION,TGL_IFWI_FOC_BLUE,PSS_ADL_Automation_In_Production,CML-H_ADP-S_PO_Phase1,ADL_P_Automated_TCs,MTL_Sanity,ADL_P_ERB_BIOS_PO,IFWI_Payload_CSME,ADL-S_Delta1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,RPL_S_PSS_BASE,UTR_SYNC,LNL_M_PSS0.8,RPL_S_MASTER,RPL-S_ 5SGC1,RPL-S_2SDC3,RPL_S_BACKWARDCOMP,Automation_Inproduction,ADL-M_PO_Phase1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,RPL_S_PSS_BASEAutomation_Inproduction,MTL_S_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,LNL_S_MASTER,LNL_M_MASTER,LNL_P_MASTER,LNL_N_MASTER,ADL_N_PO_Phase1,RPL-Px_5SGC1,RPL-Px_4SDC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL-N_REV1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC7,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_CSME,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_3SDC4,MTL-P_2SDC6,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL-SBGA_3SC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L0 Check-in-CI
29,14013160449,Verify different power state changes on Modern standby enabled system,Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",10,5,CSS-IVE-102168,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),S0ix-states,S-states","Scenario derived from HSD : 1604273715
BC-RQTBC-2880
BC-RQTBC-14026
ICL : BC-RQTBC-15321, BC-RQTBC-15323
TGL: BC-RQTBCTL-1220,1405574522,BC-RQTBCTL-679
BC-RQTBCTL-1223
BC-RQTBC-16813 
JSL: 2203202879 , 1607196068
RKL:2203202979, 1405574836
JSLP : 2203202979 , 2203202854
ADL: 2205168114,2205168210,2205168404,2205167043,2205166859,2205168086,1407721629",CSS-IVE-102168,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,Various power state changes on Modern standby enabled system should be successful ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify different power state changes on Modern standby enabled system The following sequence of Power state changes are verified on a Modern standby enabled system => MoS -> S4 -> MoS - > S5 -> MoS -> G3 -> MoS ,"EC-BAT,EC-SX,UDL2.0_ATMS2.0,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,OBC-LKF-PTF-PMC-PM-Sx,CML_EC_FV,TGL_Arch_review,RKL_POE,CML-H_ADP-S_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,ECVAL-DT-EXBAT,ECVAL-EXBAT-2018,LKF_Battery,ADL_P_ERB_BIOS_PO,IFWI_Payload_PMC,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,UTR_SYNC,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC7,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_3SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.5PSS,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
30,14013160451,Verify different power state changes on system post Sleep cycle,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",10,5,CSS-IVE-102169,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HSLE_PSS1.0,ADL-S_HFPGA_PSS1.0,ADL-S_HFPGA_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"Scenario derived from HSD : 1604273715
JSL: 2202553192 , 2202553195 , 2202553186
ADL: 2205168114,2205168210,2205168301,2205167043,2205166859,2205438959,1407721629
MTL : 16011187692, 16011327487",CSS-IVE-102169,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should enter and exit S3 after S4 and S5  No yellow bang should observe in device manager after Sx,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify different power state changes on system post Sleep cycle  The following sequence of Power state changes are verified on the system => S3 -> S4 -> S3 - > S5 -> S3 -> G3 -> S3 ,"EC-BAT,EC-SX,InProdATMS1.0_03March2018,PSE 1.0,EC-BAT-automation,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,KBLR_ATMS1.0_Automated_TCs,CML_EC_FV,ADL_S_Dryrun_Done,ECVAL-EXBAT-2018,ECVAL-DT-FV,IFWI_Payload_PMC,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_0.8,ARL_S_PSS0.8,LNL_M_PSS0.8,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_2DC3,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,TGL_H_MASTER,ADL-P_5SGC2,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC7,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL-SBGA_3SC,RPL-Px_2SDC1,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,MTL_M_P_PV_POR,MTLSGC1,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0",Low,L2 Mandatory-BAT
31,14013160473,Verify system stability on waking from idle state pre and post S3 cycle,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",30,10,CSS-IVE-102193,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HFPGA_PSS1.0,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10429
TGL:BC-RQTBCTL-1145,BC-RQTBCTL-1144
JSL: 2202553186
ADL: 2205168301,2202553186
MTL : 16011187692, 16011327487",CSS-IVE-102193,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should be stable on waking from idle state pre and post S3 cycle,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify system stability on waking from idle state pre and post S3 cycle,"CNL_Automation_Production,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,ADL_P_Automated_TCs,IFWI_Payload_PMC,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_0.8,ARL_S_PSS0.8,,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC2,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-S_2SDC7,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,MTL_M_P_PV_POR,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
32,14013160568,Verify HDCP 2.2 functionality over TBT port,Passed,,,athirarx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",15,12,CSS-IVE-102299,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS4_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","HDCP,iTBT,TBT,TCSS","KBL-R CCB POR update - Thunderbolt HDCP2.2 over DP Dual-mode (DP++) support
 ICL PRD Coverage: BC-RQTBC-13873 BC-RQTBC-14633 BC-RQTBC-15216 BC-RQTBC-12350
TGL: BC-RQTBCTL-498,1405573787,BC-RQTBCTL-492
CML PRD Coverage: BC-RQTBC-12350MTL_P:22010767569MTL_M:22010767598",CSS-IVE-102299,"Consumer,Corporate_vPro,Slim",,raghav3x,HDCP2.2 play back should be success over TBT port without any issue,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cometlake,bios.icelake-client,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.arrowlake,bios.cometlake,bios.icelake-client,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,OPM Tool,Test case is to verify HDCP 2.2 over TBT port,"L5_milestone_only,ICL-ArchReview-PostSi,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_ERB_PO,OBC-ICL-CPU-iTCSS-TCSS-Display_DP,TGL_BIOS_PO_P2,TGL_IFWI_PO_P3,TGL_IFWI_FOC_BLUE,ADL-S_TGP-H_PO_Phase3,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,IFWI_Payload_TBT,IFWI_Payload_Dekel,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,MTL_PSS_1.1,ARL_S_PSS1.1,UTR_SYNC,RPL_P_MASTER,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_IFWI_BAT,RPL_S_PO_P3,ADL_SBGA_5GC,RPL-SBGA_5SC,KBL_NON_ULT,EC-NA,EC-REVIEW,TCSS-TBT-P1,GLK-RS3-10_IFWI,LKF_ERB_PO,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_EC,MTL_PSS_1.0,ADL_M_PO_Phase2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,CQN_DASHBOARD,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,RPL-S_5SGC1,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P3,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,ARL_Px_IFWI_CI,MTL_PSS_1.0_Block,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,MTLSGC1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL-Px_4SP2,RPL-Px_4SP2,RPL-Px_4SP2,RPL_Hx-R-DC1,RPL_Hx-R-GC",,
33,14013160571,Verify HDCP 2.2 functionality over TBT port after Sx and warm reboot cycles,Passed,,,athirarx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",25,20,CSS-IVE-102300,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS4_PV,CFL_U43e_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","HDCP,iTBT,S-states,TBT,TCSS","KBL-R CCB POR update - Thunderbolt HDCP2.2 over DP Dual-mode (DP++) support
 ICL PRD Coverage: BC-RQTBC-15218MTL_P:22010767569MTL_M:22010767598",CSS-IVE-102300,"Consumer,Corporate_vPro",,raghav3x,HDCP2.2 play back should be success over TBT port without any issue,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.icelake-client,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake","bios.alderlake,bios.arrowlake,bios.icelake-client,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.icelake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,OPM Tool,Test case is to verify HDCP 2.2 over TBT port after Sx and warm reboot cycles,"TCSS-TBT-P1,ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-ICL-CPU-iTCSS-TCSS-Display_DP,OBC-TGL-CPU-iTCSS-TCSS-Display_DP,IFWI_Payload_TBT,IFWI_Payload_Dekel,MTL_PSS_1.1,ARL_S_PSS1.1,UTR_SYNC,RPL_P_MASTER,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL_SBGA_5GC,RPL-SBGA_5SC,KBL_NON_ULT,EC-NA,EC-REVIEW,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_EC,MTL_PSS_1.0,ADL_M_PO_Phase2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,CQN_DASHBOARD,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,MTL_HFPGA_TCSS,RPL-S_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_EC,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC6,RPL-Px_2SDC1,RPL-Px_2SDC1,MTL_PSS_1.0_Block,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,RPL-Px_4SP2,RPL-Px_4SP2,RPL-Px_4SP2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
34,14013160672,ISH Sensor Enumeration pre and post Connected Standby (CMS) cycle - Proximity,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.ish",12,7,CSS-IVE-105394,Touch & Sensing,"CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","ISH,MoS (Modern Standby)","BC-RQTBC-2906
BC-RQTBC-13696
IceLake-UCIS-2138
IceLake-UCIS-1931
IceLake-UCIS-2138
TGL Requirement coverage: 220377677, BC-RQTBCTL-1100, 
4_335-UCIS-1525
RKL:2203202687
MTL_PSS FR:16011327087",CSS-IVE-105394,"Consumer,Corporate_vPro",,sumith2x,Proximity Sensor should enumerate in Action manager/Sensor Viewer tool pre and post CMS cycle,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.icelake-client,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.alderlake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.icelake,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.icelake-client,bios.kabylake,bios.lakefield,bios.meteorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"Sensor Viewer,Socwatch",Proximity Sensor should get enumerated in Action manager/Sensor Viewer tool pre and post CMoS cycle,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-CNL-PCH-ISH-Sensors-Proximity,OBC-CFL-PCH-ISH-Sensors-Proximity,OBC-LKF-PCH-ISH-Sensors-Proximity,OBC-ICL-PCH-ISH-Sensors-Proximity,OBC-TGL-PCH-ISH-Sensors-Proximity,TGL_H_Delta,TGL_H_QRC_NA,IFWI_Payload_ISH,MTL_PSS_0.8,MTL_PSS_1.0,UTR_SYNC,MTL_HFPGA_ISH,MTL_NA,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,MTL_HFPGA_BLOCK,MTL_PSS_CMS,ADL_SBGA_3DC4,MTL-M_4SDC1,MTL-M_4SDC2,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL-SBGA_5SC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
35,14013160692,Verify enumeration of TouchPad in device manager pre and post Connected Standby (CMS) cycle,Passed,,,sumith2x,"emulation.ip,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.pch,bios.platform,fw.ifwi.ish",8,6,CSS-IVE-105409,Touch & Sensing,"AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBLR_Y_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","I2C/USB touch pad,MoS (Modern Standby),TouchPad","BC-RQTBC-10441
BC-RQTBC-13696
TGL Requirement coverage: 220195270, 220194396,",CSS-IVE-105409,"Consumer,Corporate_vPro",,sumith2x,TouchPad should enumerate in Device manager pre and post Connected Standby (CMS) cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake_r,bios.lunarlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"Sensor Viewer,Socwatch",TouchPad should enumerate in Device manager pre and post Connected Standby (CMoS) cycle,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-ICL-PCH-I2C-Touch-Touchpad,OBC-TGL-PCH-I2C-Touch-Touchpad,TGL_H_Delta,TGL_H_QRC_NA,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_M_MASTER,MTL_P_MASTER,ADL-P_5SGC1,ADL-M_5SGC1,ADL-P_3SDC3,ADL-P_3SDC4,RPL-Px_5SGC1,RPL-P_5SGC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,MTL_IFWI_QAC,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
36,14013160693,Verify GPS/GNSS enumeration check pre and post Connected Standby (CMS) cycle,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",20,15,CSS-IVE-105410,Networking and Connectivity,"CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV","GNSS,MoS (Modern Standby)","BC-RQTBC-10306
TGL Requirement coverage: BC-RQTBCTL-488
JSL PRD Coverage: BC-RQTBC-16470 BC-RQTBC-16467",CSS-IVE-105410,"Consumer,Corporate_vPro,Slim",,vhebbarx,GPS/GNSS should enumerate in Device manager pre and post Connected Standby (CMS) cycle,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,GPS/GNSS should enumerate in Device manager pre and post Connected Standby (CMoS) cycle,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PTF-PCIE-Connectivity-GNSS,OBC-CFL-PTF-PCIE-Connectivity-GNSS,OBC-LKF-PTF-PCIE-Connectivity-GNSS,OBC-ICL-PTF-PCIE-Connectivity-GNSS,OBC-TGL-PTF-PCIE-Connectivity-GNSS,TGL_NEW_BAT,TGL_H_Delta,TGL_H_QRC_NA,IFWI_Payload_Platform,UTR_SYNC,ADL_N_MASTER,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,ADL-P_5SGC1,ADL-M_5SGC1,ADL-M_4SDC1,ADL_N_REV0,ADL-N_REV1,RPL_P_MASTER,RPL-Px_4SDC1,RPL-P_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,RPL-Px_2SDC1,RPL-P_2SDC4,LNLM5SGC,LNLM3SDC2,LNLM3SDC3, RPL-SBGA_5SC, RPL_Hx-R-GC",Medium,L2 Mandatory-BAT
37,14013160698,Verify ISH Sensor Enumeration pre post Connected Standby (CMS) cycle - Accelerometer/3D Accelerometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,bios.pch,9,7,CSS-IVE-105413,Touch & Sensing,"AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,MoS (Modern Standby)","BC-RQTBC-2906
BC-RQTBC-13696
IceLake-UCIS-2009
IceLake-UCIS-1931
TGL Requirement coverage: 220195306, 220194427, BC-RQTBCTL-1100,",CSS-IVE-105413,"Consumer,Corporate_vPro",,sumith2x,Accelerometer/3D Accelerometer Sensor should get enumerated in Action manager/Sensor Viewer tool pre and post CMS cycle,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"Sensor Viewer,Socwatch",Accelerometer/3D Accelerometer Sensor should get enumerated in Action manager/Sensor Viewer tool pre and post CMoS cycle,"LKF_PO_Phase3,LKF_PO_New_P3,TGL_H_Delta,TGL_H_QRC_NA,IFWI_Payload_ISH,ADL-P_QRC_BAT,UTR_SYNC,MTL_Test_Suite,IFWI_FOC_BAT,MTL_PSS_0.8,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_P_MASTER,RPL_S_MASTER,MTL_M_MASTER,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_BackwardComp,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_2SDC1,MTL_PSS_CMS,ADL-M_2SDC2,ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC2,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_4SDC1,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL-SBGA_4SC,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
38,14013160707,Verify WWAN enumeration pre and post Connected Standby (CMS) cycle,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",8,5,CSS-IVE-105421,Networking and Connectivity,"AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","MoS (Modern Standby),WWAN","BC-RQTBC-9996
BC-RQTBC-13696
IceLake-UCIS-1260
TGL Requirement coverage: BC-RQTBCTL-487, BC-RQTBCTL-1244, 
JSL PRD Coverage: BC-RQTBC-16469
RKL:2203203097,2203202914
ADL:2203202914",CSS-IVE-105421,"Consumer,Corporate_vPro,Slim",,vhebbarx,WWAN should enumerate in Device manager pre and post Connected Standby (CMS) cycle,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,WWAN should enumerate in Device manager pre and post Connected Standby (CMoS) cycle,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PTF-PCIE-Connectivity-WWAN,OBC-CFL-PTF-PCIE-Connectivity-WWAN,OBC-LKF-PTF-PCIE-Connectivity-WWAN,OBC-ICL-PTF-PCIE-Connectivity-WWAN,OBC-TGL-PTF-PCIE-Connectivity-WWAN,CML_Delta_From_WHL,AMLY22_delta_from_Y42,TGL_NEW_BAT,TGL_H_Delta,TGL_H_QRC_NA,IFWI_Payload_Platform,UTR_SYNC,ADL_N_MASTER,MTL_M_MASTER,MTL_P_MASTER,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,ADL-P_5SGC1,ADL-M_5SGC1,ADL-M_4SDC1,ADL_N_REV0,RPL-Px_5SGC1,ADL-N_REV1,RPL_P_MASTER,RPL-Px_4SDC1,ADL-M_2SDC1,RPL-P_5SGC1,ADL_SBGA_3DC1,RPL-P_2SDC4,RPL-P_PNP_GC,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_QAC,MTL_IFWI_CBV_PMC,RPL-SBGA_5SC,MTL_IFWI_CBV_BIOS,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,RPL-Px_2SDC1,LNLM5SGC,LNLM3SDC2,LNLM3SDC3, RPL_Hx-R-GC",Low,L2 Mandatory-BAT
39,14013160712,Verify Touch panel Enumeration pre and post Connected Standby (CMS) cycle,Passed,,,sumith2x,"emulation.ip,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.ish",9,7,CSS-IVE-105424,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBLR_Y_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha","MoS (Modern Standby),touch panel","BC-RQTBC-3021 
BC-RQTBC-13860
MTL : 16011327091 , 16011187982",CSS-IVE-105424,"Consumer,Corporate_vPro",,sumith2x,Touch panel should enumerate in Device manager pre and post Connected Standby (CMS) cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"Sensor Viewer,Socwatch",Touch panel should enumerate in Device manager pre and post Connected Standby (CMoS) cycle,"CFL-PRDtoTC-Mapping,InProdATMS1.0_03March2018,LKF_PO_Phase3,LKF_PO_New_P3,PSE 1.0,OBC-CNL-PCH-PXHCI-USB-USB3_USB2_Storage,OBC-CFL-PCH-PXHCI-USB-USB3_USB2_Storage,OBC-ICL-PCH-XHCI-USB-USB3_USB2_Storage,OBC-TGL-PCH-XHCI-USB-USB3_USB2_Storage,KBLR_ATMS1.0_Automated_TCs,WCOS_BIOS_WHCP_REQ,LKF_WCOS_BIOS_BAT_NEW,UTR_SYNC,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL_S_MASTER,ADL-P_3SDC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL_S_BackwardComp,RPL-SBGA_5SC,RPL-S_3SDC1,MTL_PSS_CMS,RPL-P_4SDC1,RPL-P_3SDC2,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,RPL-Px_2SDC1,MTLSDC2",Low,L2 Mandatory-BAT
40,14013160713,ISH Sensor Enumeration pre and post Connected Standby (CMS) cycle - Magnetometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,bios.pch,9,7,CSS-IVE-105425,Touch & Sensing,"AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,MoS (Modern Standby)","BC-RQTBC-2906
BC-RQTBC-13696
IceLake-UCIS-1855
IceLake-UCIS-2033
TGL Requirement coverage: 220195303, 220194423, BC-RQTBCTL-1100
MTL : 16011187672 , 16011327251",CSS-IVE-105425,"Consumer,Corporate_vPro",,sumith2x,Magnetometer Sensor should enumerate in Action manager/Sensor Viewer tool pre and post CMS cycle,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Magnetometer Sensor should get enumerated in Action manager/Sensor Viewer tool pre and post CMoS cycle,"ICL-ArchReview-PostSi,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PCH-ISH-Sensors-Magnetometer,OBC-CFL-PCH-ISH-Sensors-Magnetometer,OBC-LKF-PCH-ISH-Sensors-Magnetometer,OBC-ICL-PCH-ISH-Sensors-Magnetometer,OBC-TGL-PCH-ISH-Sensors-Magnetometer,TGL_H_Delta,TGL_H_QRC_NA,IFWI_Payload_ISH,MTL_PSS_0.8,ADL-P_QRC_BAT,UTR_SYNC,MTL_HFPGA_ISH,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL_S_BackwardComp,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_2SDC1,MTL_PSS_CMS,MTL_HFPGA_BLOCK,ADL-M_2SDC2,ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC2,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_4SDC1,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL-SBGA_4SC,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
41,14013160756,Validate data transfer functionality between USB drives connected over Type-C port,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",15,8,CSS-IVE-105628,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","TBT_PD_EC_NA,TCSS,USB2.0,USB3.0,USB-TypeC","IceLake-UCIS-4358
TGL Coverage Ref: 1209951221, 1209950986, 1209951124, 220195081
 IceLake-UCIS-4269, IceLake-UCIS-768, IceLake-UCIS-843, LKF ID : 4_335-UCIS-3007
TGL: 220195267,220194397
LKF PSS UCIS Coverage: 4_335-UCIS-2984
RKL Coverage ID :2203201383,2203202518,2203203016,2203202802,2203202480
ADL: 2205445428,2205443393MTL_P:22010767569MTL_M:22010767598",CSS-IVE-105628,"Consumer,Corporate_vPro,Slim",,raghav3x,USB 3.1/3.0 device should function properly on cold-plug over Type-C port without any issue,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"USB Tree View,USB View",This Test case to Validate data transfer functionality between USB drives connected over Type-C port,"ICL-ArchReview-PostSi,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC-USB2_Storage,OBC-ICL-CPU-iTCSS-TCSS-USB2_Storage,OBC-TGL-CPU-iTCSS-TCSS-USB2_Storage,OBC-CFL-PCH-XDCI-USBC-USB2_Storage,TGL_H_PSS_BIOS_BAT,TGL_IFWI_FOC_BLUE,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_TBT,IFWI_Payload_EC,UTR_SYNC,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_S_Sanity,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,KBL_NON_ULT,EC-NA,EC-REVIEW,TCSS-TBT-P1,GLK-RS3-10_IFWI,LKF_PO_Phase3,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,ADL_M_PO_Phase2,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,ADL_N_PO_Phase2,MTL_IFWI_BAT,RPL-S_5SGC1,MTL_M_P_PV_POR,RPL-S_2SDC4,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_IOM,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,LNL_M_PSS0.8,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,MTLSGC1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
42,14013160780,Verify SUT does not boot in Dead battery condition,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios,fw.ifwi.ec",8,5,CSS-IVE-105576,Embedded controller and Power sources,"ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","Charging modes,Power Btn/HID,Real Battery Management,S-states,USB PD,USB-TypeC","BC-RQTBCLF-21
EHL : Document Ref : EHL OSE ECLite_FAS 0.5_candidate.pdf_Chap_4.1.6_Dead battery Charging
MTL: 16011327427",CSS-IVE-105576,"Consumer,Corporate_vPro",,raghav3x,SUT should not boot with dead battery,Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.raptorlake,bios.tigerlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the test case is to check whether SUT is booting with dead battery or not.,"EC-FV,EC-BATTERY,UDL2.0_ATMS2.0,TGL_ERB_PO,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,TGL_IFWI_PO_P3,ECLITE-BAT,TGL_IFWI_FOC_BLUE,LKF_Battery,EC-WCOS-NEW,IFWI_Payload_EC,IFWI_Payload_TBT,MTL_PSS_1.1,ARL_S_PSS1.1,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC2,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_EC,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC3,RPL-P_2SDC6,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
43,14013160880,"Verify SUT wake from S3, S4 using PCIE LAN devices (WOL)",Passed,,Automatable,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",12,10,CSS-IVE-63272,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","Foxville,PCIe LAN,S-states","BC-RQTBC-9819
BC-RQTBC-10660
BC-RQTBC-12984
BC-RQTBC-13865
TGL Requirement coverage: BC-RQTBCTL-486,14011127601
JSL PRD Coverage: BC-RQTBC-16468
RKL:2203203078
JSLP: 2203203078
ADL:2203203078",CSS-IVE-63272,"Consumer,Corporate_vPro,Slim",,vhebbarx,System should resume from S3 & S4 through WOL without any errors/system hang/blank display,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,"This test will verify whether SUT can wake from S3, S4 using PCIE LAN devices (WOL)","TAG-APL-ARCH-TO-PROD-WW21.2,CFL-PRDtoTC-Mapping,UDL2.0_ATMS2.0,OBC-CNL-AIC-PCIE-Connectivity-LAN,OBC-CFL-AIC-PCIE-Connectivity-LAN,OBC-ICL-AIC-PCIE-Connectivity-LAN,OBC-TGL-AIC-PCIE-Connectivity-LAN,CML-H_ADP-S_PO_Phase3,COMMON_QRC_BAT,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_1.1,UTR_SYNC,MTL_P_MASTER,MTL_M_MASTER,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC3,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_4SDC1,,RPL-S_4SDC2,ADL-P_5SGC1,ADL-P_5SGC2,ADL-P_4SDC1,ADL-P_2SDC3,ADL-P_2SDC5,,TGL_H_NA_GC,RPL_P_MASTER,ADL_SBGA_5GC,RPL-SBGA_5SC, RPL-SBGA_3SC1,RPL-Px_4SDC1,ADL-M_2SDC1,ADL-M_5SGC1,RPL-S_3SDC3,RPL-S_4SDC1,  ,RPL-S_3SDC1,,  ,RPL-S_4SDC2, ,RPL-S_3SDC1,, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_5SGC1, , RPL-P_3SDC2, RPL-P_4SDC1, , RPL-S_2SDC7, ADL_SBGA_3DC1, ADL_SBGA_3DC2, ADL_SBGA_3DC3, RPL-P_3SDC3, RPL-P_2SDC4, ADL_SBGA_3DC4,MTL_IFWI_QAC,MTL_IFWI_IAC_GBe,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_GBe,MTL IFWI_Payload_Platform-Val, MTL-P_3SDC4, MTL-P_3SDC3,RPL-Px_2SDC1,RPL-P_2SDC6,RPL-SBGA_2SC2,RPL-SBGA_2SC1,MTLSGC1, MTLSDC3,MTLSGC1, MTLSDC2, MTLSDC4, MTLSDC5, , MTLSDC2, MTLSDC3, MTLSDC5, MTLSDC2, MTLSDC3, MTLSDC5, RPL-SBGA_4SC, RPL-Px_2SDC1, RPL-Px_4SP2, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC6, RPL-P_5SGC1, RPL-P_2SDC3, RPL-S_4SDC2, RPL-S_3SDC1, RPL-S_2SDC7, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC8, RPL_Hx-R-DC1, RPL_Hx-R-GC,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
44,14013160886,Verify volume Up & Down buttons function during CMS cycle,Passed,,,sbabyshx,"emulation.ip,fpga.hybrid,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc,fw.ifwi.softstraps",25,10,CSS-IVE-111667,Flex I/O and Internal Buses,"LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1","S0ix-states,System Buttons","LKF: For LKF specific requirement:Volume up/down in case of Low Power Audio. ( Platform Coverage for  CMS in PSS)

LKF WCOS : WCOS_WHCP_BIOS_assessment : HardwareButtons
MTL: 16011327000",CSS-IVE-111667,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,Ensure volume  up & Down button work without issue during CMS cycle ,Client-BIOS,2-high,"bios.arrowlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.arrowlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.rocketlake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to Verify volume Up & Down buttons function during CMOS cycle.,"EC-GPIO,EC-MS,UDL2.0_ATMS2.0,EC-FV,ECVAL-DT-FV,LNL_M_PSS1.0,UTR_SYNC,ADL_N_IFWI,MTL_Test_Suite,IFWI_TEST_SUITE,ADL/RKL/JSL,IFWI_COMMON_UNIFIED,MTL_PSS_CMS,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_3SC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_Px_IFWI_CI,MTL_PSS_1.1,ARL_S_PSS1.1,MTL_S_IFWI_PSS_1.1,M,MTLSDC3,MTLSDC2,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_1.1PSS,MTL_S_IFWI_EC_Payload,MTLSGC1,MTLSDC1,MTLSDC4,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
45,14013160932,Verify SoC crash dump and crash logging,Passed,,,chassanx,"common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pchc",50,15,CSS-IVE-111675,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Crashlog,debug interfaces","TGL UCIS: 1405566878, 1405566865
1405566866
1405566789
1405566811
1405566961
1405566912
1405566937
1405566842
1405566875
1909114547
1405566958,220195201

TGL PRD: BC-RQTBCTL-1419
TGL UCIS:1405566945
MTL:16011187586 ,16011327368",CSS-IVE-111675,"Consumer,Corporate_vPro,Slim",,chassanx,Able to capture crash dump and crashlog,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.icelake-client,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.icelake-client,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,To capture crash dump,"EC-FV,UDL2.0_ATMS2.0,EC-PD-NA,OBC-ICL-CPU-NPK-Debug-Crash,OBC-TGL-CPU-NPK-Debug-Crash,TGL_BIOS_PO_P3,RKL_POE,RKL_CML_S_TGPH_PO_P3,ADL-S_TGP-H_PO_Phase3,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,RKL_CMLS_CPU_TCS,ADL_P_ERB_BIOS_PO,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,MTL_PSS_0.8,LNL_M_PSS0.8,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,MTL_TEMP,MTL_DEBUG_NEW_FEATURE_TEST,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-N_QRC_BAT,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,MTL_S_BIOS_Emulation,MTL_IFWI_CBV_BIOS,MTL_M_Sanity,ARL_Px_IFWI_CI,ARL_S_PSS1.0,ARL_S_QRC",Medium,L1 DailyCI-Basic-Sanity
46,14013161178,"Verify system completes S4 Resume Cycles using ""ResumeOK.efi"" tool",Passed,,,rohith2x,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,10,5,CSS-IVE-114359,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","RTC,S-states","ResumeOK.efi :Windows S4 verification utility
JSL: 2202553192
ADL: 2205167043
MTL : 16011187701, 16011326892",CSS-IVE-114359,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should complete S4 cycles successfully without any issue using EFI tool,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the testcase is to verify system can perform S4 cycles successfully without any system hang or crashResumeOK: Introduction======================The ResumeOK.efi UEFI test application verifies that Windows resume from S4 memory map requirements are satisfied. More precisely it guarantees that the memory ranges Windows considers &quot;free&quot; don""t change, i.e., Conventional, BootServicesCode/Data, LoaderCode/Data, ACPIReclaim, and furthermore that the memory regions Windows considers &quot;run-time&quot; (RunTimeServicesCode/Data, MMIO, MMPortIO) also do not change.The primary purpose of the application is to provide a lightweight tool UEFI developers can use to quickly test whether Windows resume from S4 requirements are satisfied, without having to load the full-blown OS, and become Windows debug experts.Furthermore, the ResumeOK.efi application will identify any conflicted memory range whereas Windows WINRESUME.efi silently fails over to cold boot on AOAC platforms unless a debugger is attached and the -bootdebug option is enabled on WINRESUME.efi""s BCD object.","ICL_BAT_NEW,ICL-ArchReview-PostSi,ICL_RFR,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,OBC-LKF-PTF-PMC-PM-Sx,OBC-CFL-PTF-PMC-PM-Sx,TGL_BIOS_PO_P2,TGL_H_PSS_BIOS_BAT,ADL_S_Dryrun_Done,ADL-S_TGP-H_PO_Phase2,WCOS_BIOS_WHCP_REQ,LKF_WCOS_BIOS_BAT_NEW,MTL_PSS_0.5,LNL_M_PSS0.5,ADL_P_ERB_BIOS_PO,IFWI_Payload_PMC,IFWI_Payload_EC,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_0.8,LNL_M_PSS0.8,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_REV1,MTL_IFWI_BAT,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_P_PSS_BIOS,RPL-S_2SDC7,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL-Px_4SDC1,RPL-Px_5SGC1,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,MTL_M_P_PV_POR,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4",Low,L2 Mandatory-BAT
47,14013161197,Verify Booting over LAN using UEFI PXEv6 Network,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.gbe,fw.ifwi.pchc",20,15,CSS-IVE-114715,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_DDR4_PreAlpha","GbE,LAN,UEFI","BC-RQTBC-13233
TGL Requirement coverage: BC-RQTBCTL-1462, BC-RQTBC-1656
JSL: BC-RQTBC-16608
RKL: BC-RQTBC-1656,BC-RQTBCTL-1462,2203202525,2203201895
JSLP: 1607196122
ADL:2203201895,1307301554",CSS-IVE-114715,"Consumer,Corporate_vPro",,vhebbarx,SUT should boot with UEFI PXEv6 boot using Wired LAN network without any issue,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,Verifying booting with UEFI PXEv6 using Wired LAN network,"ICL-ArchReview-PostSi,ICL_RFR,UDL2.0_ATMS2.0,ICL_RVPC_NA,OBC-CNL-PCH-GBE-Connectivity-LAN,OBC-CFL-PCH-GBE-Connectivity-LAN,OBC-ICL-PCH-GBE-Connectivity-LAN,OBC-TGL-PCH-GBE-Connectivity-LAN,TGL_NEW_BAT,COMMON_QRC_BAT,IFWI_Payload_GBE,ADL-S_Delta1,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC_BAT,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_1.1,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC3,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC2,RKL_S_X1_2*1SDC,RPL-Px_5SGC1,RPL_P_MASTER,NA_4_FHF,ADL_SBGA_5GC,ADL-M_3SDC2,, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_5SGC1, , RPL-P_3SDC2, ,  RPL-P_3SDC2, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_PNP_GC, MTL-M_3SDC3,RPL-SBGA_5SC, RPL-SBGA_3SC, RPL-SBGA_2SC2,MTL_IFWI_CBV_GBe,MTL_IFWI_CBV_BIOS, MTL-P_2SDC5, MTL-P_5SGC1, RPL-S_2SDC8, RPL-SBGA_4SC,RPL-S_2SDC8,RPL-Px_4SP2,RPL-P_2SDC3,,RPL-SBGA_3SC-2,MTLSGC1, MTLSDC2, MTLSDC4, MTLSDC5, , LNLM5SGC, LNLM3SDC2,ARL_S_IFWI_1.1PSS, MTLSGC1, MTLSDC1, MTLSDC4, MTLSGC1, MTLSDC1,  MTLSDC4, RPL-P_5SGC1, RPL-P_2SDC3, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC8, RPL_Hx-R-GCMTL_P_QRC_NA,MTL_P_QRC_NA. ARL_QRC_BAT",Medium,L2 Mandatory-BAT
48,14013161203,Verify Booting over LAN using UEFI PXEv4 network,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.gbe,fw.ifwi.pchc",20,15,CSS-IVE-114717,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,ADL-P_Simics_VP_PSS0.3,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_DDR4_PreAlpha","GbE,LAN,UEFI","BC-RQTBC-13233
TGL Requirement coverage: BC-RQTBCTL-1462, BC-RQTBC-1656
JSL: BC-RQTBC-16608
RKL: BC-RQTBC-1656,BC-RQTBCTL-1462,2203202525,2203201895
JSLP: 1607196122
ADL: 2203201895,1307301554",CSS-IVE-114717,"Consumer,Corporate_vPro",,vhebbarx,SUT should boot with UEFI PXEv4 boot using Wired LAN network without any issue,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,Verifying booting with UEFI PXEv4  using Wired LAN network ,"ICL-ArchReview-PostSi,ICL_RFR,UDL2.0_ATMS2.0,ICL_RVPC_NA,OBC-CNL-PCH-GBE-Connectivity-LAN,OBC-CFL-PCH-GBE-Connectivity-LAN,OBC-ICL-PCH-GBE-Connectivity-LAN,OBC-TGL-PCH-GBE-Connectivity-LAN,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,TGL_NEW_BAT,TGL_IFWI_FOC_BLUE,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,IFWI_Payload_GBE,ADL-S_Delta1,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_1.1,ARL_S_PSS1.1,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC3,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,MTL_P_VS_0.8,MTL_M_VS_0.8,ADL-P_5SGC2,RPL_S_PO_P1,RPL-Px_5SGC1,RPL_P_MASTER,NA_4_FHF,ADL_SBGA_5GC,ADL-M_3SDC2,,RPL-S_5SGC1,RPL-P_3SDC2,RPL_Px_PO_P1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_PNP_GC,MTL-M_3SDC3,RPL_SBGA_PO_P1,MTL_IFWI_CBV_GBe,MTL_IFWI_CBV_BIOS,MTL-P_2SDC5,MTL-P_5SGC1,RPL_P_PO_P1,MTL_VS_NA, RPL-S_2SDC8, RPL-SBGA_4SC, RPL-SBGA_5SC,RPL-S_2SDC8,RPL-Px_4SP2,RPL-P_2SDC3,,RPL_P_PO_P1,RPL-SBGA_3SC-2,MTLSGC1, MTLSDC2, MTLSDC4, MTLSDC5, ,RPL_P_Q0_DC2_PO_P1, LNLM5SGC, LNLM3SDC2,ARL_S_IFWI_1.1PSS, MTLSGC1, MTLSDC1, MTLSDC4, MTLSGC1, MTLSDC1,  MTLSDC4, RPL-P_5SGC1, RPL-P_2SDC3, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC8, RPL_Hx-R-GC",Medium,L2 Mandatory-BAT
49,14013161312,Verify Connected MoS entry/exit using power button/Timer option,Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.pmc",5,3,CSS-IVE-115018,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),Power Btn/HID","TGL : 220194440
JSLP : 1607196266
ADL: 2205168404,2205167301,2205438958,2203202747,2205168064",CSS-IVE-115018,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,SUT should enter to S0i3 and should wake from S0I3 using power button,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,This test case is to verify connected MOS/S0I3 entry/exit using power button/Timer option,"BIOS_BAT_QRC,EC-GPIO,EC-MS,ICL-ArchReview-PostSi,ICL_RFR,TGL_PSS1.0_QRC,UDL2.0_ATMS2.0,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,CML_EC_BAT,CML_EC_SANITY,TGL_IFWI_FOC_BLUE,EC-FV,ECVAL-DT-FV,ADL_P_ERB_BIOS_PO,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,PRT_FIX,UTR_SYNC,ADL_N_MASTER,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,MTL_S_MASTERAutomation_Inproduction,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL_N_REV0,MTL_S_Sanity,ADL-N_REV1,RPL_S_IFWI_PO_Phase3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC8,RPL-Px_5SGC1,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_DMU,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_3SC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,MTLSDC3,MTLSDC2,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC",Low,L1 DailyCI-Basic-Sanity
50,14013161567,"Verify OS content during system""s hibernation entry and exit",Passed,,,rohith2x,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,5,3,CSS-IVE-115668,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_HSLE_RS1_PSS_0.8C,ICL_HSLE_RS1_PSS_0.8P,ICL_HSLE_RS1_PSS_1.0C,ICL_HSLE_RS1_PSS_1.0P,ICL_HSLE_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Power Btn/HID,S-states","IceLake-UCIS-1704
LKF:IceLake-UCIS-1405,4_335-UCIS-3261,4_335-UCIS-3268,4_335-TSTRN-5073
TGL:IceLake-UCIS-1806
TGL:BC-RQTBCTL-1135,RCR 220194438
TGL:FR-1405574836(IceLake-FR-45805),1405574806(IceLake-FR-34217),1405574522
JSL:4_335-UCIS-1615 , 2202553192 
RKL: 1405574836
ADL: 2205167043",CSS-IVE-115668,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,OS content should not get altered/corrupted during a Hibernation cycles,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify OS content does not get altered/corrupted during a Hibernation entry and exit Scenario is verified across 3 cycles of hibernation Scenario also checks for yellow bangs post Hibernation entry and exit,"LKF_ERB_PO,EC-tgl-pss_bat,UDL2.0_ATMS2.0,EC-FV1,OBC-CFL-PTF-PMC-PM-Sx,OBC-LKF-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,CML_EC_FV,AD,LKF_WCOS_BIOS_BAT_NEW,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,EC-FV,COMMON_QRC_BAT,ECVAL-DT-FV,TGL_H_QRC_NA,MTL_PSS_0.5,LNL_M_PSS0.5,LNL_M_PSS0.8,ADL_S_QRCBAT,IFWI_Payload_Platform,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_PO_P2,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_P_PSS_BIOS,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P2,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,RPL_SBGA_PO_P2,MTL_IFWI_CBV_PMC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P2,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_QRC",Low,L2 Mandatory-BAT
51,14013161576,Verify ISH Sensor Enumeration pre and post Connected Modern Standby (CMS) cycle - Altimeter,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,bios.pch,5,3,CSS-IVE-115738,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,MoS (Modern Standby)","BC-RQTBC-2906, IceLake-UCIS-3262
TGL Requirement coverage: 220195225, BC-RQTBCTL-1100, 
4_335-UCIS-1909",CSS-IVE-115738,"Consumer,Corporate_vPro",,sumith2x,Altimeter Sensor should get enumerated in Sensor Viewer Pre and Post S0i3( Modern Standby) cycle,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cometlake,bios.icelake-client,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.whiskeylake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.raptorlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cometlake,bios.raptorlake,bios.whiskeylake,ifwi.cometlake,ifwi.raptorlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"Sensor Viewer,Socwatch",Altimeter Sensor should be enumerated in Sensor Viewer App Pre and Post CMoS cycle,"UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,UTR_SYNC,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_FOC_BAT,IFWI_COMMON_UNIFIED,ADL_P_MASTER,ADL_N_MASTER,MTL_P_MASTER,RPL_S_MASTER,MTL_M_MASTER,RPL-P_5SGC2,RPL_S_BackwardComp,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_2SDC1,ADL_SBGA_3DC4,MTL-M_4SDC2,RPL-Px_2SDC1,RPL-P_4SDC1,LNLM3SDC2",Low,L2 Mandatory-BAT
52,14013161675,"Verify Coexistence of WiFi,Bluetooth, WWAN and GNSS enumeration and functionality in OS",Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",10,8,CSS-IVE-117093,Networking and Connectivity,"AMLR_Y42_PV_RS6,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha","CNVi,discrete WiFi/BT,WWAN","Lakefield Windows Platform Power On strategy -Wifi-BT Domain Rev1.0,
LKF: 4_335-LZ-798
JSLP: 1607196254
ADL:2204514449",CSS-IVE-117093,"Consumer,Corporate_vPro,Slim",,vhebbarx,"WIFI , Bluetooth, WWAN, GNSS  should Coexist together without any issue in OS",Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Integration,na,"This Test case is Verify Coexistence of WiFi,Bluetooth and WWAN enumeration and functionality in OS","LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-CNVi-Connectivity-WiFi_BT_WWAN,OBC-CNL-PTF-CNVd-Connectivity-WiFi_BT_WWAN,OBC-CFL-PCH-CNVi-Connectivity-WiFi_BT_WWAN,OBC-CFL-PTF-CNVd-Connectivity-WiFi_BT_WWAN,OBC-LKF-PTF-CNVd-Connectivity-WiFi_BT_WWAN,OBC-ICL-PCH-CNVi-Connectivity-WiFi_BT_WWAN,OBC-ICL-PTF-CNVd-Connectivity-WiFi_BT_WWAN,OBC-TGL-PCH-CNVi-Connectivity-WiFi_BT_WWAN,OBC-TGL-PTF-CNVd-Connectivity-WiFi_BT_WWAN,CML_Delta_From_WHL,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_Platform,UTR_SYNC,ADL_N_MASTER,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,ADL-P_5SGC1,ADL-M_5SGC1,ADL-M_2SDC1,ADL-P_4SDC1,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC3,ADL_N_REV0,ADL-N_REV1,RPL_P_MASTER,1,RPL-Px_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,RPL-S_3SDC2,RPL-P_5SGC1,MTL_IFWI_FV,RPL-P_5SGC2,RPL-P_2SDC3,ADL_SBGA_5GC,ADL_SBGA_3DC3,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC4,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_QAC,MTL IFWI_Payload_Platform-Val,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_5SGC1,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_3SDC2,RPL-P_2SDC5,RPL-P_2SDC6,MTL-P_IFWI_PO,LNLM5SGC,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM3SDC2, RPL-SBGA_5SC, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-SBGA_3SC, RPL-Px_4SP2, RPL-Px_2SDC1, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC3, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL_Hx-R-GC, RPL_Hx-R-GC, RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
53,14013163180,Verify functionality of all applicable on-board enabled Ports and Slots in RVP as mentioned in TOPS,Passed,,,girishax,silicon,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios,fw.ifwi.others",130,120,CSS-IVE-129709,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows,DP-Display,HDMI,LAN,M.2 PCIe Gen4,PCIe-Gen4,PCIe_Gen5,Port 80,Power Btn/HID,PS/2,RVP SKU support,SATA/PCIe combo ports,Serial,System Buttons,UART,USB/XHCI ports,USB-TypeC","TOPS requirement 
ADL_P: 16011171142",CSS-IVE-129709,"Consumer,Corporate_vPro,Slim",,chassanx,All the applicable onboard Ports and Slots in RVP as per TOPS/POR document should function without any issue,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.amberlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,product,open.review_complete_pending_dryrun,,High,L2 Mandatory-BAT,,,Functional,na,"This test is to verify all the applicable On-board enabled Ports and Slots in RVP are functioning with out any issues

 

Refer TOPS for all applicable Ports as per RVP SKU

 

Applicable Ports like Display (eDP, DP, HDMI) , USB(2.0,3.0, 3.2), Type-c, etc... Slots like UDIMM,SODIMM,PCIe1x,PCIE4x,PCIe16x,M.2,etc...","LKF_WCOS_BIOS_BAT_NEW,RKL_S_CMPH_POE_Sanity,RKL_S_TGPH_POE_Sanity,COMMON_QRC_BAT,TGL_H_QRC_NA,ADL_S_QRCBAT,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,,RPL-P_4SDC1,RPL-P_3SDC2,,RPL-Px_5SGC1,,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_QRC_BAT,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,ADL-M_2SDC2,RPL_Px_QRC,MTL_IFWI_CBV_BIOS,RPL-sbga_QRC_BAT,RPL_P_QRC",High,L2 Mandatory-BAT
54,14013163289,Verify USB4 storage functionality on cold plug,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,15,CSS-IVE-122095,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",USB4,"TGL Coverage ID :  1306171196,1306171181,1209951317, IceLake-UCIS-4282,1209714323

ADL : 14010213073 , 2207350818
RKL : 14010213073MTL_P:22010767569MTL_M:22010767598MTL : 16011187797 , 16011327358 , 16011327365 , 16011326910",CSS-IVE-122095,"Consumer,Corporate_vPro",,raghav3x,USB4 Device should detect in OS and functionality should be working in S0 after cold plug,Client-BIOS,4-low,"bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,"Tenlira,USB Tree View,USB View",This test is to Verify USB4 device functionality on cold plug ,"COMMON_QRC_BAT,ADL-S_Delta1,ADL-P_QRC_BAT,MTL_PSS_1.1,UTR_SYNC,LNL_M_PSS0.8,MTL_P_MASTER,RPL_P_MASTER,MTL_S_MASTER,RPL_S_MASTER,IFWI_FOC_BAT,MTL_M_MASTER,MTL_PSS_0.8_Block,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_2SDC2,ADL-P_4SDC1,ADL-P_3SDC5,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL_S_IFWI_PO_Phase3,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,KBL_NON_ULT,EC-NA,EC-REVIEW,TCSS-TBT-P1,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_TBT,IFWI_Payload_EC,ADL_M_PO_Phase2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,MTL_Test_Suite,MTL_IFWI_PSS_EXTENDED,CQN_DASHBOARD,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,RPL-S_5SGC1,RPL-S_4SDC2,RPL-S_2SDC3,RPL-S_2SDC4,RPL_Px_PO_P3,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_NPHY,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL_PSS_1.0_Block,MTLSDC1,MTLSGC1,MTLSDC4,MTLSDC3,MTLSDC2,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,ARL_FT_BLK,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0MTL_P_QRC_NA,MTL_P_QRC_NA",Medium,L2 Mandatory-BAT
55,14013163310,Verify system stability on performing 5 cycles of Hybrid Sleep,Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.pmc",15,10,CSS-IVE-133121,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_Simics_PSS1.05,ADL-S_HFPGA_PSS1.0,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_L4X_PreAlpha",S-states,"ADL:2205634478
MTL : 16011187946, 16011327056",CSS-IVE-133121,"Consumer,Corporate_vPro",windows.20h2_vibranium.x64,reddyv5x,System should be stable  by performing Hybrid sleep cycles,Client-BIOS,4-low,"bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Intention of the testcase is to verify System stability  on performing Hybrid Sleep cycles ,"COMMON_QRC_BAT,MTL_PSS_0.8,UTR_SYNC,_Block,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,ADL-P_5SGC1,ADL-P_5SGC2,MTL_SIMICS_IN_EXECUTION_TEST,MTL_S_PSS_0.8,MTL_S_IFWI_PSS_0.8,MTL_P_NA,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC,RPL-S_2SDC8,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_CBV_PMC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_S_IFWI_0.8PSS,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
56,14013165299,Verify SLPS_S0 assertion before and after warm reboot cycle,Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",45,10,CSS-IVE-139109,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),Real Battery Management,SLP_S0",14011238041,CSS-IVE-139109,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,This TC is to verify SLP_S0 is asserting before and after warm reboot cycle(SLP_S0 -> WR -> SLP_S0),Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Verify SLPS_S0 assertion before and after warm reboot cycle,"COMMON_QRC_BAT,RKL_BIOSAcceptance_criteria_TCs,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-P_5SGC1,RPL-P_2SDC3,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_FOC_BAT ,IFWI_TEST_SUITE  ,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_ 5SGC1,ADL_N_VS_0.8,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_S_QRCBAT,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7
,RPL-S_2SDC8,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6",Low,L1 DailyCI-Basic-Sanity
57,14013168579,Verify System memory using Windows Memory Diagnostics tool (Basic),Passed,,,anaray5x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.mem_decode,fw.ifwi.others",10,5,CSS-IVE-99732,Memory Technologies and Topologies,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",Memory Technologies/Topologies,"Created based GLK UCIS/ IFWI criteria
BC-RQTBC-16675
ADL FR ID: 22010529976",CSS-IVE-99732,"Consumer,Corporate_vPro,Slim",,anaray5x,"Should be able to run and verify Memory Diagnostic Test in Basic mode with the given pass count, without any issues.",Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.geminilake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.geminilake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"System Memory is verified using Windows Memory Diagnostics tool, for a memory problem that isn’t being automatically detected.","CFL-PRDtoTC-Mapping,ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-CNL-CPU-MC-Memory-MRC,OBC-CFL-CPU-MC-Memory-MRC,OBC-ICL-CPU-MC-Memory-MRC,OBC-TGL-CPU-MC-Memory-MRC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,LNL_M_PSS0.8,RPL_S_MASTER,RPL_M_MASTER,RPL_P_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC2,ADL_N_MASTER,COMMON_QRC_BAT,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC8,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC,MTL_IFWI_FV,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL-SBGA_4SC,1,2,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,IPU22.2_BIOS_change,RPL-S_Post-Si_In_Production,RPL-P_2SDC3,RPL-P_2SDC5,RPL-SBGA_3SC-2,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-DC1,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
58,14013169052,Verify System memory using Windows Memory Diagnostics tool (Standard),Passed,,,anaray5x,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.mem_decode,fw.ifwi.others",30,18,CSS-IVE-135380,Memory Technologies and Topologies,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1",Memory Technologies/Topologies,"Created based GLK UCIS/ IFWI criteria
BC-RQTBC-16675
ADL FR ID: 22010529976",CSS-IVE-135380,"Consumer,Corporate_vPro,Slim",,anaray5x,"Should be able to run and verify Memory Diagnostic Test in Basic mode with the given pass count, without any issues.",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.geminilake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,"System Memory is verified using Windows Memory Diagnostics tool, for a memory problem that isn’t being automatically detected.","TGL_NEW,UDL2.0_ATMS2.0,OBC-TGL-CPU-MC-Memory-MRC,ADL-S_TGP-H_PO_Phase2,ADL-P_QRC_BAT,UTR_SYNC,ADL-S_4SDC2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,RPL_S_MASTER,RPL_S_Backwardcomp,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_TRY_RUN,TGL_H_MASTER,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC8,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3MTL_TRP_2,MTL_PSS_0.8_NEW,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL_P_MASTER,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC,MTL_IFWI_FV,LNL_M_PSS0.8,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL-SBGA_4SC,1,2,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,IPU22.2_BIOS_change,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC3,RPL-P_2SDC5,MTL_M_P_PV_POR,RPL-SBGA_3SC-2,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
59,14013172859,Verify Lid Switch open/close functionality at S3 state - test,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",15,12,CSS-IVE-61859,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","S-states,Virtual Lid","BC-RQTBC-10585,BC-RQTBC-12866,BC-RQTBC-13285,BC-RQTBCTL-1207
2201759457
BC-RQTBC-16797 

RKL: 2203202870
JSLP: 2203202870",CSS-IVE-61859,"Consumer,Corporate_vPro,Slim",,raghav3x,"System should enter sleep (S3) when Lid Switch is ""Closed"" and resumes when lid switch is Opened",Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,"Intention of the test case is to verify below requirement.

1)While the system is in S0, when  the lid switch is closed, EC FW shall notify the state change to OS.
2)While the system is in S3, when the lid switch is opened, EC FW shall wake the system","EC-BAT,EC-GPIO,EC-SX,EC-REVIEW,CFL-PRDtoTC-Mapping,ICL_BAT_NEW,TGL_PSS1.0P,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-EXBAT-2018,PSE 1.0,EC-BAT-automation,OBC-CNL-EC-GPIO-Switches-VirtualLID,OBC-CFL-EC-GPIO-Switches-VirtualLID,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,OBC-TGL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,CML_EC_BAT,TGL_IFWI_FOC_BLUE,COMMON_QRC_BAT,TGL_H_QRC_NA,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,EC_MECC,UTR_SYNC,Automation_Inproduction,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ERB,GLK-IFWI-SI,ICL-ArchReview-PostSi,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,ADL_N_2SDC2,ADL-M_5SGC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,JSL_QRC_BAT,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,ARL_FT_BLK,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
60,14013172864,Verify Lid Switch Action can put system to S4 and Lid Switch Action can not wake system from S4,Passed,,,msalaudx,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",15,10,CSS-IVE-61861,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","S-states,Virtual Lid","BC-RQTBC-10585,BC-RQTBC-13285,BC-RQTBC-14010
ICL Req id:BC-RQTBC-15310
BC-RQTBC-16797
BC-RQTBCTL-1207",CSS-IVE-61861,"Consumer,Corporate_vPro,Slim",,raghav3x,"1. Lid Switch Action should put SUT into S4
2. Should not be able to wake system using Lid action from S4 in AC and DC mode.
3. SUT should wake from power button press without any issue",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the test case is to verify below scenario.

 

Lid Switch  action puts SUT into Hibernate state (S4) and  lid action should not wake SUT from S4 state","EC-FV,EC-GPIO,EC-SX,CFL-PRDtoTC-Mapping,GLK_Auto_NotReady,GLK_Win10S,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-GPIO-Switches-VirtualLID,OBC-CFL-EC-GPIO-Switches-VirtualLID,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,GLK_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,CML_EC_FV,IFWI_Payload_EC,IFWI_Payload_PMC,EC_MECC,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,CML_BIOS_SPL,IFWI_Payload_Platform,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,LNL_M_PSS0.8,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_EC,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
61,14013172868,Verify if the SUT shuts down when the Power Button is held for more than 10 seconds,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",12,10,CSS-IVE-61866,Embedded controller and Power sources,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HSLE_PSS0.8,ADL-S_HSLE_PSS1.0,ADL-S_HSLE_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_S_Simics_PSS0.8,MTL_S_Simics_PSS1.0,MTL_N_Simics_PSS0.8,MTL_N_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,MTL_S_Simics_PSS1.1,MTL_N_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV",Power Btn/HID,"BC-RQTBC-10601,BC-RQTBC-12867,BC-RQTBCTL-1238
1405574530
1405574526
1209574571
BC-RQTBC-12922
RKL , JSLP: 2203202923 , 2203202897
MTL: 16011187654 , 16011326921",CSS-IVE-61866,"Consumer,Corporate_vPro,Slim",,raghav3x,Pressing the Power Button more than 10 seconds leads to SUT shutdown irrespective of OS Power Settings,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.review_complete_pending_dryrun,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the test case is to verify below requirement.


	While system is in S0 running Win8/Winblue OS, EC FW shall send the SCI notification on power button press and release.
	If power button is pressed more than 10 seconds, then power off options (Control Panel,\Hardware and Sound\Power Options\System Settings) will overridden and SUT will switch Off





 ","RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7,MTL_VS_0.8,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,IFWI_COMMON_UNIFIED,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_5SGC1,MTL-M_4SDC1,MTL_IFWI_IAC_EC,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-SBGA_4SC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL-S_2SDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
62,14013172875,Verify Press power button can act as a wake source for S4 and S3 states,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",10,5,CSS-IVE-91440,Embedded controller and Power sources,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.5,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HSLE_PSS0.8,ADL-S_HSLE_PSS1.0,ADL-S_HSLE_PSS1.1,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV",Power Btn/HID,"BC-RQTBC-10586,BC-RQTBC-12867,BC-RQTBC-13286
TGL HSD ID: 220194438
BC-RQTBC-16798
RKL: 2203202477
ADL : 16011161884 , 2203202477
MTL : 16011187598 , 16011327048",CSS-IVE-91440,"Consumer,Corporate_vPro,Slim",,raghav3x,"System should enter Hibernation (S4)  when Power Button is pressed and should resume back when power button is pressed again

System should enter sleep (S3)  when Power Button is pressed and should resume back when power button is pressed again 

 


	
		
			 
			LED Indication for ICL_UN and ICL_YN
			 
			 
		
		
			System state 
			S0 LED
			D2094
			S0i3 LED
			D2093
			S3 LED
			D2092
			S4 LED
			D2091
			SLP SUS LED
			D2095
			CPU 10 Gate LED
			D2096
			PLT RST LED
			D2097
		
		
			S0
			ON
			ON
			ON
			ON
			ON
			ON
			ON
		
		
			S0i3
			OFF
			ON
			ON
			ON
			ON
			OFF
			ON
		
		
			S3
			ON
			OFF
			ON
			ON
			ON
			OFF
			OFF
		
		
			S4
			ON
			OFF
			OFF
			ON
			ON
			OFF
			OFF
		
		
			S5
			ON
			OFF
			OFF
			OFF
			ON
			OFF
			OFF
		
	
",Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,open.review_complete_pending_dryrun,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the test case is to verify below requirement.


	
	System should enter Hibernation (S4)  when Power Button is pressed and should resume back when power button is pressed again
	
	
	System should enter sleep (S3)  when Power Button is pressed and should resume back when power button is pressed again 
	
","RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7,MTL_S_BIOS_Emulation,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL-M_4SDC1,IFWI_COMMON_UNIFIED,MTL-M_2SDC6,MTL-M_2SDC5,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_4SDC2,MTL-M_5SGC1,MTL_IFWI_IAC_EC,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,MTL_BIOS/Platform_FRs_AO_PO,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL-S_Post-Si_In_Production,ADL-N_Post-Si_In_Production,RPL-S_2SDC8,RPL-SBGA_4SC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,LNL_M_PSS0.8,RPL-S_2SDC1,ARL_S_IFWI_0.5PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
63,14013172888,Verify SUT shutdown (S5) when the Power Button is held during POWER_ON_TIME with only  AC plugged-in,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",12,8,CSS-IVE-119468,Embedded controller and Power sources,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HSLE_PSS0.8,ADL-S_HSLE_PSS1.0,ADL-S_HSLE_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV",Power Btn/HID,"IceLake-FR-32458
RKL: 1209574579
ADL, JSLP, EHL: 2205193101",CSS-IVE-119468,"Consumer,Corporate_vPro",,raghav3x,System should always END UP in OFF (Shutdown) when the user holds down the power button while POWER_ON_TIME,Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the test case is to verify below requirement.


	System shall END UP in OFF (Shutdown) when the user holds down the power button while POWER_ON_TIME and no battery is present and an AC Charger is plugged-in
","RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC3,RPL-S_2SDC7,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M/P_Pre-Si_In_Production,IFWI_COMMON_UNIFIED,MTL_IFWI_IAC_EC,RPL_S_QRCBAT,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-S_2SDC8,RPL-SBGA_4SC,RPL-sbga_QRC_BAT,RPL-P_5SGC1, RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,LNL_M_PSS0.8,RPL-S_2SDC1,ARL_S_IFWI_0.5PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
64,14013172908,"Verify ""Slide to shutdown"" option does not come up on UI on resuming from CMS / S0i3",Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",10,7,CSS-IVE-79983,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),S0ix-states","Scenario written based on HSD : 1604014710
RKL: 2206776650 , 2206776656 ,  2206973275, 2206874091 , 2206973274, 2206874064 , 2206973286, 2206874078 , 2206973300, 2206874068 , 2206973279, 2206874087 , 1405574811
JSLP : 1607196068
ADL: 2205168404",CSS-IVE-79983,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,'Slide to shutdown' option should not come up on resuming from CS/S0i3 via power button,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the testcase is to verify 'Slide to shutdown' option does not come up on UI on resuming from CMS / S0i3
 
 
Slide to shutdown option should not appear on resuming from CMS/S0i3 via power button","EC-FV,EC-GPIO,EC-SX,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PTF-PMC-PM-s0ix,OBC-CFL-PTF-PMC-PM-S0ix,OBC-LKF-PTF-PMC-PM-S0ix_MS,OBC-ICL-PTF-PMC-PM-S0ix_MS,OBC-TGL-PTF-PMC-PM-S0ix,CML_EC_FV,TGL_Arch_review,RKL_POE,RKL_S_CMPH_POE,RKL_S_TGPH_POE,ECVAL-DT-FV,TGL_H_Delta,TGL_H_QRC_NA,ADL_P_ERB_BIOS_PO,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,UTR_SYNC,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC,RPL-S_2SDC8,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,MTLSGC1,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL-SBGA_5SPNP",Low,L2 Mandatory-BAT
65,14013172912,Verify Type-C Connector reversibility - USB only devices,Passed,,Cannot be automated since connector needs to be reversed during second iteration,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automation Not Possible,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",25,20,CSS-IVE-73195,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_S22_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","TBT_PD_EC_NA,TCSS,USB2.0,USB3.0,USB3.1,USB-TypeC","BC-RQTBC-13080
BC-RQTBC-13305
CNL-UCIS-7728
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 LKF PSS UCIS Coverage: IceLake-UCIS-4280,4_335-UCIS-2994
ICL PRD Coverage: BC-RQTBC-14628
TGL PRD Coverage: BC-RQTBCTL-445
1504409626
RKL Coverage ID :2203201383,2203202518,2203203016,2203202802,2203202480 
ADL: 2205445428 , 2205446182MTL_P : 22010767569  MTL_M : 22010767598
MTL : 16011327086",CSS-IVE-73195,"Consumer,Corporate_vPro,Slim",,raghav3x,"TYPE-C should support connector reversibility, connected device should be functional in both direction without any issue",Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,Verify connector reversibility is possible in TYPE-C and verify the functionality of the device connected to TYPE-C port in both direction,"KBL_NON_ULT,GLK-IFWI-SI,EC-FV,EC-TYPEC,TCSS-TBT-P1,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase2,EC-AML-NA,PSE 1.0,TGL_ERB_PO,CML_BIOS_SPL,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,LKF_ROW_BIOS,TGL_IFWI_FOC_BLUE,ADL-S_TGP-H_PO_Phase3,COMMON_QRC_BAT,IFWI_Payload_TBT,IFWI_Payload_EC,UTR_SYNC,LNL_M_PSS0.8,MTL_P_MASTER,MTL_M_MASTER,RPL_P_MASTER,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC1,ADL-P_3SDC3,ADL-P_3SDC4,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL_S_PO_P3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,EC-NA,EC-REVIEW,LKF_ERB_PO,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,TGL_BIOS_IPU_QRC_BAT,ADL_M_PO_Phase2,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,MTL_VS_0.8,MTL_Test_Suite,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,ADL_N_PO_Phase2,MTL_IFWI_BAT,MTL_HFPGA_TCSS,RPL-S_5SGC1,RPL-S_2SDC4,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P3,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL_PSS_1.1,MTL-P_IFWI_PO,MTLSDC1,MTLSGC1,MTLSDC4,MTLSDC3,MTLSDC2,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_QRC",Medium,L2 Mandatory-BAT
66,14013172917,Verify USB-Keyboards functionality connected on Type-C port in Pre-OS and Post OS environment,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",25,18,CSS-IVE-76273,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","TBT_PD_EC_NA,TCSS,UEFI,USB-TypeC","BC-RQTBC-10442	
BC-RQTBC-13078
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 
 LKF PSS UCIS Coverage: IceLake-UCIS-4265 ,4_335-UCIS-2980
 LKF PRD Coverage: BC-RQTBCLF-412, BC-RQTBCLF-466
TGL Coverage Ref: 1209951317, 1209951182, 220194410, 220194410,1405574471
IceLake-UCIS-4282, IceLake-UCIS-1438
TGL PRD Coverage:BC-RQTBCTL-1166
JSL PRD Coverage : BC-RQTBC-16755
ADL: 2205445428
MTL_P : 22010767569
MTL_M : 22010767598",CSS-IVE-76273,"Consumer,Corporate_vPro,Slim",,raghav3x,USB Keyboard connected to Type-C port should function properly in Pre-OS and Post OS environment ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,"iTestSuite,na",USB-Keyboard connected to Type-C port should work in Pre-OS and Post OS environment ,"KBL_NON_ULT,GLK-FW-PO,EC-BAT,EC-TYPEC,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,LKF_PO_Phase1,PSE 1.0,EC-PD-NA,TGL_ERB_PO,OBC-TGL-CPU-iTCSS-TCSS-USB_Keyboard,GLK_ATMS1.0_Automated_TCs,LKF_ROW_BIOS,TGL_BIOS_IPU_QRC_BAT,LKF_Automation_IFWIBIOS,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_TBT,IFWI_Payload_EC,ADL-P_QRC,ADL-P_QRC_BAT,ADL-M_21H2,UTR_SYNC,MTL_PSS_0.8_Block,MTL_M_MASTER,RPL_P_MASTER,MTL_P_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_MASTER,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,EC-NA,EC-REVIEW,TCSS-TBT-P1,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,ADL_M_PO_Phase2,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,MTL_VS_0.8,MTL_Test_Suite,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,ADL_N_PO_Phase2,RPL-S_5SGC1,MTL_M_P_PV_POR,RPL-S_2SDC4,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_ProductionMTL-M_4SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_3SDC3,MTL-M_2SDC4,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,RPL-SBGA_4SC,LNL_M_PSS0.8,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL_PSS_1.1,MTL_PSS_1.0_Block,RPL_P_QRC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,MTLSGC1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL-Px_4SP2,RPL-Px_4SP2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0",Medium,L2 Mandatory-BAT
67,14013172940,Verify Type-C Connector reversibility functionality for Display over Type-C port,Passed,,,athirarx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",25,20,CSS-IVE-99711,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,TBT_IOMMU,TBT_PD_EC_NA,TCSS,USB-TypeC","BC-RQTBC-13080
BC-RQTBC-13305
CNL-UCIS-7728
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 LKF PSS UCIS Coverage: IceLake-UCIS-4280,4_335-UCIS-2994

ICL PRD Coverage: BC-RQTBC-14628 BC-RQTBC-13819 
TGL PRD Coverage: BC-RQTBCTL-445
1504409626
ADL : 2205446168 , 2209397682 , 2205446182MTL_P : 22010767569  MTL_M : 22010767598
MTL : 16011327086 , 16011326930",CSS-IVE-99711,"Consumer,Corporate_vPro,Slim",,raghav3x,Type-C Connector reversibility functionality for Display over Type-C port should function without any issue and resolution should not change when flip cable,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,This test case to Verify Type-C Connector reversibility functionality for Display over Type-C port,"EC-TYPEC,TCSS-TBT-P1,GLK-IFWI-SI,ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,EC-PD-NA,OBC-CFL-PCH-XDCI-USBC_Display_DP,OBC-LKF-CPU-TCSS-USBC_Display_DP,OBC-ICL-CPU-iTCSS-TCSS-Display_DP,OBC-TGL-CPU-iTCSS-TCSS-Display_DP,CML_BIOS_SPL,TGL_BIOS_PO_P2,Bios_DMA,TGL_IFWI_PO_P2,CML_TBT_Security_BIOS,CML_DG1_Delta,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase2,ADL-S_TGP-H_PO_Phase2,ADL-S_TGP-H_PO_Phase3,RKL_CMLS_CPU_TCS,ADL_P_ERB_BIOS_PO,IFWI_Payload_TBT,IFWI_Payload_EC,MTL_PSS_1.0,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_3SDC2,RPL-P_2SDC3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,KBL_NON_ULT,EC-NA,EC-REVIEW,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_NEW_BAT,LKF_WCOS_BIOS_BAT_NEW,ADL_M_PO_Phase2,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,MTL_VS_0.8,MTL_Test_Suite,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,ADL_N_PO_Phase2,MTL_IFWI_BAT,MTL_HFPGA_TCSS,RPL-S_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL-P_IFWI_PO,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,RPL-P_4SDC1,MTLSGC1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L1 DailyCI-Basic-Sanity
68,14013173023,Verify that SUT boots to OS with battery supply as the only power source,Passed,,,msalaudx,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",10,6,CSS-IVE-71082,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","BIOS-Boot-Flows,Power Btn/HID,Real Battery Management,USB PD","BC-RQTBC-2820
BC-RQTBC-13980 
BC-RQTBCLF-252
BC-RQTBC-16762
RKL, JSLP : 2203202826",CSS-IVE-71082,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT boots to OS with battery supply as the only power source and check if the battery is charging up to 95%,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.elkhartlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.elkhartlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"SUT boots to OS battery supply as only power source. After booting, Windows should work properly(i.e. does not hang after boot and resets during boot)","EC-BATTERY,EC-NA,ICL-ArchReview-PostSi,CNL_Automation_Production,InProdATMS1.0_03March2018,PSE 1.0,TGL_ERB_PO,ECLITE-BAT,OBC-CNL-EC-SMC-EM-ManageBattery,OBC-CFL-EC-SMC-EM-ManageBattery,OBC-ICL-EC-SMC-EM-ManageBattery,OBC-TGL-EC-SMC-EM-ManageBattery,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageBattery,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,CML_EC_BAT,ECVAL-BAT-2018,LKF_WCOS_BIOS_BAT_NEW,COMMON_QRC_BAT,LKF_Battery,IFWI_Payload_PMC,IFWI_Payload_EC,EC_MECC,ADL-P_QRC_BAT,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_SBGA_5GC,GLK-IFWI-SI,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,ADL_N_REV0,ADL-N_REV1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,LNL_M_PSS0.8,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_EC,MTL_IFWI_CBV_EC,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC6,RPL-SBGA_3SC-2,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
69,14013173026,Verify that battery gets charged only when  AC  is inserted and battery is present,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",35,20,CSS-IVE-76042,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","Charging modes,Real Battery Management,USB PD,USB-TypeC","BC-RQTBC-10615,BC-RQTBC-12462,BC-RQTBC-13315

use case id: IceLake-UCIS-1052
BC-RQTBCTL-1179
1209950134
2201759422
4_335-UCIS-1956
BC-RQTBC-12813
RKL: 2203202841
JSLP: 2203202841",CSS-IVE-76042,"Consumer,Corporate_vPro,Slim",,raghav3x,Battery gets charged with AC supply plugged in if the battery capacity is < 100%,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,Intention of the test case is to verify that EC FW shall enable charging in charger controller and set charging current and voltage if the battery capacity is < 100% and When remaining capacity is 100% EC FW shall disable charging in Charger controller,"GLK-FW-PO,CFL-PRDtoTC-Mapping,EC-FV,EC-REVIEW,EC-BATTERY,ICL_BAT_NEW,TGL_PSS1.0P,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase2,LKF_PO_Phase3,LKF_PO_New_P3,PSE 1.0,TGL_ERB_PO,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,CML_EC_BAT,LKF_B0_Power_ON,LKF_Battery,IFWI_Payload_EC,IFWI_Payload_PMC,UTR_SYNC,LNL_M_PSS0.8,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC2,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-P_5SGC1,RPL-P_2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
70,14013173040,Verify that SUT goes to S4 automatically on reaching critical battery level and does not resume on pressing power button,Passed,,,msalaudx,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",20,16,CSS-IVE-71185,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","Power Btn/HID,Real Battery Management,S-states","BC-RQTBC-10566,BC-RQTBC-10619, BC-RQTBC-10566,BC-RQTBC-12817
	
BC-RQTBC-12807

BC-RQTBC-2816

BC-RQTBC-13319
BC-RQTBCTL-1173
BC-RQTBC-16772 
2201759420
https://hsdes.intel.com/appstore/article/#/1606820361
RKL: 2203202816
JSLP: 2203202816 , 2202557699",CSS-IVE-71185,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should go to S4 automatically on reaching critical battery level and does not resume on pressing power button i critical battery condition. After connecting AC source SUT should resume from S4 state.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,"Intention of the test case is to verify below requirement.

while the system is on battery power and in Sx states, if the remaining battery capacity falls below 6%, then EC FW shall not allow the system to power up or resume until AC is inserted.","CFL-PRDtoTC-Mapping,EC-BATTERY,EC-SX,EC-BAT,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-EC-SMC-EM-ManageBattery,OBC-CFL-EC-SMC-EM-ManageBattery,OBC-ICL-EC-SMC-EM-ManageBattery,OBC-TGL-EC-SMC-EM-ManageBattery,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageBattery,CML_EC_BAT,ECLITE-BAT,EC-FV,LKF_Battery,IFWI_Payload_EC,IFWI_Payload_PMC,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,ADL_N_REV0,ADL-N_REV1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
71,14013173043,Verify that battery is charged and discharged at near critical battery level,Passed,,,msalaudx,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",15,10,CSS-IVE-71567,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV",Real Battery Management,"BC-RQTBC-2824,BC-RQTBC-13985
4_335-UCIS-1965
BC-RQTBC-16768
2201759420",CSS-IVE-71567,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT does battery charging and discharging at near critical battery level,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.elkhartlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.elkhartlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Battery  should be charged and discharged at near critical battery level,"EC-BATTERY,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,UDL2.0_ATMS2.0,TGL_ERB_PO,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,CML_EC_BAT,EC-FV,LKF_Battery,IFWI_Payload_EC,IFWI_Payload_PMC,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,GLK-IFWI-SI,PSE 1.0,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,LNL_M_PSS0.8,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
72,14013173057,Verify that SUT goes to S4 automatically on reaching critical battery level (5%) and does not resume on pressing power button,Passed,,,msalaudx,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",20,16,CSS-IVE-81059,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","Power Btn/HID,Real Battery Management,S-states","BC-RQTBC-10619,BC-RQTBC-2824,BC-RQTBC-13989
BC-RQTBC-16772
2201759420",CSS-IVE-81059,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should go to S4 automatically on reaching critical battery level (5%) and does not resume on pressing power button. After connecting AC source and power button press SUT should resume from S4.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,"Intention of the test case is to verify below requirement.

while the system is on battery power and in Sx states, if the remaining battery capacity falls below 6%, then EC FW shall not allow the system to power up or resume until AC is inserted.

this requirement for EC functionality check

 ","EC-BATTERY,EC-SX,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,ECVAL-EXBAT-2018,TGL_ERB_PO,OBC-CNL-EC-SMC-EM-ManageBattery,OBC-CFL-EC-SMC-EM-ManageBattery,OBC-ICL-EC-SMC-EM-ManageBattery,OBC-TGL-EC-SMC-EM-ManageBattery,CML_EC_BAT,IFWI_Payload_EC,IFWI_Payload_PMC,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,ADL_N_REV0,ADL-N_REV1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
73,14013173090,Verify System stability on Sleep on battery and resume on  AC  brick and vice versa,Passed,,,msalaudx,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",15,8,CSS-IVE-145301,Embedded controller and Power sources,"JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Real Battery Management,S-states",2203202832,CSS-IVE-145301,"Consumer,Corporate_vPro,Slim",,raghav3x,"SUT could be sleep on battery and resume on AC brick and vice versa
 ",Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.jasperlake,bios.lunarlake,bios.raptorlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the test case is to verify if SUT can be put to S3 state while on DC mode and resume on AC brick. (AC+ DC mode),"BIOS Optimization plan,BIOS_Optimization,EC-FV,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,ADL-P_5SGC2,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,TGL_H_MASTER,ADL-M_5SGC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-P_5SGC1,RPL-P_2SDC6,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
74,14013173173,Verify system stability on performing Connected Modern Standby cycles via Lid action,Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.pmc",20,15,CSS-IVE-145403,Power Management,"JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_L4X_PreAlpha","MoS (Modern Standby),Virtual Lid","CMS cycling
JSLP : BC-RQTBC-16710 , 1607196202
MTL : 16011327273",CSS-IVE-145403,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,"System should stable on performing CMS cycles via Lid action

 ",Client-BIOS,1-showstopper,"bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,"Intention of the testcase is to verify system stability on performing Connected Modern Standby cycles via Lid action

 

System should be stable post cycling

 

Testcase verifies system stability post 10 cycles.

 ","BIOS_Optimization,MTL_PSS_1.0,LNL_M_PSS1.0,EC-FV,UTR_SYNC,ADL-P_5SGC1,ADL-M_5SGC1,ADL_M_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,RPL_S_MASTER,RPL-P_5SGC1,RPL-S_5SGC1,MTL_PSS_CMS,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,MTLSDC3,MTLSDC2,ARL_S_PSS1.0,MTLSGC1",Medium,L2 Mandatory-BAT
75,14013173200,"Verify CPU turbo boost functionality  pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.pmc",18,8,CSS-IVE-145415,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,S-states,Turbo",JSLP : 1607196257,CSS-IVE-145415,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,"CPU turbo boost should be functional post S4,S5,warm and cold reboot cycle",Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the testcase is to verify CPU turbo boost functionality post S4,S5,warm and cold reboot cycle","BIOS_Optimization,MCU_NO_HARM,UTR_SYNC,LNL_M_PSS0.8,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-P_5SGC1,RPL-P_2SDC3,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_4SDC2,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL_N_REV0,ADL-N_REV1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7,RPL-S_2SDC8,RPL-Px_5SGC1,MTLSGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_IAC_DMU,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,MTLSGC1,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6",Low,L2 Mandatory-BAT
76,14013173287,[FSP] Verify FSP BIOS Boot Flow,Passed,,,sbabyshx,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,bios.platform,fw.ifwi.bios",8,4,CSS-IVE-78905,Industry Specs and Open source initiatives,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS7_SR20_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha",FSP,"BC-RQTBC-9531
JSLP: 2203201776",CSS-IVE-78905,"Consumer,Corporate_vPro,Slim",,vhebbarx," 

Boot flow should follow  FSPMemoryInit, TemRamExit, FSPSiliconInit, FSPNotify.",Client-BIOS,3-medium,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na," 

Bios boot flow should be as per the FSP boot flow spec V 2.0

FSP shall contain the listed APIs in respected firmware volumes (FV)


1..      MemoryInit API
2.      TempRamExit API
3.      SiliconInit API
4.      NotifyPhase (both Phase 1 and Phase2)

 ","LKF_PO_Phase1,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P1,TGL_NEW_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P1,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,WCOS_BIOS_EFI_ONLY_TCS,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,TGL_H_QRC_NA,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,IFWI_Payload_BIOS,ADL-S_Delta1,ADL-S_Delta2,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC_BAT,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_IFWI_PSS_EXTENDED,ADL_N_IFWI,IFWI_FOC_BAT,MTL_Test_Suite,IFWI_TEST_SUITE,RKL_S_PO_Phase1_IFWI,IFWI_COMMON_UNIFIED,TGL_H_MASTER,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-S-3SDC2,RPL-S_2SDC7LNL_M_PSS0.5,LNL_M_PSS0.8,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,RPL_Px_PO_P1,ADL_SBGA_3DC4,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P1,MTL_P_Sanity,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P1,LNL-M_Pre-Si_In_Production,RPL-SBGA_5SC,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,MTL_M_P_PV_POR, MTLSGC1, MTLSDC3, MTLSDC5,RPL_P_Q0_DC2_PO_P1, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, LNLM5SGC, LNLM3SDC2,ARL_S_IFWI_0.8PSS, MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_4SC, RPL-SBGA_3SC, RPL-Px_4SP2, RPL-Px_2SDC1, RPL-P_4SDC1, RPL-P_2SDC4, RPL-P_2SDC6, RPL-P_5SGC1, RPL-P_3SDC2, RPL-P_2SDC3, RPL-P_2SDC5, RPL_Hx-R-GC, RPL_Hx-R-DC1,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
77,14013174283,Verify FHD USB camera is functioning properly for capturing images & video,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",15,12,CSS-IVE-86896,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","USB2.0,USB3.0,USB-Camera","Created based on POR\LZ doc , request from Architect
IceLake-UCIS-1115(UCIS Rev2.4/2.6)
TGL HSD ES ID:220195255
ADL: 2203203077",CSS-IVE-86896,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure that front Camera functionality of capturing of video\photo files work properly without any issue.,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.geminilake,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.geminilake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake","bios.alderlake,bios.arrowlake,bios.geminilake,bios.jasperlake,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.geminilake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Check FHD Camera device functionality.,"GLK-FW-PO,GLK-IFWI-SI,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P3,RKL_POE,RKL_CML_S_TGPH_PO_P3,WCOS_BIOS_WHCP_REQ,LKF_WCOS_BIOS_BAT_NEW,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,IFWI_Payload_Platform,ADL-S_Delta1,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC_BAT,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC2,ADL_N_MASTER,ADL_N_3SDC1,ADL_N_2SDC3,MTL_Test_Suite,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,TGL_H_MASTER,RPL-S_ 5SGC1,RPL-S_4SDC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,RPL_S_PO_P3,ADL-P_2SDC5,ADL-P_3SDC5,ADL_N_PO_Phase3,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL_Px_PO_P3,MTL-M_5SGC1,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_IUNIT,MTL-P_4SDC2,RPL_P_PO_P3,MTLSGC1,RPL_P_Q0_DC2_PO_P3,RPL-SBGA_5SC,RPL-S_5SGC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
78,14013174630,Verification of resolution for 8K display panel in Post OS,Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",5,5,CSS-IVE-100091,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,MTL_S_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",Display Panels,"BC-RQTBC-14500
BC-RQTBCTL-558
RKL: 2203203070
JSLP: 2203203070
MTL: 16011187452",CSS-IVE-100091,"Consumer,Corporate_vPro",windows.cobalt.client,pke,"Test Pass, if 8K resolution(7680x4320) observed at OS",Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.birchstream_diamondrapids,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake","bios.alderlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,To verify 8K resolution in Post OS,"ICL_BAT_NEW,ICL-ArchReview-PostSi,ICL_RFR,TGL_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-ICL-GPU-DDI-Display-DP,OBC-TGL-GPU-DDI-Display-DP,COMMON_QRC_BAT,TGL_H_QRC_NA,IFWI_Payload_Platform,ADL-S_Delta1,ADL-S_Delta3,UTR_SYNC,MTL_P_MASTER,RPL_S_MASRTER,ADL-S_ 5SGC_1DPC,ADL-S_4SDC2,MTL_Test_Suite,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,TGL_H_MASTER,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL_S_BackwardComp,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,LNL_M_PSS1.1, MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
79,14013174768,Verify Audio Play back on USB-Headset post S3 cycle,Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc,fw.ifwi.pmc",10,5,CSS-IVE-114636,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,S-states,USB2.0,USB3.0,USB3.1","TGL HSD ES ID 220194372
TGL HSD ES ID 220195234
ADL: 1408256996",CSS-IVE-114636,"Consumer,Corporate_vPro",,pke,Ensure that the audio file plays in headphones without any issue pre and post cycle,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake","bios.alderlake,bios.arrowlake,bios.cometlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.cometlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Validate Audio Play back with on USB headset Android OS Steps: Steps:Step 1 Open the musicplayerStep 2 Select one audio file and play itStep 3 Stop the musicStep 4 Close the applicationStep 5 Perform a S0i3 cycleStep 6 Repeat steps 1 to 4 post cycle Expected results:Able to hear music in the earpieces of the headset or with speakers connected to DUT pre and post cycle,"TGL_PSS0.8P,UDL2.0_ATMS2.0,TGL_VP_NA,OBC-TGL-PCH-AVS-Audio-HDA_Headphone,IFWI_Payload_Platform,MTL_PSS_1.0,ARL_S_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-M_21H2,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,TGL_H_MASTER,ADL-P_5SGC2,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_SIMICS_BLOCK,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,MTL_PSS_1.0,ARL_S_PSS1.0_BLOCK,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_4SDC1,IFWI_COMMON_UNIFIED,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,MTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_PMC,RPL_Px_PO_New_P3,MTLSGC1,MTLSDC3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1,MTLSDC5,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
80,14013175465,"Verify display in eDP panel in BIOS Setup ,EFI and OS",Passed,,,vchenthx,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",10,6,CSS-IVE-145249,"Display, Graphics, Video and Audio","JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,Pre-OS display,UEFI",ADL: 2202557316,CSS-IVE-145249,"Consumer,Corporate_vPro",windows.cobalt.client,pke,eDP display should be work fine without any issues,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,This test is to Verify display in eDP panel in BIOS Setup/EFI and OS,"BIOS_Optimization,MTL_PSS_0.5,ARL_S_PSS0.5,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,MTL_Test_Suite,MTL_IFWI_PSS_EXTENDED,IFWI_FOC_BAT,RPL_PSS_BASEAutomation_Inproduction,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,MTL_SIMICS_IN_EXECUTION_TEST,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_Sanity,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL_S_BackwardComp,RPL_S_IFWI_PO_Phase2,RPL_S_PO_P2,ADL_N_REV0,ADL-N_REV1,RPL-SBGA_5SC,RPL-SBGA_3SC1,ERB,RPL-P_3SDC3,RPL-P_PNP_GC,RPL_Px_PO_P2,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P2,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,ARL_Px_IFWI_CI
,RPL_P_PO_P2,MTL-P_IFWI_PO,MTLSDC1,MTLSDC2,MTLSDC4,RPL_P_Q0_DC2_PO_P2,ARL_S_IFWI_1.1PSS,MTLSDC1,RPL-Px_4SP2,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
81,14013175486,"Verify video playback in OS  pre and post S4, S5, warm and cold reboot cycles",Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios,fw.ifwi.pmc",12,10,CSS-IVE-145260,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_Simics_PSS1.05,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,G3-State,S-states",ADL: 2202557316,CSS-IVE-145260,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Video playback should be consistent with various pre and post power cycles,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to verify video playback in OS post various power cycles,"BIOS_Optimization,COMMON_QRC_BAT,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,MTL_PSS_0.5,RPL_S_PSS_BASE,ADL-M_21H2,UTR_SYNC,MTL_HFPGA_Audio,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,MTL_PSS_1.1,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7,QRC_BAT_Customized,MTL_P_MASTER,MTL_M_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_PSS_0.8,MTL_S_IFWI_PSS_0.8,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,RPL_S_PO_P3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL_P_PSS_BIOS,RPL-P_3SDC3,RPL-P_PNP_GC,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_BIOS,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,LNL_M_PSS1.1,RPL_P_PO_P3,RPL-Px_4SP2,RPL-Px_2SDC1,MTL_M_P_PV_POR,MTL-P_IFWI_PO,MTLSDC1,MTLSDC2,MTLSDC3,RPL_P_Q0_DC2_PO_P3,ARL_S_IFWI_0.8PSS,MTLSGC1,MTLSDC5,ARL_FT_BLK,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_QRC",Low,L2 Mandatory-BAT
82,14013175857,Verify disable/enable ISH Controller option in BIOS,Passed,,,sumith2x,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.ish",4,2,CSS-IVE-65810,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS5_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-10139
BC-RQTBC-9887
TGL Requirement coverage: 1209756376 
RKL:2203201744
ADL:2203201744
MTL_PSS:16011187655,16011327143, 1408878467",CSS-IVE-65810,"Consumer,Corporate_vPro",,sumith2x,ISH controller should able to set enable /disable option without hang,Client-BIOS,4-low,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"Sensor Viewer,iTestSuite",Intention of the  test case is to verify ISH Controller BIOS options,"BIOS_Optimization,MTL_PSS_1.0,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-M_21H2,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-P_SODIMM_DDR5_NA,ADL-S_4SDC2,ADL_N_MASTER,COMMON_QRC_BAT,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,MTL_S_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_3SDC1,MTL_PSS_0.8_NEW,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_2SDC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_IFWI_PSS_1.0,RPL-P_5SGC1,RPL-P_5SGC2,ADL-N_REV1,RPL_S_PO_P2,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL_SBGA_5GC,ARL_S_MASTER,ARL_PX_MASTER,RPL-P_4SDC1,RPL-P_3SDC2,ADL-M_2SDC2,MTL_M_P_PV_POR,RPL_Px_PO_P2,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,LNL_M_PSS1.0,RPL_SBGA_PO_P2,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_ISH,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL_P_PO_P2,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1c,RPL-P_5SGC,RPL-P_4SDC1,RPL_P_PO_P2,RPL_P_Q0_DC2_PO_P2,ARL_Px_IFWI_CI
RPL_P_PO_P2,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_1.0PSS,MTLSDC2,ARL_S_PSS1.0,ARL_S_QRC",Low,L2 Mandatory-BAT
83,14013176457,Verify Embedded-keyboard functionality in pre and post OS,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",10,5,CSS-IVE-93289,Flex I/O and Internal Buses,"ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Embedded keyboard,Scan Matrix","IceLake-UCIS-1438
1405574531
220194398
220195272",CSS-IVE-93289,"Consumer,Corporate_vPro",,raghav3x,"Embedded-keyboard should work in Bios, EFI shell and OS  without any other system issues",Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the test case is to verify embedded keyboard functionality in Bios, EFI shell and OS","ICL-FW-PSS0.3,ICL-FW-PSS0.5,ICL_PSS_BAT_NEW,ICL_BAT_NEW,TGL_PSS0.8C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,ICL_RVPC_NA,OBC-ICL-EC-eSPI-IO-ScanMatrix,OBC-TGL-EC-eSPI-IO-ScanMatrix,TGL_PSS_IN_PRODUCTION,TGL_BIOS_PO_P3,TGL_IFWI_PO_P1,TGL_NEW_BAT,TGL_IFWI_FOC_BLUE,TGL_U_EX_BAT,COMMON_QRC_BAT,MTL_PSS_0.5,IFWI_Payload_BIOS,IFWI_Payload_PCHC,ADL-P_QRC_BAT,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ERB,GLK-IFWI-SI,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,TGL_H_MASTER,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL-SBGA_5SC,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
84,14013176475,Verify that BIOS detects and initializes SSDs/SATA drives attached to PCIe x4 port,Passed,,,anaray5x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",20,10,CSS-IVE-93996,Internal and External Storage,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",SATA Gen3 Direct AHCI,"Added for the Architect request on All available ports training
BC-RQTBC-14253
ADL: 1409796922",CSS-IVE-93996,"Consumer,Corporate_vPro",,anaray5x,"Pass Criteria: System will allow tester to access PCIe SATA card via Device manager and EFI shell,",Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na, BIOS should detect and initializes SSDs/SATA drives attached to PCIe x4 port,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,ICL_RVPC_NA,OBC-CNL-AIC-PCIe-IO-storage_SATA,OBC-CFL-AIC-PCIe-IO-storage_SATA,OBC-ICL-AIC-PCIe-IO-storage_SATA,OBC-TGL-AIC-PCIe-IO-storage_SATA,TGL_BIOS_PO_P1,TGL_IFWI_PO_P1,ADL-S_TGP-H_PO_Phase1,COMMON_QRC_BAT,BIOS_BAT_QRC,IFWI_Payload_BIOS,IFWI_Payload_PCHC,ADL-S_Delta1,UTR_SYNC,RPL_S_MASTER, RPL_S_BackwardComp,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_3SDC1,ADL_N_2SDC3,IFWI_FOC_BAT,IFWI_FOC_BAT_EXT,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,MTL_S_MASTER,RPL-P_3SDC2,,RPL_P_MASTER,RPL_S_IFWI_PO_Phase3,RPL-S_2SDC1,RPL-S_2SDC3,MTL_IFWI_FV,MTL_IFWI_IAC_PCHC,RPL_SBGA_IFWI_PO_Phase3,RPL-SBGA_5SC,MTL_IFWI_CBV_PCHC,MTL_IFWI_CBV_BIOS,MTL-P_2SDC5 ,MTL-P_2SDC6,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSDC3MTL_P_QRC_NA,MTL_P_QRC_NA",Low,L2 Mandatory-BAT
85,14013176664,Verify SUT support Debug Trace log capture via TAP over JTAG (Route traces to PTI),Passed,,,chassanx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.others,fw.ifwi.pchc",40,35,CSS-IVE-99696,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","debug interfaces,NPK","CNL-UCIS-4655
BC-RQTBC-15182
BC-RQTBC-13206
IceLake-UCIS-2734
BC-RQTBCLF-87
 LKF PSS UCIS Coverage: IceLake-UCIS-2728, IceLake-UCIS-2729, IceLake-UCIS-2745 
 LKF PRD Coverage: BC-RQTBCLF-427, BC-RQTBCLF-311, BC-RQTBCLF-424
BC-RQTBC-3189
TGL PRD: BC-RQTBCTL-1418,BC-RQTBCTL-692,BC-RQTBC-15954
TGL UCIS:1405566792,1405566981, 1405566939,1405566945
LKF UCIS:4_335-UCIS-2091,4_335-UCIS-2088,4_335-UCIS-1578,4_335-UCIS-2090
JSLP PRD:BC-RQTBC-16163,BC-RQTBC-16840
RKL:2203201798
JSLP:2203201841, 2203201867,1607196315,1305899479
ADL: 1305899502,1305899498,1305899476,1305899479,1305899487,1305899478,1305899513
ADL:2203201798
2203201841

MTL: 16011187555 16011327322,16011327367",CSS-IVE-99696,"Consumer,Corporate_vPro,Slim",,chassanx,Able to view CPU and PCH device list using ITP XDP/Lauterbach via TAP over JTAG and able to capture system traces without any issue,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,This Test case to check for Debug Trace log capture via TAP over JTAG,"EC-FV,EC-GPIO,UDL2.0_ATMS2.0,LKF_PO_Phase1,LKF_PO_New_P1,TGL_ERB_PO,OBC-CNL-CPU-NPK-Debug-JTAG,OBC-CFL-CPU-NPK-Debug-JTAG,OBC-ICL-CPU-NPK-Debug-JTAG,OBC-LKF-CPU-NPK-Debug-JTAG,OBC-TGL-CPU-NPK-Debug-JTAG,TGL_BIOS_PO_P3,LKF_B0_Power_ON,RKL_POE,ADL-S_TGP-H_PO_Phase3,COMMON_QRC_BAT,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC_BAT,MTL_PSS_0.8,,MTL_PSS_1.0,LNL_M_PSS1.0,MTL_PSS_1.1,ADL-M_21H2,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_S_BackwardCompc,ADL-S_4SDC1,ADL_N_MASTER,MTL_S_MASTER,MTL_M_MASTER,MTL_P_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,MTL_TEMP,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_PSS_0.8,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL_N_REV0,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_IFWI_PO_Phase1,RPL_S_PO_P2,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,NA_4_FHF,MTL_S_BIOS_Emulation,RPL_Px_PO_P2,LNL_M_PSS1.1,RPL_SBGA_PO_P2,RPL_SBGA_IFWI_PO_Phase1,MTL_IFWI_CBV_BIOS,RPL_P_PO_P2,RPL_P_Q0_DC2_PO_P2,ARL_S_PSS1.0MTL_P_QRC_NA,MTL_P_QRC_NA,ARL_S_QRC",High,L2 Mandatory-BAT
86,14013176673,Verify SUT support Debug Trace log capture - Route traces to BSSB in low power mode,Passed,,,chassanx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.others,fw.ifwi.pchc",50,35,CSS-IVE-99698,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","debug interfaces,NPK,S-states,TBT_PD_EC_NA","BC-RQTBC-9452,BC-RQTBC-12460
BC-RQTBC-13098
BC-RQTBC-10263
BC-RQTBC-13817
BC-RQTBC-15239
BC-RQTBC-14148
BC-RQTBC-13415
BC-RQTBC-12369
BC-RQTBC-15177
BC-RQTBC-15182
BC-RQTBC-13206
IceLake-UCIS-2745
 LKF PSS UCIS Coverage: IceLake-UCIS-2728, IceLake-UCIS-2729, IceLake-UCIS-2745, IceLake-UCIS-2733
Tiger Lake: 29-FR-7355
TGL BIOS FR,UCIS:220194345
220194345
220195197
1909114546
1909114544
LKF UCIS:4_335-UCIS-2086,4_335-UCIS-2925
TGL PRD:BC-RQTBCTL-812,22010710570
TGL UCIS:1405566939,1909114546,220194345,22010710570, 1508011804
LKF FR:4_335-FR-17299,LKF UCIS:4_335-UCIS-2091,4_335-UCIS-1578
LKF UCIS: 4_335-UCIS-2086 CML:BC-RQTBC-13084
RKL: 2203201721,2203201841,2203202765
JSLP:2203201721 1607196313 2203202765 2203201841
ADL:1305899504,2203202765
RKL:2203201679
ADL:2203201798
2203201841
MTL:16011327298",CSS-IVE-99698,"Consumer,Corporate_vPro,Slim",,chassanx," 

Route traces through BSSB should be successfully establish over usb port and connection should be established after resume from Sx states without any issue

 ",Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,This Test Cases is to verify SUT support Debug Trace log capture - Route traces to BSSB in low power mode,"EC-FV,EC-TYPEC,EC-GPIO,LKF_TI_GATING,TGL_NEW,UDL2.0_ATMS2.0,EC-PD-NA,OBC-CNL-CPU-NPK-Debug-BSSB,OBC-CFL-CPU-NPK-Debug-BSSB,OBC-ICL-CPU-NPK-Debug-BSSB,OBC-LKF-CPU-NPK-Debug-BSSB,OBC-TGL-CPU-NPK-Debug-BSSB,ADL-S_TGP-H_PO_Phase3,COMMON_QRC_BAT,ADL-S_Delta1,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC_BAT,LNL_M_PSS1.0,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL_N_REV0,ADL-N_QRC_BAT,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,NA_4_FHF,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOSMTL_P_QRC_NA,MTL_P_QRC_NA",High,L2 Mandatory-BAT
87,14013176711,"BIOS should be able to change, append and remove devices from the boot order",Passed,,,girishax,"common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",8,5,CSS-IVE-85705,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-8443
BC-RQTBCLF-488
BC-RQTBCTL-797
RKL:BC-RQTBCTL-2615,BC-RQTBCTL-797
BC-RQTBC-16270
JSLP:2203202748,2203202674
ADL Requirement ID: 2203202748,,2203202674,2203201437,",CSS-IVE-85705,"Consumer,Corporate_vPro,Slim",,chassanx,"The BIOS should have ability to change,append and remove devices from the boot order, as they are connected / removed, accordingly.",Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,"The BIOS should be able to change,append and remove devices from the boot order.","BIOS_BAT_QRC,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-InternalBus-FlexIO-BIOSsettings,OBC-CFL-PCH-InternalBus-FlexIO-BIOSsettings,TGL_BIOS_PO_P3,TGL_H_PSS_BIOS_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P1,ADL_S_Dryrun_Done,CML-H_ADP-S_PO_Phase1,RKL_S_CMPH_POE_Sanity,RKL_S_TGPH_POE,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,ADL-S_Delta2,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC,ADL-P_QRC_BAT,MTL_VS0,MTL_TRY_RUN,RPL_S_PSS_BASE,MTL_PSS_0.5,ADL-M_21H2,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,ADL_M_PO_Phase1Automation_Inproduction,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,MTL_HFPGA_SOC_S,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_S_MASTER,MTL_P_MASTER,MTL_M_MASTER,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase1,ADL-N_QRC_BAT,MTL_S_Sanity,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,NA_4_FHF,RPL_P_PSS_BIOSLNL_M_PSS0.5,LNL_M_PSS0.8,MTL_S_BIOS_Emulation,RPL_Px_PO_P1,RPL_Px_QRC,MTL_IFWI_IAC_BIOS,RPL_SBGA_PO_P1,MTL IFWI_Payload_Platform-Val,JSL_QRC_BAT,RPL_P_PO_P1,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,RPL_P_QRC,RPL_P_Q0_DC2_PO_P1,MTLSGC1,MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,TGL_BIOS_IPU_QRC_BAT",Low,L1 DailyCI-Basic-Sanity
88,14013177940,Verify Audio DRM playback over 3.5mm-Jack-Headsets (via HD-A),Passed,,,vchenthx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios",5,4,CSS-IVE-132948,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_Simics_PSS1.05,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs","ADL FR: 1604590047
MTL FR: 16011326992, 16011326958",CSS-IVE-132948,"Consumer,Corporate_vPro",windows.cobalt.client,pke,"Ensure that the audio file plays over headphones without any issueAudio should be played without any issues like glitches, hang, or any other audio related issues",Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Validate Audio DRM (Digital Rights Management) Play back with 3mm Jack headset. Apple i-tunes have the DRM support. ,"COMMON_QRC_BAT,MTL_PSS_1.0,MTL_PSS_1.1,UTR_SYNC,LNLM4SDC1,LNLM3SDC4,MTLSGC1,MTLSDC1,Automation_Inproduction,MTL_HFPGA_Audio,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC2,MTL_Test_Suite,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_2SDC1,RPL-Px_5SGC1,MTL_S_PSS_0.8,MTL_S_IFWI_PSS_0.8,RPL_S_PO_P3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,ADL-P_4SDC1,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC5,ADL-P_3SDC_5SUT,ADL-M_3SDC2,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC,ADL_N_2SDC2,ADL_N_2SDC3,ADL-N_DT_Regulatory,ADL-N_Mobile_Regulatory,RPL-P_5SGC1,RPL-P_PNP_GC,LNL_M_PSS1.1,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_3SDC3,RPL_SBGA_PO_P3,MTL_IFWI_CBV_ACE FW,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_3SDC4,LNL_M_PSS1.0,RPL_P_PO_P3,RPL-S_2SDC8,RPL-Px_2SDC1,MTL-P_IFWI_PO,MTL_P_Sanity,ARL_S_IFWI_0.8PSS,ARL_FT_BLK,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
89,14013177989,"Verify Two NVMe-SSD""s detection in Bios when connected to M.2 Gen4 slots from CPU & PCH.",Passed,,,anaray5x,"emulation.ip,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",15,15,CSS-IVE-133059,Internal and External Storage,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_Simics_PSS1.05,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1","M.2 PCIe Gen4,PCIe-Gen4","ADL: 1406986700
MTL: 1406986700",CSS-IVE-133059,"Consumer,Corporate_vPro,Slim",,anaray5x,NVMe connected on the M.2 Gen4 slots from CPU & PCH should be detected.,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,verify the NVMe detection on M.2 CPU & PCH  PCIe Gen4 slots in BIOS ,"ADL_S_Dryrun_Done,COMMON_QRC_BAT,BIOS_BAT_QRC,ADL_S_CPU and PCH,MTL_PSS_1.0,UTR_SYNC,RPL_S_MASTER,ADL-P_SODIMM_DDR5_NA,RPL_S_BackwardComp,ADL-S_4SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_4SDC2,MTL_P_MASTER,MTL_M_MASTER,ADL-P_2SDC5,MTL_PCIE_NEW_FEATURE_TEST,MTL_SIMICS_IN_EXECUTION_TEST,RPL-P_5SGC1,RPL-P_3SDC2,MTL_VS_1.0,RPL_P_MASTER,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_5SC,ERB,RPL-S_3SDC1,ADL-M_3SDC2,RPL-P_3SDC3,MTL_M_P_PV_POR,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,RPL-Px_5SGC1,RPL-Px_4SDC1,LNL_M_PSS1.0,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_SPHY,MTL_IFWI_CBV_PCHC,MTL_IFWI_CBV_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-P_5SGC1, MTL-P_4SDC1 ,MTL-P_4SDC2 ,MTL-P_3SDC3 ,MTL-P_3SDC4,RPL_P_PO_P3,RPL-Px_4SP2, RPL-Px_2SDC1,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-SBGA_3SC-2,MTLSGC1,MTLSDC1,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,ARL_S_PSS1.0,ARL_S_QRC",Medium,L2 Mandatory-BAT
90,14013177993,"Verify SX cycles with NVMe SSD""s connected to M.2 Gen4 slots from CPU & PCH.",Passed,,,anaray5x,"emulation.ip,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc,fw.ifwi.pmc",40,35,CSS-IVE-133060,Internal and External Storage,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_Simics_PSS1.05,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1",M.2 PCIe Gen4,"ADL: 1406986700, 16010767776
MTL: 1406986700",CSS-IVE-133060,"Consumer,Corporate_vPro,Slim",,anaray5x,SUT should be stable across SX cycles with M.2 NVMe-SSD connected over Gen4 M.2 slot,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,Verify basic functionalities of NVMe connected over M.2 Gen4 slots from CPU & PCH.,"ADL_S_Dryrun_Done,ADL_S_CPU and PCH,MTL_PSS_1.0,UTR_SYNC,LNL_M_PSS0.8,RPL_S_MASTER,ADL-P_SODIMM_DDR5_NA,RPL_S_BackwardComp,ADL-S_4SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,RPL-S_4SDC2,ADL-P_2SDC5,ADL_N_REV0,RPL-P_5SGC1,RPL-P_3SDC2,RPL_P_MASTER,RPL_S_IFWI_PO_Phase3,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-S_3SDC1,RPL-P_3SDC3,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,RPL-Px_5SGC1,RPL-Px_4SDC1,LNL_M_PSS1.0,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_SPHY,MTL_IFWI_CBV_PCHC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,RPL_P_PO_P3,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,MTL_M_P_PV_POR,RPL-SBGA_3SC-2,MTLSGC1,MTLSDC1,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P3,ARL_S_IFWI_PSS,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,ARL_S_IFWI_0.8PSS,ARL_S_PSS1.0,ARL_S_PSS0.8",High,L2 Mandatory-BAT
91,14013179092,"Verify WWAN functionality  pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc,fw.ifwi.pmc",30,25,CSS-IVE-145049,Networking and Connectivity,"AMLR_Y42_PV_RS6,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,S-states,WWAN",",
ADL:1609618344,2203202914,1507702197",CSS-IVE-145049,"Consumer,Corporate_vPro,Slim",,vhebbarx,"WWAN module should be functional without any issue pre and post S4 , S5 , warm and cold reboot cycles",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.raptorlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,High,L1 DailyCI-Basic-Sanity,,,Functional,na,"This test is to verify WWAN functional test pre and post S4 , S5 , warm and cold reboot cycles","BIOS_Optimization,COMMON_QRC_BAT,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC_BAT,UTR_SYNC,Automation_Inproduction,ADL-P_SODIMM_DDR5_NA,MTL_M_MASTER,MTL_P_MASTER,ADL_N_MASTER,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_1.0,ADL-P_5SGC1,ADL-M_5SGC1,ADL-M_4SDC1,ADL_N_REV0,ADL_N_PO_Phase3,MTL_SIMICS_BLOCK,ADL-N_REV1,RPL_P_MASTER,1,RPL-Px_4SDC1,ADL-M_2SDC1,RPL-P_5SGC1,ADL_SBGA_3DC1,RPL-P_2SDC4,RPL-P_PNP_GC,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_QAC,MTL_IFWI_CBV_PMC,RPL-SBGA_5SC,MTL IFWI_Payload_Platform-Val,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,RPL-Px_2SDC1,LNLM5SGC,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,IPU23.1_BIOS_change, RPL_Hx-R-GC",High,L1 DailyCI-Basic-Sanity
92,14013179100,"Verify WWAN enumeration in OS pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc,fw.ifwi.pmc",30,25,CSS-IVE-145048,Networking and Connectivity,"AMLR_Y42_PV_RS6,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,S-states,WWAN","ADL : 2203202914,1507702197",CSS-IVE-145048,"Consumer,Corporate_vPro,Slim",,vhebbarx,"WWAN module should get detected in device manager pre and post S4 , S5 , warm and cold reboot cycles",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,High,L2 Mandatory-BAT,,,Functional,na,"This testcase is to check WWAN module enumeration in device manager  pre and post S4 , S5 , warm and cold reboot cycles","BIOS_Optimization,COMMON_QRC_BAT,ADL-P_QRC_BAT,UTR_SYNC,ADL-P_SODIMM_DDR5_NA,MTL_M_MASTER,MTL_P_MASTER,ADL_N_MASTER,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,ADL-P_5SGC1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_4SDC1,ADL_N_REV0,ADL-N_REV1,RPL_P_MASTER,1,RPL-Px_4SDC1,ADL-M_2SDC1,RPL-P_5SGC1,ADL_SBGA_3DC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_QAC,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,RPL-Px_2SDC1,RPL-P_2SDC4,LNLM5SGC,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4, RPL-SBGA_5SC, RPL_Hx-R-GC",High,L2 Mandatory-BAT
93,14013179118,"Verify CNVi WLAN Enumeration in OS pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc,fw.ifwi.pmc",25,20,CSS-IVE-145036,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,ADL-S_Simics_PSS1.05,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha","CNVi,G3-State,S-states,WiFi","JSL PRD Coverage: BC-RQTBC-16460 BC-RQTBC-16464
RKL: 2203202994
JSLP: 2203202994,2203203063
ADL: 2202557898
MTL:16011187507,16011327085",CSS-IVE-145036,"Consumer,Corporate_vPro,Slim",,vhebbarx,"CNVi WiFi should be enumerated successfully in OS OS pre and post S4 , S5 , warm and cold reboot cycles",Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,"This Test case is to validate CNVi WLAN Enumeration in OS pre and post S4 , S5 , warm and cold reboot cycles ","BIOS_Optimization,MTL_PSS_0.8,ADL-S_ADP-S_DDR4_2DPC_PO_Phase2,ADL-P_ADP-LP_DDR4_PO Suite_Phase2,PO_Phase_2,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase2,ADL-P_ADP-LP_DDR5_PO Suite_Phase2,ADL-P_ADP-LP_LP4x_PO Suite_Phase2,UTR_SYNC,LNL_M_PSS0.8,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,,,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P3,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1,MTL_SIMICS_IN_EXECUTION_TESTRPL-Px_5SGC1,,MTL_S_Sanity,ADL_N_REV0,ADL-N_REV1,NA_4_FHF,RPL_P_MASTER,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,MTL_S_PSS_0.5,,RPL-S_3SDC1,, ,, RPL-S_2SDC2, RPL-S_2SDC3,  ,RPL-S_4SDC2,, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1, , , RPL-P_3SDC2, RPL-P_5SGC1, ,  , RPL-S_2SDC7, ADL_SBGA_3DC3,RPL_Px_PO_P3, RPL-P_2SDC4, RPL-P_4SDC1, RPL-P_PNP_GC, ADL_SBGA_3DC4,ADL-S_Post-Si_In_Production, MTL-M_5SGC1, MTL-M_4SDC1, MTL-M_4SDC2, MTL-M_2SDC4, MTL-M_2SDC5, MTL-M_2SDC6,RPL_SBGA_PO_P3,MTL_IFWI_CBV_PMC, RPL-SBGA_5SC,RPL-SBGA_3SC, RPL-SBGA_2SC1, RPL-SBGA_2SC2,MTL IFWI_Payload_Platform-Val, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_2SDC5, MTL-P_2SDC6,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production, RPL-S_2SDC8,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,RPL-SBGA_3SC-2,MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5,RPL_P_Q0_DC2_PO_P3, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Medium,L1 DailyCI-Basic-Sanity
94,14013179142,Verify Audio Play back on USB-Headset pre and post S4 and S5 cycle,Passed,,,vchenthx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.pmc",15,5,CSS-IVE-145188,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,S-states,USB2.0,USB3.0,USB3.1",ADL: 1408256996,CSS-IVE-145188,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure that the audio file plays in headphones without any issue pre and post Sx cycles,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Audio playback should play without issues with USB Headset even after doing low power states like S4 and S5,"BIOS_Optimization,EC-FV,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ECVAL-DT-FV,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-M_21H2,UTR_SYNC,MTL_HFPGA_Audio,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,MTL_IFWI_PSS_EXTENDED,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P3,ADL-M_5SGC1,ADL_N_PO_Phase3,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_SIMICS_BLOCK,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,MTL_PSS_1.0,ARL_S_PSS1.0_BLOCK,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL_Px_PO_P3,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_PMC,RPL_P_PO_P3,MTL_M_P_PV_POR,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
95,14013179168,"Verify HD Display Audio (Intel Display Audio) enumeration pre and post S4, S5, warm and cold reboot cycles",Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.pmc",15,12,CSS-IVE-145258,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,G3-State,S-states",JSL+: 2202557339,CSS-IVE-145258,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Intel HD Audio should get enumerated properly pre and post power cycles,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.jasperlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,"This test is to verify Intel HD Audio enumeration with various power cycles

 ","BIOS_Optimization,ADL-S_ADP-S_DDR4_2DPC_PO_Phase2,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL-P_ADP-LP_DDR4_PO Suite_Phase2,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,PO_Phase_2,ADL-P_ADP-LP_LP5_PO Suite_Phase2,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase2,ADL-P_ADP-LP_LP4x_PO Suite_Phase2,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,UTR_SYNC,LNLM4SDC1,LNLM3SDC4,MTL_HFPGA_Audio,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_4SDC2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,MTL_IFIW_PSS_EXTENDED,IFWI_FOC_BAT,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P3,ADL-M_5SGC1,ADL_N_REV0,ADL_N_PO_Phase2,ADL_N_PO_Phase3,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,ADL-N_REV1,RPL_S_IFWI_PO_Phase3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-S_2SDC7,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_3SDC3,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTLSDC3,MTLSDC5,MTLSDC6
MTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_PMC,MTL-P_5SGC1,MTL-P_3SDC4,RPL_P_PO_P3,RPL-Px_2SDC1,RPL_P_Q0_DC2_PO_P3,MTLSGC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
96,14013179171,"Verify volume Up & Down buttons function test in OS pre and post S4, S5, warm and cold reboot cycles",Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",20,15,CSS-IVE-145261,Embedded controller and Power sources,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,GPIO,S-states","BC-RQTBC-9770
BC-RQTBCTL-1377
MTL: 16011326953, 16011187502",CSS-IVE-145261,"Consumer,Corporate_vPro",windows.cobalt.client,chassanx,Ensure volume  up & Down button work without issue pre and post Power cycles,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,"This test is to verify Volume Up & Down buttons function test with various, pre and post power cycles","BIOS_Optimization,COMMON_QRC_BAT,EC-FV2,MTL_PSS_1.0,ECVAL-DT-FV,ADL-P_QRC_BAT,MTL_PSS_0.8,MTL_VS0,UTR_SYNC,MTL_HFPGA_Audio,MTL_PSS_0.8_Block,MTL_P_MASTER,MTL_M_MASTER,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL_S_NA,ADL-P_5SGC1,ADL-P_5SGC2,ADL-S_5SGC1(S-03),ADL-S_4SDC1,ADL-S_3SDC1,ADL-P_3SGCS,ADL-P_3SAEP,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-N_QRC_BAT,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,ADL_N_REV0,ADL-N_REV1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,LNL_M_PSS1.1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_EC,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,LNL_M_PSS0.8,LNL_M_PSS1.0,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,MTL_M_P_PV_POR,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC5,MTLSDC6,ARL_S_IFWI_PSS,ARL_S_IFWI_0.8PSS",Medium,L2 Mandatory-BAT
97,14013179174,"Validate system attains Graphics turbo frequency when threshold loads are applied on graphics cores  pre and post S4, S5, warm and cold reboot cycles",Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.sa,fw.ifwi.bios,fw.ifwi.pmc",15,10,CSS-IVE-145262,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,Gfx uController,iGfx,S-states",ADL: 2202557084,CSS-IVE-145262,"Consumer,Corporate_vPro",windows.cobalt.client,pke,SUT should reach Graphics Turbo Frequency successfully pre and post power cycle,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,System should be able to achieve graphics turbo frequency pre and post power cycles,"BIOS_Optimization,COMMON_QRC_BAT,ADL-P_QRC_BAT,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_4SDC2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL-M_5SGC1,ADL-N_QRC_BAT,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6, MTLSGC1, MTLSDC1, LNLM5SGC, LNLM4SDC1, LNLM3SDC2, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6,MTLSGC1,MTLSDC1,MTLDC3,MTLSDC4,MTLSDC5,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
98,14013179183,"Verify Intel HD Audio functionality over 3.5mm Jack Speakers  pre and post S4, S5, warm and cold reboot cycles",Passed,,,vchenthx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.pmc",20,10,CSS-IVE-145394,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs,G3-State,S-states","ADL FR: 1604590079, 1408256996",CSS-IVE-145394,"Consumer,Corporate_vPro",windows.cobalt.client,pke,HD audio functionality should be consistent with various pre and post power cycles,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Test is to check Intel HD Audio functionality pre and post S4/S5/warm and cold reboot cycles,"BIOS_Optimization,ADL-M_21H2,    UTR_SYNC,LNL_M_PSS0.8,LNLM4SDC1,LNLM3SDC4,MTLSDC2,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC5,MTLSDC6,MTL_HFPGA_Audio,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC2,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,MTL_PSS_1.1,ARL_S_PSS1.1,MTL_IFWI_PSS_EXTENDED,IFWI_FOC_BAT,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_PSS_0.5,ADL-M_5SGC1,RPL-Px_5SGC1,MTL_S_PSS_0.8,ARL_S_PSS0.8,MTL_S_IFWI_PSS_0.8,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_5SGC1,RPL-P_PNP_GC,LNL_M_PSS1.1,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_3SDC3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_PMC,MTL-P_5SGC1,MTL-P_3SDC4,RPL_P_PO_P3,RPL-S_2SDC8,RPL-Px_2SDC1,MTL_M_P_PV_POR,ARL_S_PSS0.5,ARL_S_IFWI_0.8PSS,RPL-Px_2SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
99,14013179223,Verify System boot to OS/BIOS/EDK from diffrent reset flow,Passed,,,girishax,"common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",8,5,CSS-IVE-62409,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-12809
IceLake-UCIS-666
RKL:BC-RQTBCTL-2631
BC-RQTBCTL-796
BC-RQTBC-16595
4_335-UCIS-2431
CML PRD: BC-RQTBC-16936
JSLP:2203202681
ADL Requirement ID: 2203202681
LKF WCOS : WCOS_WHCP_BIOS_assessment : DeviceReset",CSS-IVE-62409,"Consumer,Corporate_vPro,Slim",,chassanx,SUT should reset without any issue from bios setup page and edk shell,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,System reset should be triggered upon the events set.,"BXTM_Test_Case,EC-FV,EC-REVIEW,EC-GPIO,ICL_PSS_BAT_NEW,BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,ec-tgl-pss-exbat,UDL2.0_ATMS2.0,TGL_BIOS_PO_P3,TGL_IFWI_PO_P1,CML_EC_FV,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase2,WCOS_BIOS_WHCP_REQ,COMMON_QRC_BAT,ECVAL-DT-FV,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,Automation_Inproduction,MTL_HFPGA_SANITY,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,MTL_M_MASTER,MTL_P_MASTER,MTL_S_MASTER,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,RPL_S_PSS_BASEAutomation_Inproduction,MTL_Test_Suite,IFWI_TEST_SUITE,RPL_S_PO_P2,IFWI_COMMON_UNIFIED,TGL_H_MASTER,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_P_PSS_BIOS,MTL_M_P_PV_PORLNL_M_PSS0.5,LNL_M_PSS0.8,MTL_S_BIOS_Emulation,RPL_Px_PO_P2,RPL_Px_QRC,ADL-S_Post-Si_In_Production,RPL_SBGA_PO_P2,MTL_P_Sanity,MTL-M/P_Pre-Si_In_Production,RPL_P_PO_P2,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,RPL_readiness_kit,RPL_P_QRC,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,TGL_BIOS_IPU_QRC_BAT",Low,L1 DailyCI-Basic-Sanity
100,14013179274,"Validate hot-plug USB keyboard, mouse over USB Type-A port when SUT is in BIOS, EFI and OS level",Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,20,CSS-IVE-64111,TCSS,"AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.5,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.3,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","BIOS-Boot-Flows,UEFI,USB/XHCI ports","BC-RQTBC-9829

BC-RQTBC-9830

BC-RQTBC-9831

BC-RQTBC-9832

BC-RQTBC-9829

BC-RQTBC-9837

BC-RQTBC-12570

BC-RQTBC-12571

BC-RQTBC-9837
TGL: BC-RQTBCTL-744,BC-RQTBCTL-741,BC-RQTBCTL-742,BC-RQTBCTL-743
JSL PRD Coverage: BC-RQTBC-16214, BC-RQTBC-16215, BC-RQTBC-16216, BC-RQTBC-16217
CML PRD Coverage:BC-RQTBC-12570,BC-RQTBC-12571
RKL Coverage ID :2203202085,2203202096,2203202105,2203202189

JSLP Coverage ID: 2203202085, 2203202096, 2203202105,2203202189

LKF ROW Coverage ID : 4_335-LZ-795
ADL : 2203202189,2203202096 , 2203202085MTL_P : 22010767569 , 22010768748   MTL_M : 22010767598 , 22010768748",CSS-IVE-64111,"Consumer,Corporate_vPro,Slim",,raghav3x,"Hot plug USB keyboard, USB mouse should function in BIOS, EFI and OS without any issue",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,"iTestSuite,na",This test case to verify Hot plug Keyboard / Mouse in BIOS setup / EFI Internal Shell / OS under XHCI mode,"ICL-FW-PSS0.5,CFL-PRDtoTC-Mapping,ICL_PSS_BAT_NEW,TGL_PSS0.5P,UDL2.0_ATMS2.0,EC-FV1,TGL_BIOS_PO_P1,TGL_IFWI_PO_P2,CML_EC_FV,TGL_IFWI_FOC_BLUE,ADL_S_Dryrun_Done,ADL-S_TGP-H_PO_Phase1,WCOS_BIOS_EFI_ONLY_TCS,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,EC-FV2,COMMON_QRC_BAT,ECVAL-DT-FV,IFWI_Payload_Platform,ADL-S_Delta1,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC_BAT,UTR_SYNC,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,RPL_P_MASTER,RPL_S_MASTER,RPL_S_BackwardComp,MTL_VS_0.8,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,MTL_VS_0.8_TEST_SUITE,MTL_TRY_RUN,RPL-S_2SDC3,MTL_P_VS_0.8,MTL_M_VS_0.8,MTL_TRP_2,MTL_PSS_0.8_NEW,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P2,ADL_M_QRC_BAT,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,ADL-N_QRC_BAT,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_S_Sanity,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,ADL-N_REV1RPL_S_IFWI_PO_Phase2,IFWI_Common_Unified,NA_4_FHF,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,QRC_BAT_Customized,MTL_M_P_PV_POR,RPL-S_2SDC4,RPL-S_2SDC7,RPL_Px_PO_P2,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,MTL-M_2SDC6,MTL-M_2SDC5,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_4SDC1,LNL_M_PSS0.5,LNL_M_PSS0.8,RPL_SBGA_PO_P2,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_PCHC,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P2,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL-S_2SDC1,MTLSGC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_QRC",Medium,L2 Mandatory-BAT
101,14013179310,Verify that Debug Messages are sent over on Serial port with Debug BIOS,Passed,,,chassanx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",15,10,CSS-IVE-65453,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","COM,debug interfaces,Serial,UART","BC-RQTBC-8456
BC-RQTBC-14001
IceLake-UCIS-2728
 LKF PSS ,TGL PSS UCIS Coverage: IceLake-UCIS-2728, IceLake-UCIS-2729, IceLake-UCIS-269
LKF UCIS:4_335-UCIS-2091,4_335-UCIS-2089,4_335-UCIS-2090
HSD:1304664345
JSL:1305899508
ADL:1305899508
TGL:14010250971
MTL:16011187635",CSS-IVE-65453,"Consumer,Corporate_vPro,Slim",,chassanx,Debug Messages are sent over on Serial port without any issues,Client-BIOS,4-low,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"1.Flash the Debug BIOS on target system (Client)
2. Connect the Serial to Serial (Female) Port Cable from Target (client) to Host
3.Open Hyper Terminal on Host system and set the Baud Rate to """"115200"""" and """"COM Port 1""""
4.Power on the target system (Client)
5.Check the HyperTerminal on Host setup, check whether system can boot to OS and Shell.""

Pass Criteria:
5. Debug Prints (text messages) should be seen on the HyperTerminal on Host setup, system can boot to OS and Shell.","GraCom,PSE 1.0,TGL_ERB_PO,CML_BIOS_SPL,TGL_BIOS_PO_P1,CML_EC_BAT,LKF_B0_Power_ON,TGL_H_PSS_BIOS_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P2,CML-H_ADP-S_PO_Phase3,ADL-S_TGP-H_PO_Phase1,WCOS_BIOS_EFI_ONLY_TCS,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,RKL_S_CMPH_POE_Sanity,RKL_S_TGPH_POE_Sanity,ECVAL-EXBAT-2018,ECVAL-DT-EXBAT,ADL_P_ERB_BIOS_PO,IFWI_Payload_Platform,EC_MECC,MTL_PSS_1.0,ARL_S_PSS1.0,LNL_M_PSS1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,MTL_PSS_0.8,LNL_M_PSS0.8,RPL_S_PSS_BASE,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_4SDC1,RPL-P_3SDC3,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,ADL_M_PO_Phase2,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.8,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,MTL_IFWI_PSS_EXTENDED,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P1,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_RESET_NEW_FEATURE_TEST,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_REV0,ADL_N_PO_Phase2,ADL-N_REV1,RPL_S_IFWI_PO_Phase2,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_P_PSS_BIOS,MTL_S_BIOS_Emulation,RPL_Px_PO_P1,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_ProductionMTL-M_4SDC2,MTL-M_2SDC6,MTL-M_2SDC4,MTL-M_4SDC1,MTL-M_5SGC1,MTL-M_3SDC3,MTL-M_2SDC5,MTL_IFWI_IAC_BIOS,RPL_SBGA_PO_P1,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_BIOS,RPL_P_PO_P1,RPL-S_Post-Si_In_Production,MTL_M_P_PV_POR,RPL_P_Q0_DC2_PO_P1,ARL_S_PSS0.8,ARL_S_IFWI_0.8PSS,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3",,
102,14013179329,Verify OS debug support using Windbg debugging via USB3.0 debug port,Passed,,,chassanx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pchc",30,15,CSS-IVE-65455,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","debug interfaces,USB/XHCI ports,USB3.0","BC-RQTBC-10076
BC-RQTBC-13242
CNL-UCIS-3134
IceLake-FR-66981
TGL:29-FR-7582",CSS-IVE-65455,"Consumer,Corporate_vPro,Slim",,chassanx,Windbg debugging over a USB 3.0 debug cable connected to USB3.0 debug port should be functional without any issue,Client-BIOS,4-low,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,This test case to verify OS debug support using Windbg debugging via USB3.0 debug port,"TAG-APL-ARCH-TO-PROD-WW21.2,GLK-FW-PO,EC-NA,L5_milestone_only,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,UDL2.0_ATMS2.0,OBC-CNL-PCH-DFX-Debug-USB,OBC-CFL-PCH-DFX-Debug-USB,OBC-ICL-PCH-DFX-Debug-USB,OBC-TGL-PCH-DFX-Debug-USB,CML-H_ADP-S_PO_Phase3,COMMON_QRC_BAT,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,,RPL-P_4SDC1,RPL-P_3SDC2,,RPL-Px_5SGC1,,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE ,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-N_QRC_BAT,RPL_S_PO_P2,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_Px_PO_P2,RPL_SBGA_PO_P2,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,RPL_P_PO_P2
,RPL_P_PO_P2,RPL_P_Q0_DC2_PO_P2",Medium,L2 Mandatory-BAT
103,14013179332,Verify OS debug support using Windbg via native serial UART,Passed,,,chassanx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Jama_Not_Evaluated,Intel Confidential,"bios.platform,fw.ifwi.pchc",25,15,CSS-IVE-65456,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.5,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","COM,debug interfaces,Serial,UART","BC-RQTBC-3149
BC-RQTBC-2277
BC-RQTBC-3285
BC-RQTBC-10076
BC-RQTBC-13242
BC-RQTBC-14001
BC-RQTBC-14354 LKF PSS UCIS Coverage:  IceLake-UCIS-2728, IceLake-UCIS-2729,4_335-UCIS-2080,4_335-UCIS-1643
TGL PRD: BC-RQTBCTL-806
 LKF FR: LKF: 4_335-FR-17265,LKF UCIS:4_335-UCIS-2091,4_335-UCIS-2089,4_335-UCIS-2090
JSLP PRD:BC-RQTBC-16278
RKL: 2203202702
JSLP:1305899508,2203202702
ADL: 1305899508,2203202702
MTL:16011187635",CSS-IVE-65456,"Consumer,Corporate_vPro,Slim",,chassanx,Windbg debugging over serial port should function without any issue,Client-BIOS,4-low,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,This test case to Verify OS debug support using Windbg via native serial UART,"GLK-FW-PO,EC-NA,L5_milestone_only,ICL_PSS_BAT_NEW,TGL_RFR,InProdATMS1.0_03March2018,ATMS2Activity,UDL_2.0,UDL_ATMS2.0,LKF_PO_Phase1,LKF_PO_New_P1,TGL_ERB_PO,EC-PD-NA,OBC-CNL-PCH-DFX-Debug,OBC-CFL-PCH-DFX-Debug,OBC-ICL-PCH-DFX-Debug,OBC-TGL-PCH-DFX-Debug,OBC-LKF-PCH-DFX-Debug,GLK_ATMS1.0_Automated_TCs,LKF_B0_Power_ON,RKL_POE,RKL_CML_S_TGPH_PO_P2,CML-H_ADP-S_PO_Phase3,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,RKL_S_TGPH_POE,RKL_S_CMPH_POE,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,MTL_PSS_1.0,LNL_M_PSS1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC_BAT,MTL_PSS_0.8,LNL_M_PSS0.8,UTR_SYNC,MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_S_MASTER,MTL_P_MASTER,MTL_M_MASTER,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_TRY_RUN,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL_N_PO_Phase3,ADL-N_QRC_BAT,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_Px_PO_P2,RPL_SBGA_PO_P2,MTL_IFWI_CBV_BIOS,RPL_P_PO_P2,MTL_M_P_PV_POR,RPL_P_Q0_DC2_PO_P2,ADL-N_Post-Si_In_Production,ARL_S_IFWI_0.8PSS,ARL_S_PSS1.0",Medium,L2 Mandatory-BAT
104,14013179421,Verify Network functionality using AIC connected over PCIe slot,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",10,8,CSS-IVE-71026,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","Foxville,PCIe LAN","BC-RQTBC-10301
JSL PRD Coverage: BC-RQTBC-16468
LKF:1504645383
ADL: 1607350999",CSS-IVE-71026,"Consumer,Corporate_vPro,Slim",,vhebbarx,Functionality of PCIe slot - Network card should work properly,Client-BIOS,4-low,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.review_complete_pending_dryrun,,Low,L2 Mandatory-BAT,,,Functional,na,This TC Should validate Functionality of PCIe slot - Network card,"ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,UDL2.0_ATMS2.0,OBC-CNL-AIC-PCIE-Connectivity-LAN,OBC-CFL-AIC-PCIE-Connectivity-LAN,OBC-ICL-AIC-PCIE-Connectivity-LAN,OBC-TGL-AIC-PCIE-Connectivity-LAN,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,UTR_SYNC,LNL_M_PSS0.8,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC3,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_4SDC1,,RPL-S_4SDC2,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_3SDC2,ADL-P_4SDC1,ADL-P_2SDC3,ADL-P_2SDC5,,,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,RPL_P_MASTER,ADL_SBGA_5GC,RPL-SBGA_5SC, RPL-SBGA_3SC1,RPL-Px_4SDC1,ADL-M_2SDC1,ADL-M_5SGC1,RPL-S_3SDC3,RPL-S_4SDC1,  ,RPL-S_3SDC1,,  ,RPL-S_4SDC2, ,RPL-S_3SDC1,, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_5SGC1, , RPL-P_3SDC2, RPL-P_4SDC1, , RPL-S_2SDC7, ADL_SBGA_3DC1, ADL_SBGA_3DC2, ADL_SBGA_3DC3, RPL-P_3SDC3, RPL-P_2SDC4, ADL_SBGA_3DC4,RPL_Px_QRC,MTL_IFWI_CBV_BIOS, MTL-P_3SDC4, MTL-P_3SDC3,RPL-sbga_QRC_BAT,RPL-Px_2SDC1,RPL-P_2SDC6,RPL-SBGA_2SC2,RPL-SBGA_2SC1 ,RPL_P_QRC,MTLSGC1, MTLSDC3,MTLSGC1, MTLSDC2, MTLSDC4, MTLSDC5, , MTLSDC2, MTLSDC3, MTLSDC5, MTLSDC2, MTLSDC3, MTLSDC5, RPL-SBGA_4SC, RPL-Px_2SDC1, RPL-Px_4SP2, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC6, RPL-P_5SGC1, RPL-P_2SDC3, RPL-S_4SDC2, RPL-S_3SDC1, RPL-S_2SDC7, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC8,MTL_IFWI_CBV_GBe,TGL_BIOS_IPU_QRC_BAT, RPL_Hx-R-DC1, RPL_Hx-R-GC",Low,L2 Mandatory-BAT
105,14013179683,Capability of charging and discharging in OS,Passed,,,msalaudx,"silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",30,10,CSS-IVE-65578,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",Real Battery Management,"BC-RQTBC-2820, BC-RQTBC-13985
2201759420
BC-RQTBC-16768
BC-RQTBC-16769
RKL: 2203202878, 2203202841
JSLP: 2203202841",CSS-IVE-65578,"Consumer,Corporate_vPro,Slim",,raghav3x,Verify SUT  Battery  should charge and discharge without any issue.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.elkhartlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.elkhartlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.review_complete_pending_dryrun,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,"1. Boot to OS. Goto Power Options in Control Panel. Click ""Change plan settings""->""Change advanced power settings"", click ""Restore plan defaults"". 2. Make sure battery capacity is less than 95%. Then Connect Adapter to SUT for charging function.3. Disconnect Adapter for discharging function.Pass Criteria:2. Battery is in the status of charging. And it can reach 100%(Full) of battery, then no charging.3. Battery is in the status of discharging. And system can shutdown or hibernate due to discharging.","ICL-ArchReview-PostSi,TGL_PSS1.0P,LKF_ERB_PO,InProdATMS1.0_03March2018,PSE 1.0,TGL_ERB_PO,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P2,TGL_IFWI_PO_P3,CML_EC_BAT,TGL_Focus_Blue_Auto,LKF_ROW_BIOS,TGL_PSS_IN_PRODUCTION,TGL_IFWI_FOC_BLUE,LKF_Battery,IFWI_Payload_BIOS,IFWI_Payload_EC,UTR_SYNC,Automation_Inproduction,ADL_N_MASTER,ADL_N_PSS_1.0,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-P_3SDC1,ADL-P_3SDC3,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,GLK-IFWI-SI,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,ADL_N_5SGC1,ADL_N_2SDC2,  ,RPL-P_5SGC2,RPL-P_4SDC1, , ,RPL-P_3SDC3, ,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,LNL_EMU_SUPPORT_NA,LNL_EMU_SUPPORT_NOT_NEEDED,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1 ,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,MTL-P_IFWI_PO,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
106,14013179888,Verify system wakes from S0i3 using Lid Action as Wake Source,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",6,4,CSS-IVE-71136,Power Management,"APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,GLK_B0_RS3_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta","S0ix-states,Virtual Lid","BC-RQTBC-10041
LKF: BC-RQTBCLF-696 ,1604389989
JSLP : BC-RQTBC-16710 , 1607196202",CSS-IVE-71136,Consumer,windows.20h2_vibranium.x64,reddyv5x,System should wake from S0i3 via LID_ACTION,Client-BIOS,1-showstopper,"bios.apollolake,bios.arrowlake,bios.geminilake,bios.jasperlake,ifwi.apollolake,ifwi.arrowlake,ifwi.geminilake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.apollolake,bios.geminilake,bios.jasperlake,bios.lakefield,ifwi.apollolake,ifwi.geminilake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na," 

Intention of the testcase is to verify system wakes from S0i3 using Lid Action as Wake Source ","BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,WCOS_BIOS_WHCP_REQ,COMMON_QRC_BAT,MTL_NA,UTR_SYNC,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL_S_MASTER,RPL-P_5SGC1,MTL_IFWI_BAT,ERB,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC",Low,L2 Mandatory-BAT
107,14013180508,"Verify BIOS shall display ME,BIOS,KSC version in Bios setup page",Passed,,,sbabyshx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",10,5,CSS-IVE-73249,Industry Specs and Open source initiatives,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1","BIOS Build,BIOS Information,CSE-BIOS HECI,EC-BIOS interface","BC-RQTBC-8351, BC-RQTBC-8534 & BC-RQTBC-8535",CSS-IVE-73249,"Consumer,Corporate_vPro,Slim",,vhebbarx,"Pass Criteria: BIOS,ME FW and SKU versions should match -  the flashed version against that which is displayed in BIOS menus.",Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,"Verify BIOS shall display ME,BIOS,KSC version in Bios setup page","CSE,CFL-PRDtoTC-Mapping,EC-NA,ICL_PSS_BAT_NEW,InProdATMS1.0_03March2018,EC-tgl-pss_bat,PSE 1.0,OBC-CNL-PCH-CSME-Manageability-MEBx,OBC-CFL-PCH-CSME-Manageability-MEBx,OBC-ICL-PCH-CSME-Manageability-MEBx,OBC-TGL-PCH-CSME-Manageability-MEBx,OBC-LKF-PCH-CSME-Manageability-MEBx,CML_BIOS_Sanity_CSME12.xx,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P1,TGL_IFWI_PO_P1,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,TGL_IFWI_FOC_BLUE,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,ADL-S_TGP-H_PO_Phase1,WCOS_BIOS_EFI_ONLY_TCS,ADL_P_Automated_TCs,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,IFWI_Payload_BIOS,ADL-S_Delta2,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,Automation_Inproduction,MTL_HFPGA_SANITY,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_IFWI_PSS_EXTENDED,ADL_N_IFWI,IFWI_FOC_BAT,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,, RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,MTL_HSLE_Sanity,RPL-Px_5SGC1,MTL_S_Sanity,COMMON_QRC_BAT,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-S-3SDC2,RPL-S_2SDC7,ADL_SBGA_3DC2,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTL_IFWI_CBV_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-S_Pre-Si_In_Production, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_3SDC4, MTL-P_2SDC5, MTL-P_2SDC6,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1, LNLM5SGC, LNLM4SDC1, LNLM3SDC2, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6,ARL_S_IFWI_0.5PSSMTLSDC3,  MTLSGC1, MTLSDC1, MTLSDC4,MTL_IFWI_MEBx, RPL_Hx-R-GC, RPL_Hx-R-DC1,ARL_S_QRC",Low,L1 DailyCI-Basic-Sanity
108,14013182336,Verify that the system boots to the BIOS setup menu,Passed,,,girishax,"common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",5,5,CSS-IVE-75933,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5C,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP5_POE,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-1400
220194412
ADL: 2205438954",CSS-IVE-75933,"Consumer,Corporate_vPro,Slim",,chassanx,Ensure that the Device successfully boots to Bios setup without any issues.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,This test is to verify system entering to BIOS setup page successfully.,"ICL-FW-PSS0.3,ICL-FW-PSS0.5,BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,RKL_PSS0.5,TGL_BIOS_PO_P1,MCU_UTR,MCU_NO_HARM,TGL_H_PSS_IFWI_BAT,LKF_ROW_BIOS,RKL_CML_S_TGPH_PO_P1,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,TGL_BIOS_IPU_QRC_BAT,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,ADL_P_Automated_TCs,COMMON_QRC_BAT,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_BIOS,TGL_U_GC_DC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,ADL_M_PO_Phase1Automation_Inproduction,MTL_HFPGA_SANITY,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,RPL_S_PSS_BASEAutomation_Inproduction,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RKL_S_X1_2*1SDC,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase1,ADL-N_QRC_BAT,MTL_HSLE_Sanity,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC,RPL_P_PSS_BIOS,RPL-S_2SDC7,MTL_M_P_PV_PORLNL_M_PSS0.5,LNL_M_PSS0.8,RPL_Px_PO_P1,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P1,RPL_SBGA_IFWI_PO_Phase1,MTL-S_Pre-Si_In_Production,LNL-M_Pre-Si_In_Production,RPL_P_PO_P1,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-Px_2SDC1,MTL_P/M_Phase2a,RPL_readiness_kit,RPL_P_QRC,RPL_P_Q0_DC2_PO_P1,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,ARL_S_QRC",Low,L0 Check-in-CI
109,14013182348,Verify SUT should be able to boot from USB2.0 Pendrive over Type-C port,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",30,25,CSS-IVE-75934,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","TBT_PD_EC_NA,TCSS,USB-TypeC","BC-RQTBC-9836
 
LKF PRD Coverage: BC-RQTBCLF-469,BC-RQTBCLF-471,BC-RQTBC-1641
TGL: BC-RQTBC-1641,220194405,BC-RQTBCTL-749,BC-RQTBCTL-738
JSL PRD Coverage: BC-RQTBC-16211, BC-RQTBC-16222
1405582418
RKL Coverage ID :2203202104,2203202183,2203202588
JSLP Coverage ID: 2203202104,2203202183
ADL: 2205445428MTL_P:22010767569MTL_M:22010767598
MTL : 16011187931 , 16011327449 , 16011327244",CSS-IVE-75934,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should be able to boot from Type-C-USB2.0-bootable-Pendrive,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,This test is to Validate booting SUT with USB2.0 disk over Type-C port,"KBL_NON_ULT,EC-FV,EC-TYPEC,TCSS-TBT-P1,GLK_Win10S,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P2,LKF_PO_New_P3,EC-PD-NA,IFWI_Payload_TBT,IFWI_Payload_ECUTR_SYNC,LNL_M_PSS0.8,MTL_P_MASTER,MTL_M_MASTER,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,EC-NA,EC-REVIEW,ICL-ArchReview-PostSi,LKF_ERB_PO,LKF_PO_Phase3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,ADL_M_PO_Phase2,ADL-S_4SDC4,MTL_VS_0.8,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,ADL_N_PO_Phase2,MTL_IFWI_BAT,RPL-S_5SGC1,RPL-S_2SDC4,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2
,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",High,L2 Mandatory-BAT
110,14013182355,Verify SUT should be able to boot from USB 3.0 disk over Type-C port,Passed,,,athirarx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",30,25,CSS-IVE-75935,TCSS,"CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta","BIOS-Boot-Flows,EC-Lite,TBT_PD_EC_NA,TCSS,USB3.1,USB-TypeC","BC-RQTBC-12576
BC-RQTBC-9836
 
LKF PRD Coverage: BC-RQTBCLF-463, BC-RQTBCLF-470,BC-RQTBC-1641
TGL: BC-RQTBC-1641,220194405,BC-RQTBCTL-749,BC-RQTBCTL-738
JSL PRD Coverage: BC-RQTBC-16211, BC-RQTBC-16222
1405582418
CML PRD Coverage: BC-RQTBC-12576
RKL Coverage ID :2203202104,2203202588
JSLP Coverage ID: 2203202104,2203202183
ADL: 2205445428,2203202104, 2203202183",CSS-IVE-75935,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should be able to boot from Type-C-USB3.0-bootable-Pendrive,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,High,L2 Mandatory-BAT,,,Functional,na,This test is to verify SUT booted from Type-C-USB3.0-Pendrive ,"KBL_NON_ULT,CFL-PRDtoTC-Mapping,EC-TYPEC,EC-FV,GLK_Win10S,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,UDL_2.0,UDL_ATMS2.0,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P2,LKF_PO_New_P3,EC-PD-NA,LKF_ROW_BIOS,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_TBT,IFWI_Payload_EC,UTR_SYNC,LNL_M_PSS0.8,MTL_P_MASTER,MTL_M_MASTER,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,MTL_S_MASTER,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,MTL_P_VS_0.8,MTL_M_VS_0.8,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_5SC,ERB,EC-NA,EC-REVIEW,TCSS-TBT-P1,ICL-ArchReview-PostSi,LKF_ERB_PO,LKF_PO_Phase3,TGL_ERB_PO,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,MTL_PSS_1.0,ADL_M_PO_Phase2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,CQN_DASHBOARD,ADL-P_4SDC2,ADL_N_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,RPL-S_5SGC1,RPL-S_2SDC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL_S_VS1_BLOCK,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,MTLSDC1,MTLSGC1,MTLSDC4,MTLSDC3,MTLSDC2,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",High,L2 Mandatory-BAT
111,14013182365,Verify that system boots to EDK shell,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",3,2,CSS-IVE-75945,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5C,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.3,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-8444 
BC-RQTBC-14335
BC-RQTBCTL-796
RKL:2203202669
JSLP:2203202669
ADL Requirement ID: 2203202669, 2205438954",CSS-IVE-75945,"Consumer,Corporate_vPro,Slim",,chassanx,System should boot to EDK Shell with out any issues.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,This test is to verify System boot to EDK shell,"BIOS_EXT_BAT,IFWI_Payload_TBT,IFWI_Payload_EC,MTL_PSS_1.0,LNL_M_PSS1.0,MTL_PSS_0.8,LNL_M_PSS0.8,UTR_SYNC,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_2SDC2,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC3,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,EC-NA,EC-REVIEW,ICL-ArchReview-PostSi,LKF_ERB_PO,LKF_PO_Phase3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_BIOS_IPU_QRC_BAT,ADL-S_TGP-H_PO_Phase2,ADL_M_PO_Phase2,ADL-S_4SDC4,MTL_VS_0.8,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,ADL_N_PO_Phase2,MTL_IFWI_BAT,RPL-S_5SGC1,RPL-S_2SDC4,RPL-S_2SDC7,MTL-M/P_Pre-Si_In_Production,RPL_P_PSS_BIOS,MTL_IFWI_IAC_EC,MTL_IFWI_IAC_BIOS,MTL_IFWI_IAC_IUNIT,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_ESE,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_IAC_IOM,MTL_IFWI_IAC_TBT,MTL_IFWI_IAC_PCHC,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_IAC_SPHY,MTL_IFWI_IAC_GBe,MTL_IFWI_IAC_NPHY,NA_4_FHF,RPL_S_QRCBAT,RPL_SBGA_IFWI_PO_Phase1,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,COMMON_QRC_BAT,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-SBGA_3SC,LNL_M_PSS0.5,ARL_Px_IFWI_CI,RPL_readiness_kit,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,ARL_S_PSS1.0,ARL_S_QRC",Low,L0 Check-in-CI
112,14013182423,Verify system stability on performing cold boot cycles,Passed,,,rohith2x,"common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",10,5,CSS-IVE-75953,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-S_HFPGA_PSS1.0,ADL-S_HFPGA_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10216
TGL: BC-RQTBCTL-1142
JSLP : BC-RQTBC-16718 , BC-RQTBC-16717 , 1607196200 , 1607196136
ADL: 2205168114",CSS-IVE-75953,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should be stable on performing cold boot cycles,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,Intention of the testcase is to verify system stability on performing cold boot cycles System should be stable on performing cold boot cycles for 5 iterations System should successfully navigate from S0 -> G3 -> S0 states seamlessly ,"EC-NA,GLK_eSPI_Sanity_inprod,GLK-RS3-10_IFWI,BIOS_BAT_QRC,ICL_BAT_NEW,TGL_PreAlpha,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,CML_BIOS_Sanity_CSME12.xx,ICL_ATMS1.0_Automation,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P1,TGL_Focus_Blue_Auto,TGL_BIOS_IPU_QRC_BAT,TGL_IFWI_FOC_BLUE,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,CML-H_ADP-S_PO_Phase1,CML-H_ADP-S_PO_Phase2,ADL-S_TGP-H_PO_Phase1,ADL_P_Automated_TCs,COMMON_QRC_BAT,EC-FV,ECVAL-DT-EXBAT,MTL_PSS_0.5,LNL_M_PSS0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_PMC,IFWI_Payload_EC,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,Automation_Inproduction,MTL_HFPGA_SANITY,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,MTL_S_Sanity,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SCLNL_M_PSS0.5,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P2,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,RPL_SBGA_IFWI_PO_Phase2,LNL-M_Pre-Si_In_Production,MTL-S_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P2,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,MTLSDC1,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM4SDC1,,ARL_S_IFWI_0.5PSS,RPL_Hx-R-GC",Low,L0 Check-in-CI
113,14013182458,Virtual/Real Lid Switch functionality,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",10,5,CSS-IVE-75959,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV",Virtual Lid,"BC-RQTBC-2859
BC-RQTBC-15560
BC-RQTBCTL-1207",CSS-IVE-75959,"Consumer,Corporate_vPro,Slim",,raghav3x,LID switch should function as described in the step,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.review_complete_pending_dryrun,,Low,L2 Mandatory-BAT,,,Functional,na,Virtual/Real Lid Switch functionality,"EC-NA,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-GPIO-Switches-VirtualLID,OBC-CFL-EC-GPIO-Switches-VirtualLID,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,OBC-TGL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,CML_EC_BAT,EC-FV,IFWI_Payload_EC,UTR_SYNC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,MTL_IFWI_BAT,ERB,GLK-IFWI-SI,ICL-ArchReview-PostSi,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,ARL_Px_IFWI_CI,RPL_P_PO_P3,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,RPL_Px_PO_P3,MTL-P_IFWI_PO,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
114,14013182569,Verify BKC drivers installation on SUT,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,bios.platform,25,20,CSS-IVE-76107,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-2488
ICL : IceLake-UCIS-188
RKL Coverage iD: 1209949783",CSS-IVE-76107,"Consumer,Corporate_vPro,Slim",,chassanx,No yellow bang observed. Windows OS should be stable post BKC installation on the SUT. ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L0 Check-in-CI,,,Functional,na,This test is to verify BKC drivers installation on SUT. Yellow bang should not observed in device manager after BKC drivers successful installation.,"ICL-FW-PSS0.3,ICL-FW-PSS0.5,InProdATMS1.0_03March2018,PSE 1.0,RKL_PSS0.5,TGL_BIOS_IPU_QRC_BAT,ICL_ATMS1.0_Automation,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P1,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,LKF_ROW_BIOS,PSS_ADL_Automation_In_Production,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,ADL_P_Automated_TCs,COMMON_QRC_BAT,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_Common,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,Automation_Inproduction,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,RPL_S_PSS_BASEAutomation_Inproduction,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL_N_PSS_1.0,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,MTL_S_Sanity,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,MTL_S_BIOS_Emulation,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_ProductionMTL-M_4SDC1,MTL-M_3SDC3,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_5SGC1,MTL-M_4SDC2,MTL-M_2SDC4,MTL-S_Pre-Si_In_Production,ADL-N_Post-Si_In_Production,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,RPL_readiness_kit,,RPL_P_QRC,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC5,ARL_S_QRC",Medium,L0 Check-in-CI
115,14013182576,Verify OS installation on SUT,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",25,5,CSS-IVE-75927,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-1500
IceLake-UCIS-1821
IceLake-UCIS-188
TGL: 220194363
4_335-UCIS-1796
ADL FR ID : 1406912104",CSS-IVE-75927,"Consumer,Corporate_vPro,Slim",,chassanx,Windows OS should successfully get installed on the SUT,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,This test is to verify OS installation on SUT.,"ICL-FW-PSS0.3,GLK-FW-PO,ICL-FW-PSS0.5,ICL_PSS_BAT_NEW,GLK-RS3-10_IFWI,BIOS_BAT_QRC,TGL_PreAlpha,InProdATMS1.0_03March2018,OBC-ICL-PCH-PCIE-Storage-NVME,OBC-TGL-PCH-PCIE-Storage-NVME,TGL_BIOS_PO_P1,LKF_ROW_BIOS,RKL_POE,RKL_CML_S_TGPH_PO_P2,TGL_IFWI_FOC_BLUE,PSS_ADL_Automation_In_Production,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,TGL_BIOS_IPU_QRC_BAT,ADL_S_Dryrun_Done,RKL_S_CMPH_POE_Sanity,RKL_S_TGPH_POE_Sanity,ADL_P_Automated_TCs,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_Common,TGL_U_GC_DC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,MTL_TRY_RUN,MTL_PSS_0.5,UTR_SYNC, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,Automation_Inproduction,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,RPL_S_PSS_BASEAutomation_Inproduction,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_P_PSS_BIOS,MTL_S_BIOS_Emulation,RPL_Px_QRC,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_BIOS,MTL_IFWI_CBV_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-S_Pre-Si_In_Production,MTL_M_Sanity,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,RPL_readiness_kit,,RPL_P_QRC,ARL_S_QRC",Low,L0 Check-in-CI
116,14013182578,Boot to OS from SATA SSD,Passed,,,anaray5x,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",15,5,CSS-IVE-76086,Internal and External Storage,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5C,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.5,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows,SATA Gen3 Direct AHCI","BC-RQTBC-621
220195264
MTL:16011786590
MTL:16011786596",CSS-IVE-76086,"Consumer,Corporate_vPro,Slim",,anaray5x,SUT should boot  to OS from SSD successfully ,Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L0 Check-in-CI,,,Functional,na,This test is to verify boot to OS from SSD ,"ICL-FW-PSS0.3,ICL-FW-PSS0.5,C3_NA,C4_NA,Non_EMMC,GLK-RS3-10_IFWI,BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ICL_RVPC_NA,OBC-CNL-PCH-PCIE-Storage-NVME,OBC-CFL-PCH-PCIE-Storage-NVME,OBC-ICL-PCH-PCIE-Storage-NVME,OBC-TGL-PCH-PCIE-Storage-NVME,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,TGL_BIOS_PO_P1,TGL_IFWI_PO_P1,TGL_H_PSS_BIOS_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P2,TGL_IFWI_FOC_BLUE,ADL_S_Dryrun_Done,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,ADL_P_Automated_TCs,COMMON_QRC_BAT,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_Common,ADL-S_Delta,ADL-S_Delta1,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,PO_Phase_1,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,MTL_HFPGA_SOC_S,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_REV0,ADL_N_3SDC1,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,RPL-S_2SDC3,MTL_P_VS_0.8,MTL_TEMP,MTL_IFWI_Sanity,MTL_S_PSS_0.5,RPL_S_PO_P1,MTL_S_IFWI_PSS_0.5,RPL-P_3SDC2,MTL_S_VS0,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase2,RPL-SBGA_5SC,RPL-SBGA_3SC,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_SPHY,RPL_SBGA_PO_P1,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_PCHC,RPL-S_2SDC1,RPL-S_2SDC2,MTL-S_Pre-Si_In_Production,MTL-P_2SDC5,MTL-P_2SDC6,MTL_S_VS1,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,MTL-P_IFWI_PO,ARL_S_IFWI_0.5PSS,MTLSDC3,ARL_S_PSS1.0,ARL_S_QRC",Low,L0 Check-in-CI
117,14013182597,"Verify No device yellow bangs post cold boot cycles with all device connected as per config planned ( Golden, delta, 5, 4, 3 STAR )",Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",30,10,CSS-IVE-76097,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-S_HSLE_PSS1.0,ADL-S_HFPGA_PSS1.0,ADL-S_HFPGA_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10214
BC-RQTBC-10215
TGL::BC-RQTBCTL-1142
ADL: 2202553229,1508092832",CSS-IVE-76097,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,No yellow bangs should get introduced post Cold reboot cycles,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify device manager post Cold reboot cycles,"ICL-FW-PSS0.5,GLK-CI,GLK-SxCycle,EC-NA,GLK-CI-2,GLK_Win10S,InProdATMS1.0_03March2018,EC-tgl-pss_bat,PSE 1.0,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,CML_EC_BAT,CML_EC_SANITY,TGL_IFWI_FOC_BLUE,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,EC-FV,ECVAL-DT-FV,TGL_U_GC_DC,IFWI_Payload_Common,ADL-S_Delta1,ADL-S_Delta2,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,UTR_SYNC,LNL_M_PSS0.8,ADL_S_QRCBAT_DC1,ADL_S_QRCBAT_DC4,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,MTL_S_Sanity,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase2,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P2,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P2,RPL-S_Post-Si_In_Production,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,RPL_P_QRC,MTLSGC1,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1,MTLSDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
118,14013182891,Verify Touch function test using Touch Panel post S0i3 cycle,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,bios.platform,fw.ifwi.ish",5,3,CSS-IVE-76150,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha","S0ix-states,S-states,touch panel","BC-RQTBC-9912
BC-RQTBC-9527",CSS-IVE-76150,"Consumer,Corporate_vPro",,sumith2x,Touch Panel should be functional pre and post S3 cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.tigerlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.tigerlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"This test is to verify touch function test using Touch Panel post S0i3 cycle.

 

Android OS related steps:

 

Step 1 : Connect touch panel to DUT.

Step 2.  Navigate through apps and settings in DUT using touch panel

Step 3 : Make DUT enter S0i3

Step 4 : Wake device from S0i3 and check for functionality of touch panel

 

 

Expected Results:

 

Touch panel should be functional.","DEMO_OneValidation,CFL-PRDtoTC-Mapping,InProdATMS1.0_03March2018,PSE 1.0,GLK_ATMS1.0_Automated_TCs,IFWI_Payload_BIOS,IFWI_Payload_ISH,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,ADL_N_MASTER,ADL-S_4SDC2,ADL_N_2SDC2,ADL_N_2SDC3,RPL_S_MASTER,MTL_M_MASTER,MTL_P_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,RPL-S_3SDC1,ADL-P_3SDC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_4SDC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-S_3SDC2,MTL_PSS_1.0_BLOCK,RPL-P_3SDC2,ADL_SBGA_3DC4,LNL_M_PSS0.8,LNL_M_PSS1.0,MTLSDC2,LNLM3SDC3,",Low,L2 Mandatory-BAT
119,14013184072,Validate Type-C USB2.0 Host Mode (Type-C to A) functionality on hot insert and removal over Type-C port,Passed,,,athirarx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",15,10,CSS-IVE-76581,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","EC-Lite,TBT_PD_EC_NA,TCSS,USB2.0,USB-TypeC","LKF PRD Coverage: BC-RQTBCLF-468
TGL Coverage : 1209950986, 1209951124
ICL Coverage : IceLake-UCIS-1757, IceLake-UCIS-1758
TGL: 220195267,BC-RQTBCTL-671,220194392,220194397,220195265
LKF PSS UCSI Coverage: 4_335-UCIS-2980, 4_335-UCIS-2983
JSL PRD coverage :  BC-RQTBC-16142
RKL Coverage ID :2203201802
JSLP Coverage ID: 2203201802
ADL: 2205445428 , 2209397682MTL_P:22010767569MTL_M:22010767598MTL : 16011327244",CSS-IVE-76581,"Consumer,Corporate_vPro,Slim",,raghav3x,USB 2.0 disk should function without any issue on hot insert and removal over Type-C port,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"USB Tree View,USB View,iTestSuite",This test is to validate Type-C USB2.0 Host Mode (Type-C to A) functionality on hot insert and removal over Type-C port,"GraCom,KBL_NON_ULT,GLK-IFWI-SI,GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,ec-tgl-pss-exbat,EC-AML-NA,TGL_ERB_PO,ECLITE-BAT,OBC-CNL-PCH-XDCI-USBC-USB2_Storage,OBC-ICL-CPU-iTCSS-TCSS-USB2_Storage,OBC-TGL-CPU-iTCSS-TCSS-USB2_Storage,OBC-CFL-PCH-XDCI-USBC-USB2_Storage,CML_BIOS_SPL,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,TGL_BIOS_IPU_QRC_BAT,TGL_BIOS_IPU_QRC_BAT,ADL-S_TGP-H_PO_Phase2,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_IOM,IFWI_Payload_TBT,IFWI_Payload_EC,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,MTL_N_MASTER,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,RPL-S_ 5SGC1,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-N_QRC_BAT,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase2,RPL_S_PO_P3,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-S_2SDC4,RPL_Px_PO_P3,RPL_Px_QRC,LNL_M_PSS0.8,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_IOM,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,MTL_PSS_0.8_Block,RPL-SBGA_4SC,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL_PSS_1.1,MTL_PSS_1.0_Block,RPL_P_QRC,MTLSDC1,MTLSGC1,MTLSDC4,MTLSDC3,MTLSDC2,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_IFWI_1.1PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0",Low,L2 Mandatory-BAT
120,14013184108,Verify charging during pre and post S3 cycle,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",20,15,CSS-IVE-76608,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP4_HR21_PreAlpha,TGLR_UP4_HR21_Alpha,TGLR_UP4_HR21_Beta,TGLR_UP4_HR21_PV,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","Real Battery Management,S-states","BC-RQTBC-2820
BC-RQTBC-16768",CSS-IVE-76608,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should get continue charging pre and post cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,"This test is to Verify charging during pre and post S3/S0i3 cycle.

 

Android OS Related steps:

 

1  DUT with with only battery and AC power connected.

2. Boot to AOS and read the battery status

3. Wait for 5 minutes and battery should get charged up.

4. Perform S0i3 cycle and repeat step 3

 

Expected Results:

 

Battery should get charged without any issues pre and post cycle","EC-SX,EC-BATTERY,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_New_P3,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,CML_EC_FV,LKF_WCOS_BIOS_BAT_NEW,LKF_Battery,ECVAL-EXBAT-2018,IFWI_Payload_EC,IFWI_Payload_PMC,UTR_SYNC,ADL_N_MASTER,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,CML_BIOS_SPL,IFWI_Payload_Platform,ADL_N_5SGC1,ADL_N_2SDC2,ADL-M_5SGC1,  ,RPL-P_5SGC2,RPL-P_4SDC1, , ,RPL-P_3SDC3, ,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL_IFWI_CBV_PMC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,ARL_S_PSS0.8,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
121,14013184164,Verify system wakes from S3 using Keyboard as Wake Source,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,5,3,CSS-IVE-77147,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10214
BC-RQTBC-16713
BC-RQTBC-9988
TGL:BC-RQTBCTL-747 ,2202411163,2201565348
JSL PRD Coverage: BC-RQTBC-16220.4_335-UCIS-1795 , 2202553186	
RKL: 2206972879, 2206874083
ADL: 2205168301
MTL : 16011327070, 16011327243",CSS-IVE-77147,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should wake from Sleep via Wake Source keyboard,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"1. Boot to OS. Goto Power Options in Control Panel.
2. Click 'Choose what the power buttons do', change the power button function to sleep when press and click Apply.
3. Press the power button ,check whether system can enter sleep.
Pass Criteria:
3. SUT enters sleep without any errors.
 
Android OS steps:
 
Steps:
Step 1 Connect the DUT to USB keyboard
Step 2 Make device move to S0i3 state using Power button
Step 3 Wake system from S0i3 using keyboard connected
 
Expected Results:
 
DUT should enter and exit S0i3","GraCom,GLK-FW-PO,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-IO-PM-Sx,OBC-ICL-PCH-IO-PM-Sx,OBC-TGL-PCH-IO-PM-Sx,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_NEW_BAT,TGL_H_PSS_BIOS_BAT,ADL_S_Dryrun_Done,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL_P_Automated_TCs,COMMON_QRC_BAT,TGL_H_QRC_NA,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,LNL_M_PSS1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,QRC_BAT_Customized,ADL-P_5SGC2,RPL_S_PO_P2,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,RPL-S_2SDC7,RPL-S_2SDC8,RPL-Px_5SGC1,RPL_Px_PO_P2,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_IAC_BIOS,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_PMCV,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P2,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL_P_QRC,MTLSGC1,MTLSDC1,MTLSDC4,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTL_PSS_1.1,ARL_FT_BLK,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_QRC",Low,L2 Mandatory-BAT
122,14013184167,Verify system wakes from sleep via Mouse as wake source,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,5,4,CSS-IVE-77148,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,"BC-RQTBC-10214
BC-RQTBC-9988
BC-RQTBC-16713
TGL : BC-RQTBCTL-747, 2201565348, 2202411163
JSL : 4_335-UCIS-1795 , 2202553186	
RKL : 2206972879, 2206874083
ADL: 2205168301
MTL : 16011187692, 16011327487",CSS-IVE-77148,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should wake from Sleep via mouse,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify system wakes from sleep via Mouse as wake source ,"GraCom,GLK-FW-PO,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-IO-PM-Sx,OBC-ICL-PCH-IO-PM-Sx,OBC-TGL-PCH-IO-PM-Sx,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_NEW_BAT,TGL_H_PSS_BIOS_BAT,ADL_S_Dryrun_Done,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,COMMON_QRC_BAT,TGL_H_QRC_NA,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,LNL_M_PSS1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,_Block,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC2,RPL_S_PO_P2,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P2,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,RPL_SBGA_PO_P2,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P2,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL_P_QRC,MTLSGC1,MTLSDC1,MTLSDC4,RPL_P_Q0_DC2_PO_P2,MTL_PSS_1.1,ARL_S_QRC",Low,L2 Mandatory-BAT
123,14013184170,Verify system wakes from sleep using Lid Action as Wake Source,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",5,3,CSS-IVE-77149,Power Management,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","S-states,Virtual Lid","BC-RQTBC-9988
TGL: BC-RQTBCTL-1134
JSL : BC-RQTBC-16710 , 1607196202
RKL:2203202813
ADL : 2203202813
MTL : 16011187692, 16011327487",CSS-IVE-77149,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should wake from Sleep via LID_ACTION,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify system wakes from sleep using Lid Action as Wake Source ,"EC-NA,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-PMC-PM-Sx,OBC-ICL-EC-PMC-PM-Sx,OBC-TGL-EC-PMC-PM-Sx,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,CML_EC_BAT,TGL_NEW_BAT,EC-FV,COMMON_QRC_BAT,TGL_H_QRC_NA,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-P_QRC_BAT,MTL_PSS_0.8,,UTR_SYNC,MTL_PSS_0.8,_Block,MTL_HFPGA_SOC_S,RPL-P_5SGC1,RPL-P_2SDC3,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL_N_REV0,ADL-N_REV1,RPL-S_ 5SGC1,MTL_IFWI_BAT,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_EC,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-Px_2SDC1",Low,L2 Mandatory-BAT
124,14013184177,Verify system wakes from Connected Modern standby via Touchpad,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pchc",5,3,CSS-IVE-77150,Power Management,"AML_5W_Y22_ROW_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV","I2C/USB touch pad,MoS (Modern Standby)","BC-RQTBC-10214
BC-RQTBC-9988",CSS-IVE-77150,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should successfully wake from Connected Modern standby mode via Touchpad,Client-BIOS,1-showstopper,"bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.raptorlake_refresh,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.amberlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify system wakes from Connected Modern standby via Touchpad,"GraCom,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PTF-PMC-PM-s0ix,OBC-CFL-PTF-PMC-PM-S0ix,OBC-ICL-PTF-PMC-Touch-S0ix,OBC-TGL-PTF-PMC-Touch-S0ix,TGL_NEW_BAT,COMMON_QRC_BAT,IFWI_Payload_Platform,MTL_NA,UTR_SYNC,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_IFWI_BAT,ERB,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
125,14013184326,ISH Sensor Enumeration Pre and Post Sx - Ambient light (ALS),Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,bios.pch,6,3,CSS-IVE-77202,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S0ix-states,S-states","BC-RQTBC-623
TGL Requirement coverage: 220195299, 220194421, RKL:2203201744
MTL_PSS_FR:16011327099",CSS-IVE-77202,"Consumer,Corporate_vPro",,sumith2x,Ambient light Sensor should get enumerated in Sensor Viewer Tool,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

Tool Location: \\akasha1\Temp\jpt\Action Manager

Note: Please note that this tool is only applicable for Win8.1 OS and Win 10 TH2 build and above
For Win7 and AOS please continue using Sensor Diagnostic tool.

 

Android OS related steps:

 

1. Install Sensor Diagnostic tool from Play Store

2. Check for ALS enumeration/functionality check in App

 

Expected Results:

ALS should get enumerated and should be functional in Sensor Diagnostic tool app 

Note: You can also use CPU-Z tool for enumeration purpose.

 

Functionality test for Sensor

 

ALS ->  This test involves increasing and decreasing light intensity to the ALS to verify that the ALS outputs higher data when brighter and lower data when dimmer.","GraCom,ICL_PSS_BAT_NEW,ICL_BAT_NEW,TGL_PSS0.8P,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,TGL_ERB_PO,OBC-CNL-PCH-ISH-Sensors-ALS,OBC-LKF-PCH-ISH-Sensors-ALS,OBC-ICL-PCH-ISH-Sensors-ALS,OBC-TGL-PCH-ISH-Sensors-ALS,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_NEW_BAT,TGL_H_PSS_BIOS_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P3,CML-H_ADP-S_PO_Phase3,TGL_U_EX_BAT,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,TGL_H_QRC_NA,ADL_P_ERB_BIOS_PO,IFWI_Payload_ISH,MTL_ISH,UTR_SYNC,MTL_HFPGA_ISH,MTL_Test_Suite,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,RPL_S_MASTER,RPL-S_3SDC1,QRC_BAT_Customized,MTL_SIMICS_IN_EXECUTION_TEST,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_BackwardComp,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_2SDC1,ADL-M_2SDC2,ADL_SBGA_3DC4,MTL-M/P_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_4SDC1,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
126,14013184473,Verify display audio functionality on HDMI speakers,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios",8,6,CSS-IVE-76597,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,HDMI,HDMI-Audio","TC developed based on L1\L2 coverage
TGL: 220194370,1507073116
MTL: 16011187474, 16011326931",CSS-IVE-76597,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Audio playback should be consistent on HDMI audio speakers,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"This test is to verify Audio playback on HDMI speakers.

 

Android OS related steps:

 

1. Boot to AOS with HDMI panel's display and audio input connected to DUT.

2. Play any audio and check for sound output via HDMI speakers.

 

Expected Results:

 

Audio output should be proper on HDMI speakers","GraCom,GLK-FW-PO,CNL-Z0-NoHDMI,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,ICL_RVPC_NA,TGL_ERB_PO,AML_5W_NA,OBC-CNL-GPU-DDI-Display-HDMI_Audio,OBC-CFL-GPU-DDI-Display-HDMI_Audio,OBC-ICL-GPU-DDI-Display-HDMI_Audio,OBC-TGL-GPU-DDI-Display-HDMI_Audio,CML_DG1_Delta,TGL_U_GC_DC,IFWI_Payload_Platform,MTL_PSS_1.0,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_PSS_0.8,  UTR_SYNC,MTLSDC3,ADL_N_MASTER,MTL_HFPGA_Audio,RPL_S_MASTER,RPL_P_MASTER,RPL_M_MASTER,RPL_S_BackwardComp,ADL-P_SODIMM_DDR5_NA,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,TGL_H_MASTER,MTL_Test_Suite,MTL_PSS_1.1,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-M_5SGC1,ADL-M_3SDC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_REV0,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_PSS_0.8,MTL_S_IFWI_PSS_0.8,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-P_3SDC3,RPL-P_PNP_GC,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-S_2SDC7,MTL_IFWI_CBV_ACE FW,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,LNL_M_PSS0.8,LNL_M_PSS1.0,LNL_M_PSS1.1,RPL_Px_PO_New_P2,RPL-Px_2SDC1,MTL_P_Sanity,ARL_S_IFWI_0.8PSS,MTL_S_PSS_1.0,RPL-SBGA_4SC,RPL-SBGA_5SC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
127,14013184477,[TBT] Verify Thunderbolt Enumeration in device manager,Passed,,,athirarx,"fpga.hybrid,silicon,simulation.subsystem",Ingredient,Jama_Not_Evaluated,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,15,CSS-IVE-76603,TCSS,"AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,iTBT,TBT,TBT_PD_EC_NA,TCSS","BC-RQTBC-12350

BC-RQTBC-2548

BC-RQTBC-9513

BC-RQTBC-15496

 ICL PRD Coverage: BC-RQTBC-13873 BC-RQTBC-14633 BC-RQTBC-15216 BC-RQTBC-12350
TGL: BC-RQTBCTL-498,1405573787,BC-RQTBCTL-492,BC-RQTBCTL-536
TGL Coverage : 1405573796 , 1409858728

CML PRD Coverage: BC-RQTBC-12350,BC-RQTBC-15496MTL_P:22010767569MTL_M:22010767598
MTL : 16011187455 , 16011327380 , 16011187573 , 16011327444",CSS-IVE-76603,"Consumer,Corporate_vPro,Slim",,raghav3x,Thunderbolt  device should get enumerated without any issue ,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,Thunderbolt Enumeration in device manager should be fine,"KBL_EC_NA,EC-TBT3,EC-FV,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,EC-PD-NA,TGL_ERB_PO,OBC-ICL-CPU-iTCSS-TCSS-USB3_Storage,OBC-TGL-CPU-iTCSS-TCSS-USB3_Storage,TGL_NEW_BAT,IFWI_Payload_TBT,IFWI_Payload_Dekel,IFWI_Payload_EC,MTL_PSS_0.8,UTR_SYNC,LNL_M_PSS0.8,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,QRC_BAT_Customized,KBL_NON_ULT,EC-NA,EC-REVIEW,TCSS-TBT-P1,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,LKF_ERB_PO,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,MTL_PSS_1.0,ADL_M_PO_Phase2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,MTL_IFWI_PSS_EXTENDED,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,RPL-S_5SGC1,MTL_HFPGA_BLOCK,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_Px_PO_New_P2,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,MTL-P_IFWI_PO,MTL_PSS_1.0_Block,MTL_PSS_1.1,MTLSDC1,MTLSGC1,MTLSDC4,MTLSDC3,MTLSDC2,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_IFWI_1.1PSS,ARL_FT_BLK,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0",Medium,L1 DailyCI-Basic-Sanity
128,14013184512,[TBT] Verify Thunderbolt -TBT device Data transfer functionality,Passed,,,athirarx,"fpga.hybrid,silicon,simulation.subsystem",Ingredient,Jama_Not_Evaluated,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,15,CSS-IVE-77133,TCSS,"AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","iTBT,TBT,TBT_PD_EC_NA,TCSS","BC-RQTBC-9513
BC-RQTBC-12350
BC-RQTBC-2548
BC-RQTBC-15496
 ICL PRD Coverage: BC-RQTBC-13873 BC-RQTBC-14633 BC-RQTBC-15216 BC-RQTBC-12350
TGL: BC-RQTBCTL-498,1405573787,BC-RQTBCTL-492
TGL Coverage : 1405573796
CML PRD Coverage: BC-RQTBC-12350,BC-RQTBC-15496
ADL: 2205445425 , 2205445399 ,  1606733617 MTL_P:22010767569MTL_M:22010767598
MTL : 16011187455 , 16011327380 , 16011187573 , 16011327444",CSS-IVE-77133,"Consumer,Corporate_vPro,Slim",,raghav3x,Ensure that there are no failures in TBT Data transfer functionality,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,Verify Thunderbolt -TBT device Data transfer functionality ,"KBL_EC_NA,EC-NA,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,EC-AML-NA,TGL_ERB_PO,EC-PD-NA,TGL_IFWI_FOC_BLUE,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,IFWI_Payload_TBT,TGL_U_GC_DC,IFWI_Payload_Dekel,IFWI_Payload_EC,UTR_SYNC,LNL_M_PSS0.8,MTL_P_MASTER,MTL_M_MASTER,MTL_PSS_0.8_Block,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_REV0,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_IFWI_BAT,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,KBL_NON_ULT,EC-REVIEW,TCSS-TBT-P1,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,LKF_ERB_PO,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,TGL_BIOS_IPU_QRC_BAT,ADL_M_PO_Phase2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,MTL_IFWI_PSS_EXTENDED,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,ADL-N_REV1,RPL-S_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_Px_PO_New_P2,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,MTL_PSS_1.1,MTL_PSS_1.0_Block,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_IFWI_1.1PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0",Medium,L2 Mandatory-BAT
129,14013184525,Verify RTC Date and Time at BIOS and OS level,Passed,,Challenge in comparing the time/date values from bios  and OS due to different format,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automation Not Possible,Intel Confidential,"bios.platform,fw.ifwi.bios",10,8,CSS-IVE-77378,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.3,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",RTC,"BC-RQTBC-10307
CNL-UCIS-3226
IceLake-UCIS-679
BC-RQTBCLF-407
RKL:1209574568
4_335-UCIS-2621
2203201756",CSS-IVE-77378,"Consumer,Corporate_vPro,Slim",,chassanx,System date and time should get updated properly in OS and in BIOS.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,"iTestSuite,na",This test is to verify RTC Date and Time at BIOS and OS level.,"TAG-APL-ARCH-TO-PROD-WW21.2,ICL-FW-PSS0.3,Demo1_OneValidation,ICL_PSS_BAT_NEW,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_BIOS_PO_P3,TGL_BIOS_IPU_QRC_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P2,CML-H_ADP-S_PO_Phase2,ADL-S_TGP-H_PO_Phase1,TGL_BIOS_IPU_QRC_BAT,ADL_S_Dryrun_Done,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_Platform,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,MTL_IFWI_BAT,RPL_P_PSS_BIOS,MTL_S_BIOS_Emulation,RPL_Px_PO_P2,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL_IFWI_IAC_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,RPL_SBGA_IFWI_PO_Phase2,MTL IFWI_Payload_Platform-Val,RPL_P_PO_P2,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,IPU22.3_EA_coverage,RPL_P_QRC,RPL_P_Q0_DC2_PO_P2,ARL_S_QRC",Low,L2 Mandatory-BAT
130,14013184540,Verify Basic Video recording and AV-sync functionality validation,Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.sa,fw.ifwi.bios",15,5,CSS-IVE-76596,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Camera - 2D imaging (integrated and discrete ISP),IPU,USB-Camera","BC-RQTBC-3195, 
IceLake-UCIS-1054
BC-RQTBCLF-318
TGL HSD ES ID:220997175",CSS-IVE-76596,"Consumer,Corporate_vPro",,pke,Video recording should be successful for 10 mins ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.alderlake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.alderlake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"This test is to verify Basic Video recording functionality using Camera.

 

Android OS related steps:
 
1. Boot to AOS with camera module connected to device

2. Capture video for ten mins.

 

Expected Results:

 

Should be able to capture video without any issues.","GraCom,ICL-FW-PSS0.5,KBL-PCH-NoCAM,GLK-IFWI-SI,ICL-ArchReview-PostSi,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,CML_BIOS_SPL,WCOS_BIOS_WHCP_REQ,LKF_WCOS_BIOS_BAT_NEW,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,COMMON_QRC_BAT,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_Platform,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,MTL_Test_Suite,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL_S_NA,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL_N_PO_Phase3,ADL-N_QRC_BAT,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,MTL_IFWI_BAT,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_Px_PO_New_P3,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTL_P_Sanity,RPL-SBGA_5SC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
131,14013184599,Check for Platform Information in BIOS,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",15,10,CSS-IVE-62090,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5C,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_HSLE_RS1_PSS_0.5C,ICL_HSLE_RS1_PSS_0.5P,ICL_HSLE_RS1_PSS_0.8C,ICL_HSLE_RS1_PSS_0.8P,ICL_HSLE_RS1_PSS_1.0C,ICL_HSLE_RS1_PSS_1.0P,ICL_HSLE_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.5,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.3,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-10252
IceLake-UCIS-456
IceLake-UCIS-1737
IceLake-UCIS-1961
IceLake-UCIS-1722
BC-RQTBCLF-296
1209951407
220194411
220195285
4_335-UCIS-1789
RKL Requirement ID : 2208875799,2208875702,1306472860
ADL FR ID: 1508320076",CSS-IVE-62090,"Consumer,Corporate_vPro,Slim",,chassanx,Platform Information should be seen correctly in Bios.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,This test is to verify the Platform information in BIOS.,"BXTM_Test_Case,BIOS,BIOS+IFWI,ICL-FW-PSS0.3,GLK-FW-PO,ICL-FW-PSS0.5,CNL_Z0_InProd,GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,TGL_PSS0.5P,BIOS_BAT_QRC,CNL_Automation_Production,CFL_Automation_Production,InProdATMS1.0_03March2018,PSE 1.0,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,ICL_ATMS1.0_Automation,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,LKF_ROW_BIOS,TGL_IFWI_FOC_BLUE,ADL_P_Automated_TCs,COMMON_QRC_BAT,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_BIOS,TGL_U_GC_DC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,Automation_Inproduction,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_BackwardCompc,MTL_HFPGA_SOC_S,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_SBGA_5GC,ADL_SBGA_3DC,ADL-M_2SDC2LNL_M_PSS0.5,MTL_S_BIOS_Emulation,RPL_Px_QRC,ADL-S_Post-Si_In_Production,LNL_M_PSS0.8,MTL_IFWI_CBV_BIOS,MTL_P_Sanity,RPL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,MTL_PSS_0.8,ARL_Px_IFWI_CI,IPU22.3_BIOS_change,MTL-P_IFWI_PO,RPL_P_QRC,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,ARL_S_QRC",Low,L0 Check-in-CI
132,14013184603,Basic boot check to OS,Passed,,,girishax,"common,emulation.hybrid,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",5,3,CSS-IVE-62374,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,"BC-RQTBC-1500
220194445
2202553179
ADL: 2205438954",CSS-IVE-62374,"Consumer,Corporate_vPro,Slim",,chassanx,The system should successfully boot to the OS,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This step is to verify system basic boot check to OS. Android OS related steps: Please follow same procedure that are in steps as this TC is independent of OS,"BXTM_Test_Case,ICL-FW-PSS0.3,EC-NA,ICL_PSS_BAT_NEW,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-BAT-2018,EC-tgl-pss_bat,PSE 1.0,EC-BAT-automation,RKL_PSS0.5,TGL_BIOS_IPU_QRC_BAT,TGL_BIOS_PO_P3,TGL_IFWI_PO_P1,CML_EC_BAT,CML_EC_SANITY,JSLP_PO_CI,MCU_UTR,MCU_NO_HARM,TGL_NEW_BAT,TGL_H_PSS_IFWI_BAT,ECLITE-BAT,LKF_ROW_BIOS,RKL_POE,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,,COMMON_QRC_BAT,ECVAL-DT-QRC_BAT,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_Platform,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,,PO_Phase_1,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,ADL_M_PO_Phase2,MTL_HFPGA_SANITY,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase2,ADL-N_QRC_BAT,MTL_HSLE_Sanity,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase2,RPL_S_Delta_TCD,ADL_SBGA_5GC,ADL_SBGA_3DC,LNL_M_PSS1.0,LNL_M_PSS0.8,LNL_M_PSS1.1,LNL_M_PSS1.05,MTL_S_BIOS_Emulation,RPL_Px_PO_P1,RPL_P_PSS_BIOS,RPL_Px_QRC,ADL-S_Post-Si_In_Production,RPL_SBGA_PO_P1,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_BIOS,LNL_M_PSS0.5,MTL-S_Pre-Si_In_Production,RPL_P_PO_P1,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,RPL_readiness_kit,RPL_P_QRC,RPL_P_Q0_DC2_PO_P1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,ARL_S_QRC",Low,L2 Mandatory-BAT
133,14013184642,Validate Basic boot check after flashing IFWI to SPI,Passed,,,girishax,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",10,3,CSS-IVE-71038,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-S_HFPGA_PSS0.8,ADL-S_HFPGA_PSS1.0,ADL-S_HFPGA_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",SPI bus,"BC-RQTBC-2540
IceLake-UCIS-1732
IceLake-UCIS-1957
BC-RQTBCTL-1591
RKL:BC-RQTBCTL-2647,2207375536
RKL:2203202625
JSLP:2203202560,2203202723,2203202625
1505489949
ADL FR ID: 1406912093",CSS-IVE-71038,"Consumer,Corporate_vPro,Slim",,chassanx,SUT should be able to flash IFWI on SPI and should boot to BIOS without issues,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,This test is to verify boot check after flashing IFWI to SPI,"BIOS+IFWI,ICL-FW-PSS0.3,ICL_PSS_BAT_NEW,LKF_TI_GATING,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_New_P1,LKF_PO_New_P3,PSE 1.0,CML_BIOS_SPL,TGL_BIOS_PO_P1,LKF_B0_Power_ON,MCU_UTR,MCU_NO_HARM,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,LKF_ROW_BIOS,RKL_POE,RKL_CML_S_TGPH_PO_P1,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,ADL_S_Dryrun_Done,ADL_P_Automated_TCs,COMMON_QRC_BAT,TGL_H_QRC_NA,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_Common,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,RPL-S_ 5SGC1,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_TRY_RUN,MTL_Test_Suite,MTL_PSS_1.0,LNL_M_PSS1.0,RPL_S_PSS_BASE,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTERMTL_TRP_2,MTL_PSS_0.8_NEW,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase1,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC,RPL_P_PSS_BIOS,RPL-S_2SDC7LNL_M_PSS0.5,RPL_Px_PO_P1,RPL_Px_QRC,LNL_M_PSS0.8,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P1,LNL-M_Pre-Si_In_Production,MTL-S_Pre-Si_In_Production,RPL_P_PO_P1,RPL-sbga_QRC_BAT,RPL_readiness_kit,RPL_P_QRC,RPL_P_Q0_DC2_PO_P1,ARL_S_IFWI_1.0PSS,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,ARL_S_PSS1.0,ARL_S_QRC",Low,L0 Check-in-CI
134,14013184723,Verify GPS/GNSS functionality check,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.others,fw.ifwi.pchc",7,5,CSS-IVE-71256,Networking and Connectivity,"AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV",GNSS,"BC-RQTBC-10631
BC-RQTBC-10306
BC-RQTBCLF-291
TGL Requirement coverage: BC-RQTBCTL-488
JSL PRD Coverage: BC-RQTBC-16470 BC-RQTBC-16467",CSS-IVE-71256,"Consumer,Corporate_vPro,Slim",,vhebbarx,GNSS module should be functional,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L0 Check-in-CI,,,Functional,na,"Test is to check GNSS module functionality

 

Android OS related steps:

 

Steps:

 

Step 1 - Open the recommended GPS application
Step 2 - Wait few minutes

 

Expected results:

GPS receiver should get fix","BIOS+IFWI,GraCom,GLK-FW-PO,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,UDL_2.0,UDL_ATMS2.0,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P3,OBC-CNL-PTF-PCIE-Connectivity-GNSS,OBC-CFL-PTF-PCIE-Connectivity-GNSS,OBC-LKF-PTF-PCIE-Connectivity-GNSS,OBC-ICL-PTF-PCIE-Connectivity-GNSS,OBC-TGL-PTF-PCIE-Connectivity-GNSS,AMLY22_delta_from_Y42,TGL_IFWI_PO_P3,TGL_IFWI_FOC_BLUE,COMMON_QRC_BAT,IFWI_Payload_Platform,TGL_U_GC_DC,UTR_SYNC,ADL_N_MASTER,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,ADL-P_5SGC1,ADL-M_5SGC1,ADL-M_4SDC1,ADL_N_REV0,ADL-N_REV1,RPL_P_MASTER,MTL_IFWI_BAT,1,RPL-Px_4SDC1,RPL-P_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_BIOS,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,RPL-Px_2SDC1,RPL-P_2SDC4,ARL_Px_IFWI_CI,MTL-P_IFWI_PO,LNLM5SGC,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4, RPL-SBGA_5SC, RPL_Hx-R-GC",Low,L0 Check-in-CI
135,14013184731,Verify System Login using Finger print Sensor (FPS),Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.ish",8,5,CSS-IVE-71234,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha",FPS/iFPS,"BC-RQTBC-9987
BC-RQTBCLF-96",CSS-IVE-71234,"Consumer,Corporate_vPro",,sumith2x,User should be able to successfully login using FPS,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.raptorlake,bios.rocketlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase to validate system Login using Finger print Sensor (FPS),"EC-NA,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-SPI-Sensors-FPS,OBC-CFL-PCH-SPI-Sensors-FPS,OBC-LKF-PCH-SPI-Sensors-FPS,OBC-ICL-PCH-SPI-Sensors-FPS,OBC-TGL-PCH-SPI-Sensors-FPS,ADL-S_Delta2,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,RPL_S_MASTER,RPL_S_BACKWARDCOMP,ADL_N_MASTER,ADL-S_4SDC2,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_3SDC1,MTL_P_MASTER,MTL_M_MASTER,ADL-P_5SGC1,ADL-M_5SGC1,ADL-P_3SDC4,RPL-Px_5SGC1,RPL-P_5SGC1,ADL-S_4SDC2,RPL-S_3SDC1,RPL_S_IFWI_PO_Phase3,RPL_S_PO_P3,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-SBGA_3SC1,RPL_Px_PO_P3, ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,RPL_P_PO_P3,RPL-Px_4SP2,MTLSDC2,LNLM5SGC,LNLM3SDC2,MTLSDC2,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
136,14013184823,Verification of hot keys (F2 & F7) functionality check while BOOT,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",5,3,CSS-IVE-78670,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP5_POE,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha",BIOS-Boot-Flows,BC-RQTBC-1400,CSS-IVE-78670,"Consumer,Corporate_vPro,Slim",,chassanx,Hot keys should be functional,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Testcase is to verify BIOS hot keys functionality,"ICL-FW-PSS0.3,ICL_PSS_BAT_NEW,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-XDCI-USB-keyboard,OBC-CFL-PCH-XDCI-USB-keyboard,OBC-LKF-PCH-TCSS-USB-keyboard,OBC-ICL-PTF-HotKeys-System-Bootflows,OBC-TGL-PTF-HotKeys-System-Bootflows,TGL_BIOS_PO_P1,TGL_H_PSS_IFWI_BAT,PSS_ADL_Automation_In_Production,ADL-S_TGP-H_PO_Phase1,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,RKL_S_TGPH_POE,ADL_P_Automated_TCs,ADL_P_ERB_BIOS_PO,TGL_U_GC_DC,IFWI_Payload_BIOS,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,MTL_TRY_RUN,MTL_PSS_0.5,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,RPL_S_PSS_BASE,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RPL_S_PO_P1,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_P_PSS_BIOSLNL_M_PSS0.5,LNL_M_PSS0.8,MTL_S_BIOS_Emulation,RPL_Px_PO_P1,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P1,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,RPL_P_PO_P1,RPL-S_Post-Si_In_Production,ADL-N_Post-Si_In_Production,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL_P_Q0_DC2_PO_P1,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3",Low,L2 Mandatory-BAT
137,14013184829,CPU Patch (MCU) load check and version check,Passed,,,girishax,"common,emulation.ip,emulation.sle,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.unknown",6,4,CSS-IVE-78721,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",CPU patch-update,"BC-RQTBC-8508
BC-RQTBC-13936
BC-RQTBC-281
BC-RQTBCTL-845
RKL:BC-RQTBCTL-845 & 2203202909
CML PRD: BC-RQTBC-16932
RKL: 2203202626,2205167461

JSLP:2203202909
ADL Requirement ID: 2203202909",CSS-IVE-78721,"Consumer,Corporate_vPro,Slim",,chassanx,uCode firmware load/version check should be successful in OS and BIOS ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,MCU should get loaded and version details should be able to read from BIOS and OS.,"CFL-PRDtoTC-Mapping,L5_milestone_only,BIOS_BAT_QRC,ICL_BAT_NEW,CFL_Automation_Production,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,CML_Delta_From_WHL,ICL_ATMS1.0_Automation,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,MCU_UTR,MCU_NO_HARM,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,TGL_PSS_IN_PRODUCTION,TGL_IFWI_FOC_BLUE,ADL-S_TGP-H_PO_Phase1,TGL_BIOS_IPU_QRC_BAT,COMMON_QRC_BAT,RKL_CMLS_CPU_TCS,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_ChipsetInit,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,Automation_Inproduction,ADL_M_PO_Phase3,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_P_MASTER,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,ADL-N_QRC_BAT,MTL_S_Sanity,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,RPL_S_PO_P2,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DCLNL_M_PSS0.5,LNL_M_PSS0.8,RPL_Px_PO_P2,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P2,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,RPL_P_PO_P2,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL_readiness_kit,RPL_P_QRC,,RPL_P_Q0_DC2_PO_P2",Low,L1 DailyCI-Basic-Sanity
138,14013184835,Verify ucode firmware load/version check pre and post S3 cycle,Passed,,,girishax,common,Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.unknown",6,4,CSS-IVE-78725,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S0ix-states,"BC-RQTBC-10115
220194411
RKL:2203202909
JSLP:2203202909
ADL Requirement ID: 2203202909",CSS-IVE-78725,"Consumer,Corporate_vPro,Slim",,chassanx,ucode firmware load/version check should be successful pre and post cycle ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.glacierfalls,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,SystemScope,This test is to check ucode firmware is loading pre and post sleep cycle,"ICL_PSS_BAT_NEW,ICL_BAT_NEW,CFL_Automation_Production,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-CPU-MCU-Sx,OBC-CFL-CPU-MCU-Sx,OBC-LKF-CPU-MCU-Sx,OBC-ICL-CPU-MCU-System,OBC-TGL-CPU-MCU-System,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,JSLP_PO_CI,MCU_UTR,MCU_NO_HARM,TGL_IFWI_FOC_BLUE,LKF_WCOS_BIOS_BAT_NEW,RKL_S_TGPH_POE,IFWI_Payload_ChipsetInit,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_TRY_RUN,RPL_S_PSS_BASE,MTL_PSS_0.5,ARL_S_PSS0.5,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1,MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC5,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,MTL_M_MASTER,MTL_S_MASTER,MTL_P_MASTER,MTL_Test_Suite,IFWI_FOC_BAT,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC2,MTL_SIMICS_IN_EXECUTION_TEST,RPL_S_PO_P3,MTL_IFWI_BAT,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL_Px_PO_P3,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_BIOS,RPL_SBGA_PO_P3,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,RPL_P_PO_P3,RPL-S_Post-Si_In_Production,MTL_M_P_PV_POR,RPL_P_Q0_DC2_PO_P3,HEDT",,
139,14013185011,Verify Gyrometer Sensor Enumeration Through ISH,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,"bios.pch,bios.platform,fw.ifwi.ish",3,2,CSS-IVE-80745,Touch & Sensing,"AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV",ISH,"KBL L3 Platform Landing Zone_20151006 -> Other LZ
BC-RQTBCTL-656,RKL:2203201744",CSS-IVE-80745,"Consumer,Corporate_vPro",,sumith2x,Gyrometer-Sensor should get enumerated in Action manager,Client-BIOS,2-high,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.skylake,bios.tigerlake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.amberlake,bios.arrowlake,bios.cannonlake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.amberlake,ifwi.cannonlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

Tool Location: \\akasha1\Temp\jpt\Action Manager

Note: Please note that this tool is only applicable for Win8.1 OS and Win 10 TH2 build and above

 

For WIN 10 below TH2 build, continue using sensor diagnostic tool.","ICL_PSS_BAT_NEW,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,KBLR_ATMS1.0_Automated_TCs,TGL_NEW_BAT,TGL_H_PSS_BIOS_BAT,TGL_Focus_Blue_Auto,TGL_IFWI_FOC_BLUE,COMMON_QRC_BAT,IFWI_Payload_ISH,TGL_U_GC_DC,UTR_SYNC,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,MTL_TRY_RUNMTL_TRP_2,ADL_P_MASTER,ADL_N_MASTER,MTL_P_MASTER,MTL_M_MASTER,MTL_IFWI_BAT,MTL_SIMICS_IN_EXECUTION_TEST,RPL-P_5SGC1,RPL-P_5SGC2,ERB,ADL-M_5SGC1,ADL-M_2SDC1,ADL-M_2SDC2,MTL_IFWI_QAC,ADL_SBGA_3DC4,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,MTL_PSS_1.0,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_4SDC1,ARL_Px_IFWI_CI,RPL-SBGA_3SC,MTL_M_P_PV_POR,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.5PSS,ARL_S_PSS1.0,RPL_Hx-R-GC,ARL_S_QRC",Low,L2 Mandatory-BAT
140,14013185111,Verify GPS/GNSS enumeration check,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",10,8,CSS-IVE-88911,Networking and Connectivity,"AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV",GNSS,"BC-RQTBC-10306
TGL Requirement coverage: BC-RQTBCTL-488
JSL PRD Coverage: BC-RQTBC-16470 BC-RQTBC-16467",CSS-IVE-88911,"Consumer,Corporate_vPro,Slim",,vhebbarx,GNSS module should be enumerated,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,"Test is to check GNSS module enumeration 

","ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase2,LKF_PO_New_P3,PSE 1.0,OBC-CNL-PTF-PCIE-Connectivity-GNSS,OBC-CFL-PTF-PCIE-Connectivity-GNSS,OBC-LKF-PTF-PCIE-Connectivity-GNSS,OBC-ICL-PTF-PCIE-Connectivity-GNSS,OBC-TGL-PTF-PCIE-Connectivity-GNSS,AMLY22_delta_from_Y42,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,TGL_NEW_BAT,TGL_U_EX_BAT,LKF_WCOS_BIOS_BAT_NEW,COMMON_QRC_BAT,TGL_U_GC_DC,IFWI_Payload_Platform,UTR_SYNC,ADL_N_MASTER,ADL_N_2SDC2,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,ADL-P_5SGC1,ADL-M_5SGC1,ADL-M_4SDC1,ADL-P_4SDC1,ADL_N_REV0,ADL-N_REV1,RPL_P_MASTER,1,MTL_IFWI_BAT,RPL-Px_4SDC1,RPL-P_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL IFWI_Payload_Platform-Val,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,RPL-Px_2SDC1,RPL-P_2SDC4,LNLM5SGC,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4, RPL-SBGA_5SC, RPL_Hx-R-GC",Low,L2 Mandatory-BAT
141,14013185226,"Verify No device yellow bangs pre and post S0i3(Modern Standby) cycle with all device connected as per config planned ( Golden, delta, 5, 4, 3 STAR )",Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,bios.platform,8,6,CSS-IVE-90558,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),S0ix-states",BC-RQTBC-2445,CSS-IVE-90558,"Consumer,Corporate_vPro,Slim",,chassanx,No yellow bangs should be seen in device manager pre and post S0i3(Modern Standby) cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to verify no yellow bangs in device manager with all devices connected as per config planned for validation. Refer supported devices in latest release config sheet,"ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,ICL_RVPC_NA,OBC-CNL-PTF-PMC-PM-s0ix,OBC-CFL-PTF-PMC-PM-S0ix,OBC-ICL-PTF-PMC-PM-S0ix,OBC-TGL-PTF-PMC-PM-S0ix,OBC-LKF-PTF-PMC-PM-S0ix,MCU_UTR,MCU_NO_HARM,CML_DG1_Delta,COMMON_QRC_BAT,TGL_U_GC_DC,ADL_S_QRCBAT,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,ADL_S_QRCBAT_DC1,ADL_S_QRCBAT_DC4,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,ADL-M_2SDC2,RPL_Px_QRC,ADL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,RPL_readiness_kit,RPL_P_QRC,TGL_BIOS_IPU_QRC_BATMTL_P_QRC_NA,MTL_P_QRC_NA",Low,L2 Mandatory-BAT
142,14013185278,Verify system stability on waking from idle state pre and post CMS/S0i3 cycle,Passed,,,rohith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,fw.ifwi.pmc",25,5,CSS-IVE-90933,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","MoS (Modern Standby),S0ix-states","BC-RQTBC-9775 -> Low Power Engine (LPE) SRAM contents during S0iX should be configured and stored by IMR. Waking system from Idle (Low Power state) pre and post S0ix cycle covers functionality of the requirement. 
JSLP : 1607196068
ADL: 2205168301",CSS-IVE-90933,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,System should be stable on waking from idle state pre and post CMS/S0i3 cycle ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify system stability on waking from idle state pre and post CMS/S0i3 cycle ,"ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,ICL_RVPC_NA,OBC-CNL-PTF-PMC-PM-s0ix,OBC-CFL-PTF-PMC-PM-S0ix,OBC-ICL-PTF-PMC-PM-S0ix,OBC-TGL-PTF-PMC-PM-S0ix,OBC-LKF-PTF-PMC-PM-S0ix,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,COMMON_QRC_BAT,TGL_H_QRC_NA,ADL_S_QRCBAT,IFWI_Payload_EC,IFWI_Payload_PMC,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC_BAT,LNL_M_PSS1.0,UTR_SYNC,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL_N_REV0,ADL_N_PO_Phase3,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_QRCBAT,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,MTL_PSS_CMS,RPL-Px_5SGC1,RPL_Px_PO_P2,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,MTL_PSS_1.1,RPL_P_QRC,MTLSGC1,MTLSDC1,MTLSDC4,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GCMTL_P_QRC_NA,MTL_P_QRC_NA,MTL_PSS_1.1_Block",Low,L2 Mandatory-BAT
143,14013185356,Verify Audio recording and Playback over 3.5mm-Jack-Headset (via HD-A) pre and post S0i3(Modern Standby) cycle,Passed,,,vchenthx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.pmc",7,5,CSS-IVE-90942,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs,MoS (Modern Standby)","BC-RQTBC-9768 
TGL HSD ES ID:220194373
TGL HSD ES ID:220195238
4_335-UCIS-2827
ADL: 1604590079",CSS-IVE-90942,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure that the audio file plays in headphones without any issue pre and post cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,Socwatch,Validate Audio Play back on 3.5mm Jack headset pre and post cycle Android OS Steps: Steps:Step 1 Open the musicplayerStep 2 Select one audio file and play itStep 3 Stop the musicStep 4 Close the applicationStep 5 Perform a S0i3 cycleStep 6 Repeat steps 1 to 4 post cycle Expected results:Able to hear music in the earpieces of the headset or with speakers connected to DUT pre and post cycle,"ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-AVS-Audio-HDA_Headphone,OBC-CFL-PCH-AVS-Audio-HDA_Headphone,OBC-LKF-PCH-AVS-Audio-HDA_Headphone,OBC-ICL-PCH-AVS-Audio-HDA_Headphone,OBC-TGL-PCH-AVS-Audio-HDA_Headphone,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,  UTR_SYNC,LNLM4SDC1,LNLM3SDC4,MTLSGC1,MTLSDC1,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC,ADL_N_2SDC2,ADL_N_2SDC3,ADL-N_DT_Regulatory,ADL-N_Mobile_Regulatory,RPL_S_Backwardcomp,TGL_H_MASTER,IFWI_FOC_BAT,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-M_3SDC1,RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,ADL-P_5SGC2,ADL-P_4SDC1,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC5,ADL-P_3SDC_5SUT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,RPL-P_3SDC3,RPL-P_PNP_GC,LNL_M_PSS1.1,MTL-M_5SGC1,MTL-M_3SDC3,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_CBV_ACE FW,MTL_PSS_1.0,ARL_S_PSS1.0,MTL-P_5SGC1,MTL-P_3SDC4,LNL_M_PSS1.0,RPL-S_2SDC8,MTL_S_IFWI_PSS_1.1
,MTL_PSS_1.0,ARL_S_PSS1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,ARL_S_IFWI_1.1PSS,MTL_S_PSS_BLOCK,MTL_S_PSS_1.1,ARL_S_PSS1.1,MTL_S_PSS_1.0_NA,MTL_S_PSS_1.1,ARL_S_PSS1.1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
144,14013185407,Verify charging during pre and post S0i3(Modern Standby) cycle,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",20,15,CSS-IVE-90957,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","MoS (Modern Standby),Real Battery Management",BC-RQTBC-10615,CSS-IVE-90957,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should get continue charging pre and post cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.elkhartlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.elkhartlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,"This test is to Verify charging during pre and post S0i3(Modern Standby) cycle

 

Android OS Related steps:

 

1  DUT with with only battery and AC power connected.

2. Boot to AOS and read the battery status

3. Wait for 5 minutes and battery should get charged up.

4. Perform S0i3 cycle and repeat step 3

 

Expected Results:

 

Battery should get charged without any issues pre and post cycle","TAG-APL-ARCH-TO-PROD-WW21.2,EC-FV,EC-SX,EC-BATTERY,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_New_P3,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,CML_EC_FV,LKF_Battery,IFWI_Payload_EC,IFWI_Payload_PMC,UTR_SYNC,ADL_N_MASTER,ADL_N_3SDC1,ADL_N_2SDC1,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,IFWI_Payload_Platform,ADL_N_5SGC1,ADL_N_2SDC2,ADL_N_2SDC3,  ,RPL-P_5SGC2,RPL-P_4SDC1, , ,RPL-P_3SDC3, ,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
145,14013185426,Verify Charging/discharging events in OS pre and post S0i3(Modern Standby) cycle,Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",15,10,CSS-IVE-90959,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","MoS (Modern Standby),Real Battery Management",BC-RQTBC-10615,CSS-IVE-90959,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT in OS should get charged and discharged on plugging in and plugging out of charger pre and post cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"This test is to Verify Charging events in OS pre and post S0i3(Modern Standby) cycle

 

Android OS Related steps:

 

1  DUT with with battery module and power connected.

2. Boot to AOS and read the battery status

3. Unplug power and wait for 5 minutes and read the battery status

4. Plug power and wait for 5 minutes and read the battery status

5. Perform S0i3 cycle

6. Repeat step 3

7. Repeat step 4

 

Expected Results:

 

3 & 6. Battery should get discharged

4 & 7. Battery should get charged","TAG-APL-ARCH-TO-PROD-WW21.2,EC-NA,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,CML_EC_FV,EC-FV,IFWI_Payload_EC,IFWI_Payload_PMC,UTR_SYNC,ADL_N_MASTER,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_MASTER,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,IFWI_Payload_Platform,ADL_N_5SGC1,ADL_N_2SDC2,  ,RPL-P_5SGC2,RPL-P_4SDC1, , ,RPL-P_3SDC3, ,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
146,14013185476,Verify Intel HD Audio functionality over 3.5mm Jack Speakers pre and post S0i3(Modern Standby) cycle,Passed,,,vchenthx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.pmc",8,6,CSS-IVE-90975,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs,MoS (Modern Standby)","BC-RQTBC-9781
BC-RQTBCLF-99
TGL HSD ES ID:1604748896",CSS-IVE-90975,"Consumer,Corporate_vPro",windows.cobalt.client,pke,HD audio functionality should be consistent pre and post cycle,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,Socwatch,"Test is to check Intel HD Audio functionality pre and post S0i3 (Modern Standby) cycle

 

Android OS Steps:

 

Android device connected with speakers.

 

Steps:

Step 1 Open the musicplayer
Step 2 Select one audio file and play it
Step 3 Stop the music
Step 4 Close the application

Step 5 Perform a S0i3 cycle

Step 6 Repeat steps 1 to 4 post cycle

 

Expected results:

Able to hear music in the earpieces of the headset or with speakers connected to DUT pre and post cycle","ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-AVS-Audio-HDA_Speaker,OBC-CFL-PCH-AVS-Audio-HDA_Speaker,OBC-LKF-PCH-AVS-Audio-HDA_Speaker,OBC-ICL-PCH-AVS-Audio-HDA_Speaker,OBC-TGL-PCH-AVS-Audio-HDA_Speaker,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,    UTR_SYNC,LNLM4SDC1,LNLM3SDC4,MTLSDC2,MTLSGC1,MTLSDC1,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,TGL_H_MASTER,MTL_Test_Suite,IFWI_FOC_BAT,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_5SGC1,RPL-P_PNP_GC,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_3SDC3,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_CBV_ACE FW,MTL_PSS_1.0,ARL_S_PSS1.0,MTL-P_5SGC1,MTL-P_3SDC4,LNL_M_PSS1.0,RPL-S_2SDC8,MTL_S_IFWI_PSS_1.1
,MTL_PSS_1.0,ARL_S_PSS1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,ARL_S_IFWI_1.1PSS,MTL_S_PSS_BLOCK,MTL_S_PSS_1.1,ARL_S_PSS1.1,MTL_S_PSS_1.0_NA,MTL_S_PSS_1.1,ARL_S_PSS1.1,RPL-Px_2SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
147,14013185484,Verify Volume Up & Down buttons function test pre and post CMS/S0i3 cycle,Passed,,,vchenthx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios,fw.ifwi.pmc",10,6,CSS-IVE-90977,Embedded controller and Power sources,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_U42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),S0ix-states","BC-RQTBC-10589 
LKF_RVP_BOM_POR_key_components_20170312_rev1p41
MTL: 16011187502, 16011326953",CSS-IVE-90977,"Consumer,Corporate_vPro",,pke,Ensure volume  up & Down button work without issue pre and post cycle,Client-BIOS,2-high,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake","bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.geminilake,bios.icelake-client,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.apollolake,ifwi.cannonlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,Socwatch,"This test is to Verify volume Up & Down buttons function test post S0i3(Modern Standby) cycle.

 


Android OS Steps

 

Steps:

Step 1 - Boot to AOS
Step 2 - Press volume up button and check whether DUT volume is increasing
Step 3 - Press volume down button  and check whether DUT volume is decreasing

Step 4 - Perform S0i3 cycle and repeat steps 2 and 3

 

Expected Results:

Volume up and down buttons should be functional pre and post cycle
","EC-FV,EC-SX,EC-GPIO,UDL2.0_ATMS2.0,OBC-ICL-PCH-GPIO-HwBtns/LEDs/Switchs,OBC-TGL-PCH-GPIO-HwBtns/LEDs/Switchs,TGL_GCS_NA,ECVAL-DT-FV,IFWI_Payload_Platform,MTL_PSS_1.0,ARL_S_PSS1.0,UTR_SYNC,MTL_HFPGA_Audio,MTL_P_MASTER,MTL_M_MASTER,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,MTL_Test_Suite,IFWI_FOC_BAT,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL_S_NA,MTL_TEMP,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,ADL_N_REV0,ADL-N_REV1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_PSS_CMS,MTL_HFPGA_BLOCK,RPL-P_3SDC3,RPL-P_PNP_GC,LNL_M_PSS1.1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,LNL_M_PSS1.0,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,ARL_S_PSS1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC4,MTLSDC5,MTL_S_PSS_BLOCK,MTL_S_PSS_1.1,ARL_S_PSS1.1,MTL_S_PSS_1.0_NA,MTL_S_PSS_1.1,ARL_S_PSS1.1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
148,14013185500,Verify ucode firmware loads pre and post S0i3 (Modern Standby) cycle,Passed,,,girishax,"common,emulation.ip,emulation.sle,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",10,4,CSS-IVE-90980,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S0ix-states,"BC-RQTBC-310
JSL:BC-RQTBC-15972
RKL:BC-RQTBCTL-510 & 2203203024

JSLP:2203202651
ADL Requirement ID: 2203203024",CSS-IVE-90980,"Consumer,Corporate_vPro",,chassanx,ucode firmware loaded (version check) should be successful pre and post cycle ,Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to check ucode firmware is getting loading pre and post cycle,"ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-CPU-MCU-PM-S0ix,OBC-CFL-CPU-MCU-PM-S0ix,OBC-LKF-CPU-MCU-PM-S0ix,OBC-ICL-CPU-MCU-PM-S0ix,OBC-TGL-CPU-MCU-PM-S0ix,MCU_UTR,MCU_NO_HARM,IFWI_Payload_ChipsetInit,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,MTL_M_MASTER,MTL_P_MASTER,MTL_S_MASTER,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,ADL-S_Post-Si_In_Production",Low,L2 Mandatory-BAT
149,14013185647,"Verify ""Reset Button"" will warm reboot the system",Failed,"16016471090:[RPL-HX][PO][D&T] CATERR & P Code MCA 0x9 observed while giving ""itp.resettarget"" with USB2DBC A-A/A-C, USB3DBC A-A probe, BSSB 2-wire OR while pressing physical reset button from OS",,girishax,"common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",5,3,CSS-IVE-94692,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP5_POE,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha",S-states,"GemLake-UCIS-637 
CNL-UCIS-3472
1405574533
1209574572
1407616334

MTL: 16011326886
JSLP:2205195036",CSS-IVE-94692,"Consumer,Corporate_vPro,Slim",,chassanx,System gets reset successfully on pressing power button and boots back.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Allows the user to reset its board by pressing a single button,"GLK-FW-PO,GLK_eSPI_Sanity_inprod,BIOS_BAT_QRC,CFL_Automation_Production,BIOS_EXT_BAT,PSE 1.0,CML_BIOS_Sanity_CSME12.xx,RKL_PSS0.5,RKL_POE,RKL_CML_S_TGPH_PO_P2,CML-H_ADP-S_PO_Phase1,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,TGL_U_GC_DC,ADL-S_Delta3,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC,ADL-P_QRC_BAT,MTL_PSS_1.1,RPL_S_PSS_BASE,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,MTL_HFPGA_SANITY,RPL-S_ 5SGC1,RPL-S_2SDC7,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_TRY_RUN,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase1,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_P_PSS_BIOSLNL_M_PSS0.5,MTL_S_BIOS_Emulation,RPL_Px_PO_P1,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL_IFWI_IAC_BIOS,LNL_M_PSS1.1,RPL_SBGA_PO_P1,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,RPL_P_PO_P1,RPL-S_Post-Si_In_Production,LNL-M_Pre-Si_In_Production,LNL_M_PSS0.8,LNL_M_PSS0.5,MTL_PSS_0.8,MTL_S_PSS_0.8,MTL_P/M_Phase2a,ARL_Px_IFWI_CI,RPL_readiness_kit,RPL_P_QRC,RPL_P_Q0_DC2_PO_P1,ARL_S_IFWI_1.1PSS,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,TGL_BIOS_IPU_QRC_BAT",Low,L1 DailyCI-Basic-Sanity
150,14013185684,Verify Onboard LAN Enumeration in OS,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",5,4,CSS-IVE-95315,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP5_POE,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_DDR4_PreAlpha","GbE,LAN","Created TC based on ICL PSS 0.5
TGL Requirement coverage: 220195222, 220194364, 
MTL:16011786601",CSS-IVE-95315,"Consumer,Corporate_vPro",,vhebbarx,Onboard LAN connectivity/functionality should be enumerated in OS Device Manager,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,This TC is to Validate Onboard LAN Enumeration in OS,"ICL-FW-PSS0.5,GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,ICL_RVPC_NA,,CML_BIOS_Sanity_CSME12.xx,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,TGL_H_PSS_BIOS_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P3,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase2,ADL-S_TGP-H_PO_Phase2,ADL-S_ADP-S_DDR4_2DPC_PO_Phase2,RKL_S_CMPH_POE_Sanity,RKL_S_TGPH_POE_Sanity,PSS_ADL_Automation_In_Production,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_GBE,TGL_U_GC_DC,ADL-P_ADP-LP_DDR4_PO Suite_Phase2,PO_Phase_2,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_ADP-LP_LP5_PO Suite_Phase2,ADL-P_ADP-LP_DDR5_PO Suite_Phase2,ADL-P_ADP-LP_LP4x_PO Suite_Phase2,ADL-P_QRC,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC3,RPL-S_ 5SGC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC3,ADL-P_5SGC2,MTL_IFWI_Sanity,RPL_S_PO_P3,ADL_N_IFWI,ADL-P_2SDC4,ADL-P_3SDC5,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,MTL_S_Sanity,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,ADL_SBGA_5GC,QRC_BAT_Customized,ADL-M_3SDC2,RPL-S_5SGC1,RPL-P_3SDC2,RPL_P_PSS_BIOS,RPL_Px_PO_P3,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_PNP_GC,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M_3SDC3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_GBe,MTL_IFWI_CBV_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-S_Pre-Si_In_Production,MTL-P_2SDC5,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,RPL_P_PO_P3,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-SBGA_4SC,RPL-SBGA_5SC,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-P_2SDC3,,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL-SBGA_3SC-2,MTL_P_Sanity,MTL-P_IFWI_PO,RPL_readiness_kit,RPL_P_QRC,RPL_P_Q0_DC2_PO_P3, LNLM5SGC, LNLM3SDC2, MTLSGC1, MTLSDC1, MTLSDC4, MTLSGC1, MTLSDC1,  MTLSDC4, RPL-P_5SGC1, RPL-P_2SDC3, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC8",Low,L1 DailyCI-Basic-Sanity
151,14013185686,Verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS,Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",10,8,CSS-IVE-95318,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha",CNVi,"BC-RQTBC-13854
BC-RQTBCTL-651
BC-RQTBC-13414
TGL Requirement coverage: BC-RQTBCTL-476",CSS-IVE-95318,"Consumer,Corporate_vPro,Slim",,vhebbarx,Bluetooth and WIFI should function together without any issue,Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Integration,na,This Test case is verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS,"ICL-FW-PSS0.5,ICL-ArchReview-PostSi,TGL_PSS1.0C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,CML_BIOS_Sanity_CSME12.xx,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,CML-H_ADP-S_PO_Phase3,ADL-S_TGP-H_PO_Phase3,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_Platform,ADL-S_Delta1,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,,,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_3SDC1,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_3SDC5,ADL-N_QRC_BATRPL-Px_5SGC1,,RPL_S_QRCBAT,RPL_P_MASTER,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,,RPL-S_3SDC1,, ,, RPL-S_2SDC2, RPL-S_2SDC3,  ,RPL-S_4SDC2,, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1, , , RPL-P_3SDC2, RPL-P_5SGC1, ,  , RPL-S_2SDC7, ADL_SBGA_3DC3, RPL-P_2SDC4, RPL-P_4SDC1, RPL-P_PNP_GC, ADL_SBGA_3DC4,RPL_Px_QRC, MTL-M_5SGC1, MTL-M_4SDC1, MTL-M_4SDC2, MTL-M_2SDC4, MTL-M_2SDC5, MTL-M_2SDC6, RPL-SBGA_5SC,RPL-SBGA_3SC, RPL-SBGA_2SC1, RPL-SBGA_2SC2,MTL_IFWI_CBV_BIOS, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_2SDC5, MTL-P_2SDC6, RPL-S_2SDC8,RPL-S_2SDC8,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,RPL-SBGA_3SC-2,RPL_P_QRC,MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Low,L1 DailyCI-Basic-Sanity
152,14013185689,"Verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS after S3, S4, S5, Warm and cold reboot cycles",Passed,,,chassanx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc",15,10,CSS-IVE-95319,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha",CNVi,"BC-RQTBC-13854
BC-RQTBCTL-651
BC-RQTBC-13414
TGL Requirement coverage: BC-RQTBCTL-476, 220195212, 220194359, 
JSL PRD Coverage: BC-RQTBC-16463",CSS-IVE-95319,"Consumer,Corporate_vPro,Slim",,vhebbarx,"CNVi WiFi and Bluetooth should functional in OS without any issue after S3, S4, S5, Warm and cold reboot cycles",Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Integration,na,"This Test case is to Verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS after S3, S4, S5, Warm and cold reboot cycles","ICL-FW-PSS0.5,GLK-RS3-10_IFWI,TGL_PSS1.0C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,OBC-CNL-PCH-CNVi-Connectivity-WiFi_BT,OBC-CFL-PCH-CNVi-Connectivity-WiFi_BT,OBC-ICL-PCH-CNVi-Connectivity-WiFi_BT,OBC-TGL-PCH-CNVi-Connectivity-WiFi_BT,TGL_IFWI_PO_P3,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase3,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,,,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-P_3SDC4,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_3SDC5RPL-Px_5SGC1,,RPL_P_MASTER,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,,RPL-S_3SDC1,, ,, RPL-S_2SDC2, RPL-S_2SDC3,  ,RPL-S_4SDC2,, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1, , , RPL-P_3SDC2, RPL-P_5SGC1, ,  , RPL-S_2SDC7, ADL_SBGA_3DC3, RPL-P_2SDC4, RPL-P_4SDC1, RPL-P_PNP_GC, ADL_SBGA_3DC4, MTL-M_5SGC1, MTL-M_4SDC1, MTL-M_4SDC2, MTL-M_2SDC4, MTL-M_2SDC5, MTL-M_2SDC6,MTL_IFWI_CBV_PMC, RPL-SBGA_5SC,RPL-SBGA_3SC, RPL-SBGA_2SC1, RPL-SBGA_2SC2,MTL IFWI_Payload_Platform-Val, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_2SDC5, MTL-P_2SDC6, RPL-S_2SDC8,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,RPL-SBGA_3SC-2,MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Low,L1 DailyCI-Basic-Sanity
153,14013185720,Verify whether SUT can power off from BIOS setup screen using PWR_BTN,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",5,5,CSS-IVE-97334,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,IceLake-UCIS-245,CSS-IVE-97334,"Consumer,Corporate_vPro,Slim",,chassanx,SUT should boot to setup and should power off when power button is pressed in BIOS setup screen.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,SUT boots to setup and should power off when power button is pressed in BIOS setup screen.,"ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-SystemFlash-BIOS,OBC-CFL-PCH-SystemFlash-BIOS,OBC-LKF-PCH-SystemFlash-BIOS,OBC-ICL-PCH-Flash-Software,OBC-TGL-PCH-Flash-Software,CML_BIOS_Sanity_CSME12.xx,TGL_Focus_Blue_Auto,TGL_PSS_IN_PRODUCTION,TGL_BIOS_IPU_QRC_BAT,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,,RPL-P_4SDC1,RPL-P_3SDC2,,RPL-Px_5SGC1,,Automation_Inproduction,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_PSS_0.8,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_IFWI_FOC_BLUE,MTL_Test_Suite,IFWI_TEST_SUITE  ,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-N_QRC_BAT,RPL_S_QRCBAT,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_EC,MTL IFWI_Payload_Platform-Val,RPL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,RPL_P_QRC",Low,L1 DailyCI-Basic-Sanity
154,14013185755,Validate Type-C USB3.0 Host Mode (Type-C to A) functionality on hot insert and removal over Type-C port and connector reversibility,Passed,,,athirarx,"emulation.hybrid,emulation.subsystem,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",25,18,CSS-IVE-105843,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","EC-Lite,TBT_PD_EC_NA,TCSS,USB3.0,USB-TypeC","LKF PRD Coverage: BC-RQTBCLF-468
TGL Coverage : 1209950986, 1209951124
ICL Coverage : IceLake-UCIS-1757, IceLake-UCIS-1758
TGL: 220195267,220194397,220194392, BC-RQTBCTL-444
LKF PSS UCSI Coverage: 4_335-UCIS-2980,4_335-UCIS-2983
JSL PRD Coverage : BC-RQTBC-16531 , 1607884120
ADL: 2205445428, 2205443393 ,  1409877366 , 2209397682 MTL_P:22010767569MTL_M:22010767598",CSS-IVE-105843,"Consumer,Corporate_vPro,Slim",,raghav3x,USB3.0 disk should function without any issue on hot insert and removal over Type-C port,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,"USB Tree View,USB View",This test is to validate Type-C USB3.0 Host Mode (Type-C to A) functionality on hot insert and removal over Type-C port,"EC-FV2,EC-TYPEC,ICL_BAT_NEW,BIOS_EXT_BAT,ec-tgl-pss-exbat,UDL2.0_ATMS2.0,EC-PD-NA,TGL_ERB_PO,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,TGL_BIOS_IPU_QRC_BAT,TGL_BIOS_IPU_QRC_BAT,LKF_ROW_BIOS,ADL-S_TGP-H_PO_Phase2,TGL_U_EX_BAT,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_IOM,IFWI_Payload_TBT,IFWI_Payload_EC,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,RPL_S_MASTER,RPL_P_MASTER,MTL_N_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL_N_REV0,ADL-N_QRC_BAT,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL-N_REV1,RPL_S_QRCBAT,MTL_IFWI_BAT,RPL_S_PO_P3,ADL_SBGA_5GC,RPL-SBGA_5SC,LNL_IO_GENERAL_DELTA_TC,RPL-S_2SDC4,RPL_Px_PO_P3,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P3,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_4SC,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC6,RPL-Px_2SDC1,LNL_M_PSS0.8,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,RPL_P_QRC,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
155,14013185758,Validate Type-C USB3.1 gen1 Host Mode functionality on hot insert and removal over Type-C port,Passed,,,athirarx,"common,emulation.ip,fpga.hybrid,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",25,18,CSS-IVE-105845,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","EC-Lite,TBT_PD_EC_NA,TCSS,USB3.1,USB-TypeC","LKF PRD Coverage: BC-RQTBCLF-468
TGL Coverage : 1209950986, 1209951124
ICL Coverage : IceLake-UCIS-1757, IceLake-UCIS-1758
TGL: 220195267,220194397,220194392 ,BC-RQTBCTL-444
LKF PSS UCSI Coverage: 4_335-UCIS-2980, 4_335-UCIS-2983 , 1409858728
JSL PRD Coverage : BC-RQTBC-16531
RKL Coverage ID :2203201383,2203202518,2203203016,2203202802,2203202480
ADL: 2205445428,2205443393 , 2209397682MTL_P:22010767569MTL_M:22010767598
MTL : 16011187751 , 16011327375 , 16011327047",CSS-IVE-105845,"Consumer,Corporate_vPro,Slim",,raghav3x,Type-C USB3.1 gen1 storage should function without any issue on hot insert and removal over Type-C port,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,USB View,This test is to validate Type-C USB3.1 gen1 functionality on hot insert and removal over Type-C port,"EC-FV2,EC-TYPEC,ICL_BAT_NEW,BIOS_EXT_BAT,ec-tgl-pss-exbat,UDL2.0_ATMS2.0,EC-PD-NA,OBC-CNL-PCH-XDCI-USBC-USB2_Storage,OBC-ICL-CPU-iTCSS-TCSS-USB2_Storage,OBC-TGL-CPU-iTCSS-TCSS-USB2_Storage,OBC-LKF-CPU-TCSS-USBC-USB2_Storage,OBC-CFL-PCH-XDCI-USBC-USB2_Storage,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,TGL_H_PSS_BIOS_BAT,LKF_ROW_BIOS,TGL_U_EX_BAT,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_IOM,IFWI_Payload_TBT,IFWI_Payload_EC,UTR_SYNC,LNL_M_PSS0.8,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_2SDC3,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL_S_IFWI_PO_Phase2,MTL_IFWI_BAT,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,ERB,MTL_M_P_PV_POR,RPL-S_2SDC4,RPL_Px_PO_P2,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_IOM,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_SPHY,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P2,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC6,RPL-Px_2SDC1,RPL-Px_2SDC1 
,RPL_P_PO_P2,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2
,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,MTLSDC1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSGC1,MTLSDC1,MTLSDC3,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,ARL_S_IFWI_1.1PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
156,14013185831,"Verify PCIe SD Card data transfer  pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,anaray5x,"emulation.ip,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pchc,fw.ifwi.pmc",30,20,CSS-IVE-145039,Internal and External Storage,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,SDIO,SDXC,S-states","BC-RQTBC-9987
BC-RQTBC-13810
BC-RQTBC-13405",CSS-IVE-145039,"Consumer,Corporate_vPro,Slim",,anaray5x,SD Card functionality should be consistent during data transfer and Power cycles ,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,This test is to verify SD Card data transfer connected to PCIe slot pre and post Power cycles,"ICL_PSS_BAT_NEW,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-PXHCI-USB-USB2_HUB,OBC-CFL-PCH-PXHCI-USB-USB2_HUB,OBC-ICL-PCH-XHCI-USB-USB2_HUB,OBC-TGL-PCH-XHCI-USB-USB2_HUB,WCOS_BIOS_EFI_ONLY_TCS,BIOS_BAT_QRC,IFWI_Payload_PCHC,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,UTR_SYNC,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC2,ADL_N_MASTER,COMMON_QRC_BAT,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,MTL_TEMP,ADL-P_5SGC1,ADL-M_5SGC1,ADL-M_4SDC1,ADL-P_3SDC1,RPL-Px_5SGC1,RPL-P_5SGC1,RPL_P_MASTER,ADL_SBGA_5GC,RPL-SBGA_5SC,MTL_PSS_1.0_BLOCK,RPL-S_5SGC1,RPL-S_4SDC1,ADN_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,IPU22.2_BIOS_change,RPL-Px_4SP2,MTLSGC1,MTLSDC1,MTLSDC2,LNLM5SGC,LNLM3SDC2,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0",Medium,L2 Mandatory-BAT
157,14013185837,"Verify charging during pre and post S4, S5, warm and cold reboot cycles",Passed,,,msalaudx,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc",25,22,CSS-IVE-145291,Embedded controller and Power sources,"JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Charging modes,G3-State,Real Battery Management,S-states",JSLP: 2203202841,CSS-IVE-145291,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should get charged up during OS,Client-BIOS,1-showstopper,"bios.alderlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.tigerlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,This test is to verify charging functionality during Post OS pre and post Power cycles,"BIOS Optimization plan,BIOS_Optimization,COMMON_QRC_BAT,EC-FV,UTR_SYNC,ADL_N_MASTER,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_SIMICS_BLOCK,ADL_SBGA_5GC,GLK-IFWI-SI,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,ADL_N_5SGC1,ADL_N_2SDC2,TGL_H_MASTER,ADL_N_REV0,ADL-N_REV1,  ,RPL-P_5SGC2,RPL-P_4SDC1, , ,RPL-P_3SDC3, ,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,LNL_M_PSS0.8,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,LNLM3SDC2,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
158,14013185838,"Verify Barometric Pressure Sensor Enumeration Through ISH pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,"bios.me,fw.ifwi.ish",8,5,CSS-IVE-145202,Touch & Sensing,"ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,ISH,S-states",ADL:2203201744,CSS-IVE-145202,"Consumer,Corporate_vPro",,sumith2x,"Barometric Pressure Sensor should get enumerated in Sensor Viewer Tool pre and post S4 , S5 , warm and cold reboot cycles",Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Barometric Pressure Sensor should be enumerated in Sensor viewer Tool pre and post S4 , S5 , warm and cold reboot cycles","BIOS_Optimization,COMMON_QRC_BAT,UTR_SYNC,MTL_HFPGA_ISH,MTL_PSS_0.8_Block,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_M_MASTER,MTL_TEMP,RPL-P_5SGC2,RPL-S_3SDC1,ADL_SBGA_5GC,MTL_PSS_1.0_BLOCK,RPL-SBGA_5SC,RPL-SBGA_3SC1,ADL-M_2SDC1,ADL_SBGA_3DC4,MTL_IFWI_QAC,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,MTL_IFWI_CBV_CSME,MTL_PSS_1.0,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL-Px_2SDC1,RPL-P_4SDC1,MTLSDC2,ARL_S_PSS1.0",Low,L2 Mandatory-BAT
159,14013185840,"Verify No device yellow bangs with all device connected as per config planned ( Golden, delta, 5, 4, 3 STAR ) pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.bios",8,6,CSS-IVE-145233,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","G3-State,S-states",BC-RQTBC-13209,CSS-IVE-145233,"Consumer,Corporate_vPro,Slim",,chassanx,"No yellow bangs should be seen in device manager pre and post S4, S5  Warm and Cold Boot cycle",Client-BIOS,2-high,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to verify no yellow bangs in device manager with all devices connected as per config planned for validation. Refer supported devices in latest release config sheet,"BIOS_Optimization,MCU_NO_HARM,COMMON_QRC_BAT,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,MTL_PSS_0.5,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,LNL_M_PSS0.8,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL-P_5SGC1,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,ADL_S_QRCBAT_DC1,ADL_S_QRCBAT_DC4,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_COMMON_UNIFIED,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,ADL-N_QRC_BAT,RPL_S_QRCBAT,MTL_HSLE_Sanity_SOC,ADL-M_2SDC2,RPL_Px_PO_P2,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_ProductionMTL-M_4SDC1,MTL-M_2SDC4,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC5,MTL-M_5SGC1,MTL-M_2SDC6,MTL_IFWI_IAC_EC,MTL_IFWI_IAC_BIOS,MTL_IFWI_IAC_IUNIT,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_IAC_ISH,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_ESE,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_IAC_IOM,MTL_IFWI_IAC_TBT,MTL_IFWI_IAC_PCHC,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_IAC_SPHY,MTL_IFWI_IAC_GBe,MTL_IFWI_IAC_NPHY,RPL_SBGA_PO_P2,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,MTL-S_Pre-Si_In_Production,RPL_P_PO_P2,RPL-S_Post-Si_In_Productio,IFWI_SYNC,RPL-sbga_QRC_BAT,MTL_PSS_0.8,ARL_Px_IFWI_CI,MTL_M_P_PV_POR,RPL_P_Q0_DC2_PO_P2,ARL_S_IFWI_0.5PSS,MTL_S_IFWI_SOC-IOE-PMC_Payload",Low,L2 Mandatory-BAT
160,14013185842,Verify multiple global reset functionality cycles check in SUT,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",15,15,CSS-IVE-145269,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1",BIOS-Boot-Flows,BC-RQTBCTL-1143MTL : 22011720858,CSS-IVE-145269,"Consumer,Corporate_vPro,Slim",,chassanx,System should complete global reset cycles and boot to OS ,Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,"Test is to verify Global Reset functionality cycles check in SUT

 ","BIOS Optimization plan,BIOS_Optimization,MCU_NO_HARM,COMMON_QRC_BAT,EC-FV,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_PSS_0.5,ADL-P_QRC_BAT,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPL-P_3SDC2,RPL-Px_5SGC1,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,MTL_Test_Suite,RPL_S_PSS_BASE,IFWI_FOC_BAT,IFWI_TEST_SUITE,MTL_IFWI_PSS_EXTENDED,IFWI_COMMON_UNIFIED,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,MTL_S_PSS_0.8,MTL_IFWI_BAT,MTL_HSLE_Sanity_SOC,RPL_P_PSS_BIOS,MTL_S_BIOS_Emulation,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_ProductionMTL-M_4SDC2,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_3SDC3,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_4SDC1,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PUNIT,MTL IFWI_Payload_Platform-Val,LNL_M_PSS0.5,LNL_M_PSS0.8,RPL-S_Post-Si_In_Production,MTL_M_P_PV_POR,MTL-P_IFWI_PO,MTL_P_Sanity,ARL_S_IFWI_0.8PSS,ARL_S_QRC",Medium,L2 Mandatory-BAT
161,14013185846,"Verify ISH Sensor - Proximity Enumeration pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.pmc",8,5,CSS-IVE-145200,Touch & Sensing,"ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","G3-State,ISH,S-states","Test case created based on the BIOS Optimization plan
MTL_PSS FR:16011327087",CSS-IVE-145200,"Consumer,Corporate_vPro",,sumith2x,"Proximity Sensor should get enumerated in Sensor Viewer pre and post S4 , S5 , warm and cold reboot cycles",Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake_refresh,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.meteorlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,Sensor Viewer,"Proximity Sensor should be enumerated in Sensor viewer app pre and post S4 , S5 , warm and cold reboot cycles","BIOS_Optimization,COMMON_QRC_BAT,MTL_PSS_1.0,UTR_SYNC,Automation_Inproduction,MTL_HFPGA_ISH,MTL_PSS_0.8_Block,IFWI_FOC_BAT,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL_SBGA_3DC4,MTL_IFWI_QAC,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,MTL IFWI_Payload_Platform-Val,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSDC2,ARL_S_PSS1.0,RPL_Hx-R-GC",Low,L1 DailyCI-Basic-Sanity
162,14013185860,"Verify Touch function test using TouchPad pre and post S4 , S5 , warm and cold reboot cycles",Passed,,,sumith2x,"emulation.ip,silicon,simulation.subsystem",Ingredient,Automatable,Intel Confidential,"bios.pch,bios.platform,fw.ifwi.ish",10,7,CSS-IVE-145210,Touch & Sensing,"JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha","G3-State,I2C/USB touch pad,S-states,TouchPad",Test case created based on the BIOS Optimization plan,CSS-IVE-145210,"Consumer,Corporate_vPro",,sumith2x,"Basic touchpad functionality should work without any issues pre and post S4 , S5 , warm and cold reboot cycles",Client-BIOS,1-showstopper,"bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,"This Test case verify Touch pad functionality pre and post S4 , S5 , warm and cold reboot cycles","BIOS_Optimization,UTR_SYNC,Automation_Inproduction,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_P_MASTER,MTL_M_MASTER,ADL-P_5SGC1,ADL-M_5SGC1,ADL-P_3SDC3,ADL-P_3SDC4,RPL-Px_5SGC1, RPL-Px_4SDC1,RPL-P_5SGC1,ADL_SBGA_5GC,RPL-Px_4SDC1,RPL-Px_5SGC1, ADL_SBGA_3DC4,MTL_IFWI_QAC,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,RPL-SBGA_5SC, RPL-SBGA_4SC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
163,14013185879,Virtual Battery should not work when real battery is present,Passed,,,msalaudx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.ec",10,5,CSS-IVE-130066,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Real Battery Management,USB PD,Virtual Battery Management","BC-RQTBC-2859,BC-RQTBC-14012
BC-RQTBCTL-1209
BC-RQTBC-16799
JSLP: 2203202860",CSS-IVE-130066,"Consumer,Corporate_vPro,Slim",,raghav3x,Virtual battery should be disabled when battery is connected.Windows battery meter should show the percentages of real battery,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"Non functionality of virtual  battery when real battery is present

Should be carried out with PS2 keyboard","EC-BAT,EC-GPIO,EC-SX,EC-REVIEW,CFL-PRDtoTC-Mapping,ICL_BAT_NEW,TGL_PSS1.0P,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-EXBAT-2018,PSE 1.0,EC-BAT-automation,OBC-CNL-EC-GPIO-Switches-VirtualLID,OBC-CFL-EC-GPIO-Switches-VirtualLID,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,OBC-TGL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,CML_EC_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC2,ADL-M_5SGC1,RPL_P_Master,ADL_SBGA_5GC,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,ADL-P_Sanity_GC1_IFWI_New,ADL-P_Sanity_GC2_IFWI_New,MTL_IFWI_CBV_EC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_EC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
164,14013185899,Verify Type-C Connector reversibility - USB only devices,Passed,,Cannot be automated since connector needs to be reversed during second iteration,athirarx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,15,CSS-IVE-130107,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_S22_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","TBT_PD_EC_NA,TCSS,USB2.0,USB3.0,USB3.1,USB-TypeC","BC-RQTBC-13080
BC-RQTBC-13305
CNL-UCIS-7728
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 LKF PSS UCIS Coverage: IceLake-UCIS-4280,4_335-UCIS-2994
ICL PRD Coverage: BC-RQTBC-14628
TGL PRD Coverage: BC-RQTBCTL-445
1504409626
RKL Coverage ID :2203201383,2203202518,2203203016,2203202802,2203202480,1209951306,1209951246
ADL: 2205445428 , 2205446182",CSS-IVE-130107,"Consumer,Corporate_vPro,Slim",,raghav3x,"TYPE-C should support connector reversibility, connected device should be functional in both direction without any issue",Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,Verify connector reversibility is possible in TYPE-C and verify the functionality of the device connected to TYPE-C port in both direction,"KBL_NON_ULT,EC-FV,EC-TYPEC,EC-SX,EC-BATTERY,ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-CNL-PTF-PD-EM-ManageCharger,OBC-CFL-PTF-PD-EM-ManageCharger,OBC-ICL-PTF-PD-TCSS-ManageCharger,OBC-TGL-PTF-PD-TCSS-ManageCharger,AML_5W_NA,CML_EC_FV,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,ADL_Arch_Phase3,MTL_Test_Suite,MTL_PSS_1.1IFWI_SYNC,ADLMLP4x,ADL_N_IFWI,IFWI_COVERAGE_DELTA,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_3SDC3,RPL-Px_3SDC1,RPL-P_5SGC2,RPL-P_3SDC2,ADL_SBGA_5GC,MTL_PSS_1.0_BLOCK,EC-NA,EC-REVIEW,TCSS-TBT-P1,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_TBT,IFWI_Payload_EC,MTL_PSS_1.0,UTR_SYNC,ADL_M_PO_Phase2,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_2SDC2,ADL-M_3SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,RPL-Px_5SGC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_2SDC3,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,MTL_HFPGA_TCSS,RPL-SBGA_5SC,RPL-S_5SGC1,MTL_IFWI_PSS_BLOCK,RPL-S_2SDC4,MTL_IFWI_IAC_IOM,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTLSGC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
165,14013185902,Verification of TYPE-C docking station and basic functionality,Passed,,,athirarx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",20,10,CSS-IVE-130113,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,Docking support,TBT_PD_EC_NA,TCSS,USB-TypeC","BC-RQTBC-13080
BC-RQTBC-13305
CNL-UCIS-7728
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 LKF PSS UCIS Coverage: IceLake-UCIS-4280,4_335-UCIS-2982

ICL PRD Coverage: BC-RQTBC-14628
TGL PRD Coverage: BC-RQTBCTL-445

1504409626
RKL:2203201383,2203202518,2203203016,2203202802,2203202480,1209951207
ADL : 2205445407",CSS-IVE-130113,"Consumer,Corporate_vPro,Slim",,raghav3x,Device connected to TYPE-C docking station should be functional ,Client-IFWI,1-showstopper,"bios.lunarlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Test case intended to verify TYPE-C docking station basic functionality ,"KBL_NON_ULT,EC-TYPEC,EC-BAT,TCSS-TBT-P1,ICL-ArchReview-PostSi,ICL_BAT_NEW,BIOS_EXT_BAT,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P2,OBC-CNL-PCH-XDCI-USBC-USB3_Display_Storage_DP,OBC-CFL-PCH-XDCI-USBC-USB3_Display_Storage_DP,OBC-ICL-CPU-iTCSS-TCSS-USB3_Display_Storage_DP,OBC-TGL-CPU-iTCSS-TCSS-USB3_Display_Storage_DP,OBC-LKF-CPU-TCSS-USBC-USB3_Display_Storage_DP,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,ADLMLP4x,IFWI_FOC_BAT,ADL_N_IFWI,IFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_4SDC1,ADL-P_4SDC2,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_ 5SGC1,RPL_S_MASTER,MTL_IFWI_BAT,ADL_SBGA_5GC,ERB,EC-NA,EC-REVIEW,GLK-RS3-10_IFWI,LKF_ERB_PO,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_TBT,IFWI_Payload_EC,UTR_SYNC,ADL_M_PO_Phase2,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_COMMON_UNIFIED,MTL_IFWI_PSS_EXTENDED,CQN_DASHBOARD,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_2SDC2,ADL_N_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,RPL-SBGA_5SC,RPL-S_5SGC1,RPL-S_2SDC4,LNL_M_IFWI_PSS,MTL_IFWI_QAC,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_IAC_IOM,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_2SC2,RPL-SBGA_2SC1,RPL-SBGA_4SC,RPL-P_2SDC5-2,MTL-P_IFWI_PO,MTL_S_IFWI_PSS_1.1,ARL_S_IFWI_0.8PSS,MTLSGC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
166,14013185938,Verify if battery is discharging when it is only on battery power,Passed,,,msalaudx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.ec",20,15,CSS-IVE-130137,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Power Btn/HID,Real Battery Management,USB PD","BC-RQTBC-10616,BC-RQTBC-12462,BC-RQTBC-12813,BC-RQTBC-12814,BC-RQTBC-13316
4_335-UCIS-2397
BC-RQTBC-16769",CSS-IVE-130137,"Consumer,Corporate_vPro,Slim",,raghav3x,SUT should be discharging mode when it is on battery power,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,"Intention of the test case is to verify below requirement.

1) Manage battery charging/discharging","CFL-PRDtoTC-Mapping,EC-BATTERY,EC-SANITY,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase2,LKF_PO_Phase3,LKF_PO_New_P3,EC-tgl-pss_bat,PSE 1.0,TGL_ERB_PO,ECLITE-BAT,OBC-CNL-EC-Charging-EM-Battery,OBC-CFL-EC-Charging-EM-Battery,OBC-LKF-PTF-PD-EM-DekelPhy_PMC_EClite_Battery,OBC-ICL-EC-BatteryCharger-EM-ManageBattery,OBC-TGL-EC-BatteryCharger-EM-ManageBattery,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_Focus_Blue_Auto,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC2,ADL-M_5SGC1,RPL_P_Master,MTL_IFWI_BAT,ADL_SBGA_5GC,EC-BAT,EC-GPIO,EC-SX,EC-REVIEW,TGL_PSS1.0P,ECVAL-EXBAT-2018,EC-BAT-automation,OBC-CNL-EC-GPIO-Switches-VirtualLID,OBC-CFL-EC-GPIO-Switches-VirtualLID,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,OBC-TGL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,TGL_IFWI_PO_P3,CML_EC_BAT,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3, ,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL_IFWI_CBV_EC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_EC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-P_2SDC6,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L1 DailyCI-Basic-Sanity
167,14013185969,Verify that ALS and brightness control should work properly on AC Power,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,12,10,CSS-IVE-130190,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-2862
TGL Requirement coverage: 220195299, 220194421, 
JSLP: 1607196211
RKL:2203201744, FR: 1209951560
ADL FR:1407849491",CSS-IVE-130190,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,The brightness should be incereased or decreased autmatically on uncovering and covering ALS respectively.,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,This test is verify  that Ambient Light Sensor and brightness control should work properly on AC Power,"EC-FV2,EC-GPIO,L5_milestone_only,TGL_PSS0.8P,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-ISH-Sensors-ALS,OBC-ICL-PCH-ISH-Sensors-ALS,OBC-TGL-PCH-ISH-Sensors-ALS,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,MTL_Test_Suite,MTL_PSS_1.1IFWI_SYNC, ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_MASTER,ADL-M_5SGC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-S_3SDC1,MTL_IFWI_BAT,ADL_SBGA_5GC,ERB,ADL_SBGA_3SDC1,ADL-P_Sanity_GC1_IFWI_New,ADL-P_Sanity_GC2_IFWI_New,MTL_IFWI_QAC,MTL-M_4SDC2,MTL_IFWI_CBV_EC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_EC,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
168,14013185986,"Verify display for all connected pannels (HDMI, eDP, DP, MIPI, Onboard TypeC)",Passed,"Verified with eDP ,HDMI,DP, Type-C",,vchenthx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.unknown,20,17,CSS-IVE-130215,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,HDMI","BC-RQTBC-9723
BC-RQTBC-10638
JSLP: 1606766188
MTL: 16011327247",CSS-IVE-130215,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Display enumeration and display should come up for all supported panels.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_review_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,All display panels should work properly ,"GLK-IFWI-SI,UDL2.0_ATMS2.0,OBC-CNL-GPU-DDI-Display-MIPI_eDP_DP_HDMI,OBC-CFL-GPU-DDI-Display-MIPI_eDP_DP_HDMI,OBC-ICL-GPU-DDI-Display-MIPI_eDP_DP_HDMI,OBC-TGL-GPU-DDI-Display-MIPI_eDP_DP_HDMI,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,RKL_U_ERB,RKL_S_ERB,ADL_S_ERB_PO,rkl_cml_s62,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,ADL_P_ERB_PO,ADL_P_ERB_BIOS_PO,MTL_Test_Suite,IFWI_SYNC,IFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,RPL-P_3SDC2,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-S_2SDC7,ADL-M_Sanity_IFWI_New,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL-SBGA_5SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC4,MTLSDC5,,RPL-P_2SDC5,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
169,14013186031,Verify the Dual Display functionality (onboard eDP+DP) in OS pre and post Sx cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pmc",10,8,CSS-IVE-130273,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,S-states","BC-RQTBC-373
IceLake-UCIS-395
IceLake-UCIS-1780
BC-RQTBC-15960
TGL HSD ES ID:220195078
JSLP: 2202557346,1607196182",CSS-IVE-130273,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Dual Display funtionality should work on both eDP and DP Pre and Post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Integration,na,Intention of the testcase is to verify the Dual Display functionality (onboard eDP+DP) pre and post Sx cycle,"TGL_RFR,TGL_PSS1.0C,InProdATMS1.0_03March2018,PSE 1.0,ICL_RVPC_NA,OBC-CNL-GPU-DDI-Display-eDP_DP,OBC-ICL-GPU-DDI-Display-eDP_DP,OBC-TGL-GPU-DDI-Display-eDP_DP,TGL_H_PSS_IFWI_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWI,IFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_2SDC4,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_DELTA_FR_COVERAGE,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_2SDC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1",Low,L2 Mandatory-BAT
170,14013186090,Verify ISH sensor module enumeration in OS,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.ish",18,18,CSS-IVE-130362,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-9881, BC-RQTBC-8515, BC-RQTBC-12771, BC-RQTBC-14156, BC-RQTBC-14164,BC-RQTBCLF-431
TGL Requirement coverage: 1209756376, BC-RQTBCTL-697, BC-RQTBCTL-656, BC-RQTBCTL-700, BC-RQTBCTL-1099, 
RKL: BC-RQTBCTL-697,BC-RQTBCTL-700,BC-RQTBCTL-1099,2203201882,2203201888,2203202665",CSS-IVE-130362,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,ISH  can be enabled/disabled from BIOS with device Enumeration available/ hidden in OS Device Manager correspondingly,Client-IFWI,1-showstopper,"bios.amberlake,bios.arrowlake,bios.kabylake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.skylake,ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,Sensor Viewer,Intention of the test case is to verify if BIOS provides option to enable/disable ISH and corresponding sensors are reflected in OS,"CFL-PRDtoTC-Mapping,L5_milestone_only,InProdATMS1.0_03March2018,PSE 1.0,CML_BIOS_Sanity_CSME12.xx,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,RKL_U_ERB,RKL_S_ERB,RKL_U_PO_Phase3_IFWI,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,Phase_3,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,ADL_N_IFWI,IFWI_TEST_SUITE,IFWI_COVERAGE_DELTA,ADLMLP4x,MTL_IFWI_Sanity,RPL_S_MASTER,RPL-S_3SDC1,ADL_N_REV0,RPL-Px_5SGC1, RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL_S_MASTER,RPL-S_3SDC1,RPL_S_IFWI_PO_Phase3,ADL_M_RVP2a,ADL_SBGA_5GC,RPL-P_3SDC2,ADL_SBGA_3SDC1,ADL_SBGA_3DC1,ADL_SBGA_3DC2,RPL_Px_PO_P3, ADL_SBGA_3DC4,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH, RPL-SBGA_5SC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_ISH,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_2SDC5,RPL_P_PO_P3,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_4SDC1,ARL_Px_IFWI_CI,RPL-SBGA_3SC,MTL-P_IFWI_PO,MTLSDC2,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSDC2,RPL_Hx-R-GC",Medium,L1 DailyCI-Basic-Sanity
171,14013186096,Verify disable/enable ISH Controller option in BIOS,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,6,5,CSS-IVE-130371,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS5_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-10139
BC-RQTBC-9887
TGL Requirement coverage: 1209756376,RKL:2203201744
ADL:1408878467",CSS-IVE-130371,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,ISH controller should able to set enable /disable option without hang,Client-IFWI,4-low,"ifwi.alderlake,ifwi.lunarlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the  test case is to verify ISH Controller BIOS options,"CFL-PRDtoTC-Mapping,L5_milestone_only,InProdATMS1.0_03March2018,PSE 1.0,CML_BIOS_Sanity_CSME12.xx,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,RKL_U_ERB,RKL_S_ERB,RKL_U_PO_Phase3_IFWI,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,Phase_3,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,ADL_N_IFWI,IFWI_TEST_SUITE,IFWI_COVERAGE_DELTA,ADLMLP4x,RPL_S_MASTER,ADL_N_REV0,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-S_3SDC2,ADL_SBGA_5GC,ADL_SBGA_3SDC1,ADL-P_Sanity_GC1_IFWI_New,ADL-P_Sanity_GC2_IFWI_New,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_EC,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
172,14013186253,Verify FPS device enumeration in device manager,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,7,5,CSS-IVE-130975,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha",FPS/iFPS,BC-RQTBC-2556,CSS-IVE-130975,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,FPS device enumeration in device manager should be successful without any yellow bangs,Client-IFWI,2-high,"bios.amberlake,bios.arrowlake,bios.kabylake,bios.raptorlake_refresh,bios.skylake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intentnion of the testcase is to verify FPS driver installation and device enumeration in device manager,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-CNL-PCH-SPI-Sensors-FPS,OBC-CFL-PCH-SPI-Sensors-FPS,OBC-LKF-PCH-SPI-Sensors-FPS,OBC-ICL-PCH-SPI-Sensors-FPS,OBC-TGL-PCH-SPI-Sensors-FPS,LKF_B0_Power_ON,TGL_NEW_BAT,rkl_cml_s62,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC, ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,MTL_IFWI_Sanity,RPL_S_MASTER,ADL-M_5SGC1,ADL-P_3SDC4,RPL-Px_5SGC1,RPL_S_IFWI_PO_Phase3,RPL-S_3SDC1,ADL_SBGA_5GC,RPL-P_5SGC1,MTL_IFWI_PSS_BLOCK,MTL_PSS_1.0_BLOCK,ADL_SBGA_3SDC1,RPL_Px_PO_P3, ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_BIOS,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,RPL_P_PO_P3,RPL-SBGA_5SC, RPL-SBGA_4SC,RPL-SBGA_3SC,MTL-P_IFWI_PO,LNLM5SGC,LNLM3SDC2,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
173,14013186383,Verify 3.5mm Jack Wired headphones/headset functionality,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pchc",5,4,CSS-IVE-131272,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs","BC-RQTBC-10138
IceLake-UCIS-720
IceLake-UCIS-4251
IceLake-UCIS-4250
IceLake-UCIS-1738
IceLake-UCIS-1911
IceLake-UCIS-1909
IceLake-UCIS-2779
4_335-UCIS-1794
TGL HSD-ES ID 1209951422 
TGL HSD-ES ID 1209950179
TGL HSD-ES ID 220195230
TGL HSD-ES ID 220194369
TGL HSD ES ID:220194373
TGL HSD ES ID:220195238
IceLake-UCIS-2148
4_335-UCIS-2827
BC-RQTBCLF-255
ADL FR: 1604590079, 1408256996
RKL FR: 1209950179",CSS-IVE-131272,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure that the headphone/headset is detecting and working as expected ,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Intention of the testcase is to verify 3.5mm Jack Wired headphones/headset functionality               ,"ICL_PSS_BAT_NEW,LKF_TI_GATING,BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-AVS-Audio-HDA_Headphone,OBC-LKF-PCH-AVS-Audio-HDA_Headphone,OBC-ICL-PCH-AVS-Audio-HDA_Headphone,OBC-TGL-PCH-AVS-Audio-HDA_Headphone,TGL_H_PSS_BIOS_BAT,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,ADL_PSS_1.0,ADL_PSS_1.05,IFWI_TEST_SUITE,IFWI_PO,IFWI_Review_Done,RKL_Native_PO,RKL_Xcomp_PO,ADL_pss_0.8_NA,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Phase_3,MTL_PSS_0.5,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_S_IFWI_PSS_0.8,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,MTL_IFWI_BAT,ADL_M_RVP2a,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,ADL_M_LP5x_NA,ADL_M_LP4x_NA,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_QAC,MTL_IFWI_IAC_ACE ROM EXT,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-S_2SDC8,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_S_IFWI_0.5PSS,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
174,14013186385,Verify ME driver can be Installed/uninstalled.,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.csme,15,8,CSS-IVE-131275,Industry Specs and Open source initiatives,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS7_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",CSE/TXE,https://hsdes.intel.com/appstore/article/#/1304602987/main,CSS-IVE-131275,"Consumer,Corporate_vPro,Slim",,sumith2x,Pass Criteria: Test passes if ME driver can be Installed / uninstalled successfully and SUT is stable during the process.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,MEInfowin64.exe,This Test case is to check ME driver can be Installed / uninstalled successfully.,"ICL_PSS_BAT_NEW,CNL_Automation_Production,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-CSME-Manageability,OBC-ICL-PCH-CSME-Manageability,OBC-TGL-PCH-CSME-Manageability,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,RPL_S_PSS_BASE,IFWI_FOC_BAT, ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1, RPL-Px_4SDC1, RPL-Px_3SDC2,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,MTL_IFWI_BAT,ADL_SBGA_5GC, ADL_SBGA_3DC4,RPL-S_2SDC7,LNL_M_IFWI_PSS,ADL-S_Post-Si_In_Production,MTL_IFWI_IAC_CSE,MTL_IFWI_CBV_CSME,MTL_IFWI_CBV_BIOS,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_General,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5SC,ARL_Px_IFWI_CI,RPL-SBGA_4SC,RPL-SBGA_3SC,MTLSDC1,MTLSDC2,MTLSDC4,ARL_S_IFWI_0.8PSS,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
175,14013186405,Verify Altimeter sensor enumeration pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,10,8,CSS-IVE-131338,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","BC-RQTBC-623, IceLake-UCIS-3262
TGL Requirement coverage: 220195225,RKL:2203201744",CSS-IVE-131338,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Altimeter Sensor should get enumerated in Sensor Viewer pre and post S3 cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Altimeter Sensor should be enumerated in Sensor Viewer App pre and post Sx Cycle.,"ICL-ArchReview-PostSi,TGL_PSS1.0C,UDL2.0_ATMS2.0,OBC-ICL-PCH-ISH-Sensors-Altimeter,OBC-TGL-PCH-ISH-Sensors-Altimeter,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,MTL_M_MASTER,IFWI_COVERAGE_DELTA,MTL_HFPGA_IFWI,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC, RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
176,14013186406,ISH Sensor Functionality - Altimeter,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,6,4,CSS-IVE-131341,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-623, IceLake-UCIS-3262
TGL Requirement coverage: 220195225
4_335-UCIS-1909,RKL:2203201744",CSS-IVE-131341,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Altimeter Sensor should be functional by displaying readings/values in sensor Viewer tool,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Altimeter Sensor should be enumerated and Functional in Sensor Viewer App.,"ICL-ArchReview-PostSi,TGL_PSS1.0C,BIOS_EXT_BAT,LKF_PO_Phase1,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-Altimeter,OBC-ICL-PCH-ISH-Sensors-Altimeter,OBC-TGL-PCH-ISH-Sensors-Altimeter,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,MTL_M_MASTER,IFWI_COVERAGE_DELTA,MTL_HFPGA_IFWI,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ADL_SBGA_5GC,ERB,ADL-M_2SDC1,ADL_SBGA_3SDC1,RPL_Px_PO_P3,MTL-M_4SDC2,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH,RPL_P_PO_P3,RPL-SBGA_5SC,ARL_Px_IFWI_CI,RPL-SBGA_3SC,MTLSDC2,LNLM3SDC2",Low,L2 Mandatory-BAT
177,14013186464,Verify ISH Sensor - Proximity Enumeration pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,8,6,CSS-IVE-131392,Touch & Sensing,"CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","IceLake-UCIS-2138
TGL Requirement coverage: 220377677, BC-RQTBCTL-1100, 
RKL:2203202687",CSS-IVE-131392,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Sensor should get enumerated in Sensor Viewer pre and post sx cycle,Client-IFWI,3-medium,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify Proximity sensor enumeration pre and post Sx cycle,"PSE 1.0,OBC-CNL-PCH-ISH-Sensors-Proximity,OBC-ICL-PCH-ISH-Sensors-Proximity,OBC-TGL-PCH-ISH-Sensors-Proximity,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_NA,IFWI_SYNC,IFWI_FOC_BAT,MTL_M_MASTER,IFWI_COVERAGE_DELTA,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL_SBGA_3SDC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_IAC_ISH,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
178,14013186466,Verify ISH Proximity sensor functionality pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,8,6,CSS-IVE-131396,Touch & Sensing,"CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","IceLake-UCIS-2138
TGL Requirement coverage: 220377677, BC-RQTBCTL-1100, 
RKL:2203202687",CSS-IVE-131396,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Proximity sensor should be functional pre and post Sx cycle,Client-IFWI,3-medium,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify Proximity sensor functionality pre and post Sx cycle ,"UDL2.0_ATMS2.0,rkl_cml_s62,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_NA,IFWI_SYNC,IFWI_FOC_BAT,MTL_M_MASTER,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,MTL_IFWI_FV,MTL_HFPGA_IFWI,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL_P_MASTER,MTL_S_MASTER,MTL-M_4SDC1,MTL-M_4SDC2,IFWI_COVERAGE_DELTA,MTL_IFWI_IAC_ISH,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
179,14013186470,ISH Sensor Enumeration pre and post Connected Standby (CMS) cycle - Barometric Pressure,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,5,CSS-IVE-131406,Touch & Sensing,"AMLR_Y42_PV_RS6,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,MoS (Modern Standby)","BC-RQTBC-13696
IceLake-UCIS-1856
IceLake-UCIS-2034
TGL Requirement coverage: 220195304, 220194425, BC-RQTBCTL-1100, 
RKL:2203202687",CSS-IVE-131406,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Barometric Pressure Sensor should be enumerated in Action manager/Sensor Viewer tool pre and post CMS cycle,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Barometric Pressure Sensor should get enumerated in Action manager/Sensor Viewer tool pre and post CMoS cycle,"ICL-ArchReview-PostSi,LKF_PO_Phase3,LKF_PO_New_P3,ADL/RKL/JSL,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,IFWI_TEST_SUITEIFWI_COVERAGE_DELTA,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL-M_2SDC1,ADL_SBGA_5GC,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC",Low,L2 Mandatory-BAT
180,14013186515,Verify 3.5mm jack Wired headphones/headset detection on pre and post Sx cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pchc,fw.ifwi.pmc",10,8,CSS-IVE-131473,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs,S-states","BC-RQTBC-10138
IceLake-UCIS-720
IceLake-UCIS-4251
IceLake-UCIS-4250
IceLake-UCIS-1738(Rev 2.3)
IceLake-UCIS-1911
IceLake-UCIS-1909
IceLake-UCIS-2779
4_335-UCIS-1794
TGL HSD-ES ID 1209951422 
TGL HSD-ES ID 1209950179
TGL HSD-ES ID 220195286
TGL HSD-ES ID 220194417
BC-RQTBC-16198
JSL+:1604590079",CSS-IVE-131473,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure that the headphone/headset is detecting as expected ,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"Wired headphones/headset detection

 

 

Expected results:

Able to verify headphone detection in Device manager and control panel","ICL_BAT_NEW,ICL-ArchReview-PostSi,ICL_RFR,TGL_PSS0.8C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_VP_NA,OBC-ICL-PCH-AVS-Audio-HDA_Headphone,OBC-TGL-PCH-AVS-Audio-HDA_Headphone,rkl_cml_s62,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,IFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_S_IFWI_PSS_0.8,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_PMC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-S_2SDC8,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
181,14013186540,Verify Humidity Sensor enumeration,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-131507,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,4_335-UCIS-1915,CSS-IVE-131507,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Humidity Sensor should be listed  without issue in the Sensor view tool.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_ERB_PO,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,ADL_N_IFWIIFWI_COVERAGE_DELTA,MTL_IFWI_BAT,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_M_RVP2a,ADL-M_2SDC1,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L1 DailyCI-Basic-Sanity
182,14013186541,Verify Humidity Sensor enumeration after S0i3,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-131508,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,4_335-UCIS-1915,CSS-IVE-131508,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Humidity Sensor should be listed after S0i3 without issue in the Sensor view tool.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-Humidity,OBC-TGL-PCH-ISH-Sensors-Humidity,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_M_NA,ADL_SBGA_5GC,IFWI_Coverage_Delta,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
183,14013186542,Verify Humidity Sensor functionality,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-131510,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,LKF Usecase: 4_335-UCIS-1915,CSS-IVE-131510,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Humidity Sensor should be functional  without issue .,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_ERB_PO,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-Humidity,OBC-TGL-PCH-ISH-Sensors-Humidity,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,MTL_IFWI_BAT,ADL_M_NA,ADL_SBGA_5GC,IFWI_Coverage_Delta,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
184,14013186543,Verify Humidity Sensor functionality after S0i3,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-131511,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,LKF Usecase: 4_335-UCIS-1915,CSS-IVE-131511,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Humidity Sensor should be functional after S0i3 without issue .,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-Humidity,OBC-TGL-PCH-ISH-Sensors-Humidity,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_M_NA,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,ADL-M_2SDC1,MTL_IFWI_FV,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
185,14013186544,Verify Temperature Sensor enumeration,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-131513,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"LKF Usecase: 4_335-UCIS-1586
2201759456
RKL: 1209951588",CSS-IVE-131513,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Temperature Sensor should be listed  without issue in the Sensor view tool.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_ERB_PO,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_BAT,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_M_RVP2a,ADL-M_2SDC1,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L1 DailyCI-Basic-Sanity
186,14013186545,Verify Temperature Sensor enumeration after S0i3,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-131514,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"LKF Usecase: 4_335-UCIS-1586
1209949893
2201759456
RKL: 1209951588",CSS-IVE-131514,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Temperature Sensor should be listed after S0i3 without issue in the Sensor view tool.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-TemperatureSensor,OBC-TGL-PCH-ISH-Sensors-TemperatureSensor,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,ADL-P_5SGC1,ADL-P_5SGC2,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,ADL-M_2SDC1,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
187,14013186548,Verify Temperature Sensor enumeration pre and post Sx cycles,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-131515,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","LKF Usecase: 4_335-UCIS-1586
1209949893
2201759456
RKL: 1209951588",CSS-IVE-131515,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Temperature Sensor should be listed pre and post Sx without issue in the Sensor view tool.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","InProdATMS1.0_03March2018,LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-TemperatureSensor,OBC-TGL-PCH-ISH-Sensors-TemperatureSensor,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL-P_5SGC1,ADL-P_5SGC2,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,ADL-M_2SDC1,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
188,14013186551,Verify Temperature Sensor functionality,Passed,,,sumith2x,"common,silicon",Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.ish",5,4,CSS-IVE-131516,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"LKF Usecase: 4_335-UCIS-1586

1209949893
2201759456
RKL: 1209951588",CSS-IVE-131516,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Temperature Sensor should be functional  without issue .,Client-IFWI,2-high,"bios.alderlake,bios.amberlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.lunarlake,ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.review_complete_pending_dryrun,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_ERB_PO,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-TemperatureSensor,OBC-TGL-PCH-ISH-Sensors-TemperatureSensor,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_2SDC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC1,MTL_IFWI_BAT,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,IPU22.2_BIOS_change,RPL-SBGA_5SC,RPL-Px_2SDC1,RPL-P_4SDC1,RPL-SBGA_3SC,IPU22.3_BIOS_change,LNLM3SDC2,LNL_M_PSS0.8",Low,L2 Mandatory-BAT
189,14013186553,Verify Temperature Sensor functionality after S0i3,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-131517,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"LKF Usecase: 4_335-UCIS-1586
2201759456
RKL: 1209951588",CSS-IVE-131517,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Temperature Sensor should be functional after S0i3 without issue .,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-TemperatureSensor,OBC-TGL-PCH-ISH-Sensors-TemperatureSensor,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_2SDC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,MTL_IFWI_FV,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
190,14013186555,Verify Temperature Sensor functionality  pre and post Sx cycles,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-131518,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","LKF Usecase: 4_335-UCIS-1586
1209949893
2201759456
RKL: 1209951588",CSS-IVE-131518,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Humidity Sensor should be functional pre and post Sx cycles without issue .,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","InProdATMS1.0_03March2018,LKF_PO_Phase3,LKF_PO_New_P3,OBC-LKF-PCH-ISH-Sensors-TemperatureSensor,OBC-TGL-PCH-ISH-Sensors-TemperatureSensor,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_2SDC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,MTL_IFWI_FV,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
191,14013186582,Verify WLAN connectivity over IPV6 network,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pchc,10,8,CSS-IVE-131546,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_N-1_(ICL)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CNVi,discrete WiFi/BT","LKF: 4_335-UCIS-2381,4_335-LZ-798
JSLP: 1607196254
ADL:2202557896",CSS-IVE-131546,"Consumer,Corporate_vPro,Slim",,vhebbarx,SUT should able to connect to IPV6 WIFI network and able to Data Transfer/Browsing  secure sites over Internet without any issues,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This TC is to Validate WLAN connectivity over IPV6 network,"ICL-ArchReview-PostSi,ICL_RFR,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P3,OBC-CNL-PCH-CNVi-Connectivity-WiFi,OBC-CNL-PTF-CNVd-Connectivity-WiFi,OBC-CFL-PCH-CNVi-Connectivity-WiFi,OBC-CFL-PTF-CNVd-Connectivity-WiFi,OBC-LKF-PTF-CNVd-Connectivity-WiFi,OBC-ICL-PCH-CNVi-Connectivity-WiFi,OBC-ICL-PTF-CNVd-Connectivity-WiFi,OBC-TGL-PCH-CNVi-Connectivity-WiFi,OBC-TGL-PTF-CNVd-Connectivity-WiFi,CML_Delta_From_WHL,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC2,RPLSGC1,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,RPL-S_3SDC1,RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, RPL-S_2SDC1,  RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC4,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_3SC1,RPL-SBGA_5SC,RPL-Px_5SGC1,RPL-Px_4SDC1,ADL-M_3SDC2,,ADL-M_2SDC2,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,RPL-S_3SDC2,RPL-S_3SDC3, RPL-S_3SDC2, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3,  RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_4SDC1, RPL-P_5SGC1, RPL-P_5SGC2,  RPL-P_2SDC3, RPL-S_2SDC7, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_3SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_3SDC2, ADL_SBGA_3SDC1,MTL IFWI_Payload_Platform-Val,ADL_N_IFWI_5SGC1, ADL_N_IFWI_4SDC1, ADL_N_IFWI_3SDC1,  ADL_N_IFWI_2SDC1, ADL_N_IFWI_2SDC2, ADL_N_IFWI_2SDC3,ADL_N_IFWI_5SGC1, ADL_N_IFWI_4SDC1,   ADL_N_IFWI_2SDC1, ADL_N_IFWI_2SDC2,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1, MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-SBGA_3SC, RPL-Px_4SP2, RPL-Px_2SDC1, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, RPL-S_3SDC1, RPL-S_2SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8,, RPL_Hx-R-GC, RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
192,14013186623,Verify Humidity Sensor enumeration pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,10,8,CSS-IVE-131583,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states",TGL UCIS:2202471130,CSS-IVE-131583,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Humidity Sensor should be listed after S3 without issue in the Sensor view tool.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_M_NA,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
193,14013186624,Verify Humidity Sensor functionality pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,10,8,CSS-IVE-131584,Touch & Sensing,"CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states",TGL UCIS:2202471130,CSS-IVE-131584,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Humidity Sensor should be functional after S3 without issue .,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool/SensorViewer instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

 ","IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_M_NA,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,ADL-M_2SDC1,MTL_IFWI_FV,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM3SDC2",Low,L2 Mandatory-BAT
194,14013186696,Validate basic boot check with PTT enabled different Bootguard (0/3/4/5) IFWI profiles with DTPM connected,Passed,,,bhiman1x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,20,18,CSS-IVE-131652,Platform Protection and SysFW Security,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Boot Guard (Anchor Cove),PTT (fTPM),TPM2.0",RKL_FR: 1209951610,CSS-IVE-131652,"Consumer,Corporate_vPro",,bhiman1x,Ensure that the system boots with all Bootguard profiles ifwi,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,This test case is to verify  basic boot check with PTT enabled different Boot guard profiles Dtpm Connected,"TGL_BIOS_PO_P2,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,IFWI_PO,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,Automation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL_N_IFWI,RPL_S_IFWI_PO_Phase3,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC4,ADL_M_RVP2a,ADL_SBGA_5GC,ERB,RPL_Px_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_CSME,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5GC,RPL-SBGA_5SC
,MTL-P_IFWI_PO,MTL_IFWI_IAC_ESE,ARL_S_IFWI_0.8PSS",Medium,L1 DailyCI-Basic-Sanity
195,14013186698,Validate basic boot check with PTT enabled different Bootguard (0/3/4/5) IFWI profiles,Passed,,,girishax,common,Ingredient,Automatable,Intel Confidential,bios.security,25,18,CSS-IVE-131653,System Firmware Builds and bringup,"JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_UY42_PO,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta",BIOS Build,"Test case has been drafted based on the TGL PO test plan
TGL:BC-RQTBCTL-1212

JSLP:1607196237",CSS-IVE-131653,"Consumer,Corporate_vPro",,chassanx,Ensure that the system boots with all Bootguard profiles ifwi,Client-IFWI,1-showstopper,"ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,This test case is to Validate Basic boot check after flashing IFWI Profiles,"TGL_BIOS_PO_P1,rkl_cml_s62,IFWI_TEST_SUITE,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_2SDC3,RPL-P_3SDC2,RPL-P_5SGC2,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC1,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC2,Automation_Inproduction,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,MTL_IFWI_Sanity,RPL_S_MASTER,RPL-S_2SDC4,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC2,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC3,RPL-S_2SDC4,LNL_M_IFWI_PSS,MTL_IFWI_CBV_CSME,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,ARL_S_IFWI_0.8PSS",Medium,L1 DailyCI-Basic-Sanity
196,14013186737,Verify Bluray playback with PAVP,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.unknown,8,5,CSS-IVE-131753,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",PAVP,"BC-RQTBC-2926
BC-RQTBC-13756
RKL : 1209951652",CSS-IVE-131753,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Blueray play back should be done properly after enabling PAVP,Client-IFWI,4-low,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_review_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Test case is to verify Blueray play back with PAVP enable,"ICL-ArchReview-PostSi,ICL_RFR,UDL2.0_ATMS2.0,OBC-ICL-GPU-PAVP-Graphics-eDP,OBC-TGL-GPU-PAVP-Graphics-eDP,rkl_cml_s62,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,ADL_Arch_Phase3,Phase_3,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_IFWI_PO_Phase3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,ADL_SBGA_3SDC1,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_IUNIT,MTL IFWI_Payload_Platform-Val,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,RPL_P_PO_P3,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,ARL_Px_IFWI_CI,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
197,14013186740,Verify Bluray playback with PAVP on multiple display panels,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,15,10,CSS-IVE-131756,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",PAVP,"BC-RQTBC-2926
BC-RQTBC-13756
IceLake-UCIS-1501
RKL : 1209951653",CSS-IVE-131756,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Play back should be fine on display panels with PAVP enable,Client-IFWI,4-low,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_review_phase,,Low,L2 Mandatory-BAT,,,Functional,na,AV play back should be find on all supported display panels with PAVP enabled,"ICL-ArchReview-PostSi,ICL_RFR,UDL2.0_ATMS2.0,OBC-ICL-GPU-PAVP-Graphics-eDP_DP_HDMI,OBC-TGL-GPU-PAVP-Graphics-eDP_DP_HDMI,rkl_cml_s62,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,COMMON_QRC_BAT,ADL_Arch_Phase3,Phase_3,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,ADL_SBGA_3SDC1,MTL_IFWI_CBV_IUNIT,MTL IFWI_Payload_Platform-Val,RPL-SBGA_5SC,RPL-SBGA_4SC,,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_4SC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
198,14013186766,"Verify whether different types of IFWI (Release,Performance ) can be booted or not",Passed,,,girishax,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.unknown,15,10,CSS-IVE-131799,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",SPI bus,BC-RQTBC-13038,CSS-IVE-131799,"Consumer,Corporate_vPro,Slim",,chassanx,"The machine should boot properly after flashing all different types of IFWI (Release,Performance )",Client-IFWI,4-low,"ifwi.alderlake,ifwi.lunarlake,ifwi.raptorlake","ifwi.alderlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the testcase is to verify different types of IFWI (Release,Performance ) can be booted or not","IFWI,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-SystemFlash-IFWI,OBC-CFL-PCH-SystemFlash-IFWI,OBC-LKF-PCH-SystemFlash-IFWI,OBC-TGL-PCH-Flash-System,OBC-ICL-PCH-Flash-System,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P1,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RKL_Native_PO,RKL_Xcomp_PO,Phase_2,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC1,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC2,ADL_SBGA_5GC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL_S_IFWI_PO_Phase2,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC2,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC3,RPL-S_2SDC4,ADL_SBGA_3SDC1,RPL_Px_PO_P2,ADL-S_Post-Si_In_Production,RPL_SBGA_IFWI_PO_Phase2,ADL_N_IFWI_IEC_CSME,RPL_P_PO_P2,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC",Low,L2 Mandatory-BAT
199,14013186773,"GPIO keys function test on OS (Vol Up, Vol Down, Home & Power buttons)",Passed,,,sbabyshx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.ec",10,8,CSS-IVE-131800,Flex I/O and Internal Buses,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta","GPIO,GPIO interrupts,System Buttons","BC-RQTBC-9963

BC-RQTBC-9775 ->  GPIO IO resource and interrupt resource  should be enumerated via ACPI. This testcase deals with functionality check in OS of GPIO IO buttons.

BC-RQTBC-12870
BC-RQTBCTL-1211
BC-RQTBCLF-15",CSS-IVE-131800,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,All GPIO buttons should work.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.review_complete_pending_dryrun,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify GPIO keys functionality,"BIOS,ISH,BIOS+IFWI,CFL-PRDtoTC-Mapping,ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,TGL_ERB_PO,AML_5W_NA,OBC-CNL-PTF-EC-GPIO,OBC-CFL-PTF-EC-GPIO,OBC-LKF-PTF-EC-GPIO,OBC-ICL-PTF-GPIO-HwBtns/LEDs/Switchs,OBC-TGL-PTF-GPIO-HwBtns/LEDs/Switchs,rkl_cml_s62,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Phase_3,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADL_N_IFWI,ADL-M_5SGC1,ADL_SBGA_5GC,ADL_SBGA_3SDC1,MTL_IFWI_FV,RPL-S_2SDC7,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,ADL_N_IFWI_2SDC3,ADL_N_IFWI_2SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_5SGC1,ADL_N_IFWI_IEC_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
200,14013186815,Verify Processor C-states occurrence,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,15,5,CSS-IVE-131841,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",C-States,"BC-RQTBC-9683
TGL:BC-RQTBCTL-645
TGL:BC-RQTBC-13485,BC-RQTBC-14656,BC-RQTBCTL-640
JSL:BC-RQTBC-16110
RKL : 2203201681 , 2203201684
ADL: 1604834155,1604834168",CSS-IVE-131841,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,Processor C-states should occur on performing C-state cycling and should be greater than 50%,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify Processor C-states occurrence on performing C-state cycling,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-CNL-CPU-Punit-PM-CState,OBC-TGL-CPU-Punit-PM-CState,OBC-ICL-CPU-Punit-PM-CState,OBC-LKF-CPU-Punit-PM-CState,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,ADL_PSS_1.0,ADL_pss_0.8_NA,ADL/RKL/JSL,Delta_IFWI_BIOS,IFWI_TEST_SUITE,ADL_Arch_Phase_!,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL_SBGA_5GC,ADL_SBGA_3SDC1,MTL_PSS_CMS,RPL-S_5SGC1,RPL-S_4SDC2,RPL-S_2SDC3,MTL_IFWI_PSS_BLOCK,RPL-S_2SDC7,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_PUNIT,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_ChipsetInit,MTL_IFWI_CBV_BIOS,ADL_N_IFWI_2SDC3,ADL_N_IFWI_2SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_5SGC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_Chipset_init,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_Px_PO_New_P2,RPL-SBGA_5SC,ARL_Px_IFWI_CI,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.5PSS,RPL-P_5SGC,MTLSGC1",Low,L2 Mandatory-BAT
201,14013186924,S0/M0 transition during CS state,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.cpu_pm,bios.me,fw.ifwi.ish",10,8,CSS-IVE-131893,Industry Specs and Open source initiatives,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","InstantGo (CS),MoS (Modern Standby),Virtual Lid","BC-RQTBC-8351, BC-RQTBC-12585,BC-RQTBC-12595,BC-RQTBC-14511
TGL: BC-RQTBCTL-883 
RKL:2203202963
RKL:2203203028",CSS-IVE-131893,"Consumer,Corporate_vPro",,sumith2x,Transition should be without any issues.,Client-IFWI,1-showstopper,"bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,MEInfo.exe,"Meinfo tool:

 

Launch Command prompt with Admin Privileges and run the command 'MEinfo.exe -FWSTS' 

 

Output:

Output shall contain Operational state as CM0 with UMA i.e., ME engine is in M0 state.

 

Note: Same command can also be run EDK shell using Meinfo.efi 

Meinfo tool can be obtained from CSME toolkit that comes as part of CSME driver","CFL-PRDtoTC-Mapping,InProdATMS1.0_03March2018,PSE 1.0,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,MTL_S_MASTER,RPL_S_MASTER,RPL_P_MASTER,MTL_P_MASTER,MTL_M_MASTER,IFWI_FOC_BAT,ADL-S_ 5SGC_1DPCIFWI_COVERAGE_DELTA,ADL-S_4SDC1,RPLSGC1,RPLSGC2,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL-S_ 5SGC1,ADL-S_ 5SGC2,ADL-S_2SDC4,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC1,ADL-S_3SDC2,ADL-S_3SDC3,NA_4_FHF,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC4,ARL_PX_MASTER,ARL_S_MASTER,TGL_NEW,UDL2.0_ATMS2.0,IFWI_COVERAGE_DELTA,ADL_M_TS,ADL-P_4SDC2,ADL-P_3SDC3,RPL-S_2SDC7,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_CSME,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSGC1,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC3,MTLSDC4,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
202,14013186930,Verify firmware upgrade and downgrade for ME payload from OS,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.csme,20,15,CSS-IVE-131908,Industry Specs and Open source initiatives,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS_PSIRT_QSR_Coverage,FW-Update",FW update scenario at OS Level,CSS-IVE-131908,"Consumer,Corporate_vPro",,sumith2x,Firmware upgrade and downgrade for ME payload should get completed successfully from OS,Client-IFWI,2-high,"bios.amberlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,CapsuleApp.efi,"Intention of the testcase is to verify firmware upgrade and downgrade for ME payload.

 

This test verifies upgrade and downgrade at OS level

 ","UDL2.0_ATMS2.0,TGL_H_PSS_BIOS_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,RPL_S_MASTER,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL_SBGA_5GC, ADL_SBGA_3DC4,RPL-S_2SDC7,LNL_M-MASTER,MTL_IFWI_CBV_CSME,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-SBGA_3SC, RPL-SBGA_2SC1, RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L1 DailyCI-Basic-Sanity
203,14013187018,S0/M0 transition during Hbernate(S4) state,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.me,fw.ifwi.csme",10,8,CSS-IVE-131959,Manageability Support,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CSE/TXE,Power Btn/HID,S-states","BC-RQTBC-8351, BC-RQTBC-12585,  BC-RQTBC-12595
TGL: BC-RQTBCTL-873,BC-RQTBCTL-883 
RKL:2203202963
RKL:2203203028",CSS-IVE-131959,"Consumer,Corporate_vPro",,sumith2x,Transition should be without any issues.,Client-IFWI,1-showstopper,"bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.meteorlake,bios.raptorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,MEInfowin64.exe,"Meinfo tool:

 

Launch Command prompt with Admin Privileges and run the command 'MEinfo.exe -FWSTS' 

 

Output:
Output shall contain Operational state as CM0 with UMA i.e., ME engine is in M0 state.

 

Note: Same command can also be run EDK shell using Meinfo.efi 
Meinfo tool can be obtained from CSME toolkit that comes as part of CSME driver","CSE,CFL-PRDtoTC-Mapping,ICL_PSS_BAT_NEW,InProdATMS1.0_03March2018,PSE 1.0,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,MTL_S_MASTER,RPL_S_MASTER,MTL_P_MASTER,MTL_M_MASTER,RPL_P_MASTER,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-S_ 5SGC_1DPCIFWI_COVERAGE_DELTA,ADL-S_4SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_M_TS,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,NA_4_FHF,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC4,ARL_PX_MASTER,ARL_S_MASTER,TGL_NEW,UDL2.0_ATMS2.0,IFWI_COVERAGE_DELTA,ADL-P_4SDC2,ADL-P_3SDC3,RPL-S_5SGC1,RPL-S_3SDC1,RPL-S_2SDC7,LNL_M_IFWI_PSS,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_CSME,RPL-SBGA_5SC,MTL-M/P_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL-SBGA_3SC,MTLSGC1,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC3,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
204,14013187020,S0/M0 transition during sleep(S3) state,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.me,fw.ifwi.csme",10,8,CSS-IVE-131961,Manageability Support,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CSE/TXE,Power Btn/HID,S-states","BC-RQTBC-8351, BC-RQTBC-12585, BC-RQTBC-12595
TGL: BC-RQTBCTL-873,BC-RQTBCTL-883 
RKL:2203202963
RKL:2203203028",CSS-IVE-131961,"Consumer,Corporate_vPro",,sumith2x,Transition should be without any issues.,Client-IFWI,1-showstopper,"bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,MEInfowin64.exe,"Meinfo tool:

 

Launch Command prompt with Admin Privileges and run the command 'MEinfo.exe -FWSTS' 

 

Output:
Output shall contain Operational state as CM0 with UMA i.e., ME engine is in M0 state.

 

Note: Same command can also be run EDK shell using Meinfo.efi 
Meinfo tool can be obtained from CSME toolkit that comes as part of CSME driver","CSE,CFL-PRDtoTC-Mapping,ICL_PSS_BAT_NEW,InProdATMS1.0_03March2018,PSE 1.0,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,MTL_S_MASTER,RPL_S_MASTER,MTL_M_MASTER,MTL_P_MASTER,RPL_P_MASTER,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-S_ 5SGC_1DPCIFWI_COVERAGE_DELTA,ADL-S_4SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_2SDC3,ADL_M_TS,ADLMLP4x,ADL-P_5SGC2,RPL-Px_5SGC1,RPL-Px_4SDC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,NA_4_FHF,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC4,ARL_PX_MASTER,ARL_S_MASTER,TGL_NEW,UDL2.0_ATMS2.0,IFWI_COVERAGE_DELTA,ADL-P_4SDC2,ADL-P_3SDC3,RPL-S_5SGC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC7,LNL_M_IFWI_PSS,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_CSME,RPL-SBGA_5SC,MTL-M/P_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL-SBGA_3SC,MTLSGC1,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC3,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
205,14013187021,Verify ME(M0) status pre and post cold and warm reset cycle,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.me,fw.ifwi.csme",10,8,CSS-IVE-131962,Manageability Support,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CSE/TXE,G3-State,S-states","BC-RQTBC-8351
BC-RQTBC-12588
BC-RQTBC-12589
TGL: BC-RQTBCTL-877",CSS-IVE-131962,"Consumer,Corporate_vPro",,sumith2x,Ensure :M0 state observed  after warm reset transition.,Client-IFWI,1-showstopper,"bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.lunarlake,bios.meteorlake,bios.raptorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,MEInfowin64.exe,ME(M0) status pre and post cold and warm reset cycle should be proper,"CSE,CFL-PRDtoTC-Mapping,ICL_PSS_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,MTL_S_MASTER,RPL_S_MASTER,IFWI_FOC_BAT,RPL_P_MASTER,MTL_P_MASTER,MTL_M_MASTER,MTL_IFWI_PSS_EXTENDED,ADL-S_ 5SGC_1DPCIFWI_COVERAGE_DELTA,ADL-S_4SDC1,RPLSGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_M_TS,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_4SDC1,RPL-Px_5SGC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_3SDC1,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC4,ARL_PX_MASTER,ARL_S_MASTER,NA_4_FHF,RPL-S_5SGC1,RPL-S_2SDC7,LNL_M_IFWI_PSS,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_CSME,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL-SBGA_3SC,MTLSGC1,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC3,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
206,14013187024,S0/M0 transition during Hybrid sleep state,Passed,,,sumith2x,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.me,fw.ifwi.csme",10,8,CSS-IVE-131964,Manageability Support,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CSE/TXE,Power Btn/HID,S-states","BC-RQTBC-8351, 
BC-RQTBC-12585,
BC-RQTBC-12595
TGL: BC-RQTBCTL-883 
RKL:2203202963
RKL:2203203028",CSS-IVE-131964,"Consumer,Corporate_vPro",,sumith2x,Transition should be without any issues.,Client-IFWI,1-showstopper,"bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,MEInfowin64.exe,"Meinfo tool:

Launch Command prompt with Admin Privileges and run the command 'MEinfo.exe -FWSTS' 

 

Output:
Output shall contain Operational state as CM0 with UMA i.e., ME engine is in M0 state.

 

Note: Same command can also be run EDK shell using Meinfo.efi 
Meinfo tool can be obtained from CSME toolkit that comes as part of CSME driver","CSE,CFL-PRDtoTC-Mapping,InProdATMS1.0_03March2018,PSE 1.0,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,Delta_IFWI_BIOS,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,MTL_S_MASTER,RPL_S_MASTER,MTL_M_MASTER,MTL_P_MASTER,RPL_P_MASTER,IFWI_FOC_BAT,IFWI_FOC_BAT_EXT,ADL-S_ 5SGC_1DPCIFWI_COVERAGE_DELTA,ADL-S_4SDC1,RPLSGC1,RPLSGC2,ADL_M_TS,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADLMLP4x,ADL-P_5SGC2,RPL-Px_5SGC1,RPL-Px_4SDC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,NA_4_FHF,ADL_SBGA_5GC,ADL_SBGA_3DC4,ARL_PX_MASTER,ARL_S_MASTER,TGL_NEW,UDL2.0_ATMS2.0,IFWI_COVERAGE_DELTA,ADL-P_4SDC2,ADL-P_3SDC3,RPL-S_5SGC1,RPL-S_3SDC1,RPL-S_2SDC7,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_CSME,RPL-SBGA_5SC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL-SBGA_3SC,MTLSGC1,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC3,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
207,14013187105,"Verify No device yellow bangs pre and post Sx cycles with all device connected as per config planned ( Golden, delta, 5, 4, 3 STAR )",Passed,,,girishax,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.unknown,15,12,CSS-IVE-132083,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5C,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",S-states,BC-RQTBC-13209,CSS-IVE-132083,"Consumer,Corporate_vPro,Slim",,chassanx,No yellow bangs should be seen in device manager pre and post Sx cycles,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to verify no yellow bangs in device manager with all devices connected as per config planned for validation. Refer supported devices in latest release config sheet,"GLK-IFWI-SI,ICL_PSS_BAT_NEW,GLK-RS3-10_IFWI,CNL_Automation_Production,CFL_Automation_Production,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PTF-PMC-PM-Sx,OBC-CFL-PTF-PMC-PM-Sx,OBC-LKF-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,TGL_PSS_IN_PRODUCTION,ICL_ATMS1.0_Automation,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,MCU_UTR,MCU_NO_HARM,CML_DG1_Delta,IFWI_TEST_SUITE,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC1,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC2,ADL_SBGA_5GC,IFWI_COVERAGE_DELTA,RPLSGC2,RPLSGC1,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_2SDC6_OC,ADL-P_3SDC5,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL_S_IFWI_PO_Phase2,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC2,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC3,RPL-S_2SDC4,ADL_SBGA_3SDC1,RPL_Px_PO_P2,ADL-S_Post-Si_In_Production,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_PMC,RPL_P_PO_P2,RPL-S_Post-Si_In_Production,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3",Low,L2 Mandatory-BAT
208,14013187106,Verify Touch function test using Touch Panel pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132086,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha","S-states,touch panel","BC-RQTBC-9912
BC-RQTBC-9527",CSS-IVE-132086,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Touch Panel should be functional pre and post S3 cycle,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify touch panel functionality pre and post Sx cycle,"GraCom,GLK-IFWI-SI,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_ERB_PO,CML_U_LP3_Delta,CML_BIOS_SPL,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPL_S_MASTER,RPL-S_3SDC1,ADL-P_3SDC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_4SDC1,ADL_SBGA_5GC,ADL_SBGA_3SDC1,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,ARL_Px_IFWI_CI,LNLM3SDC3,MTLSDC2",Low,L2 Mandatory-BAT
209,14013187107,Verify Touch function test using TouchPad pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132089,Touch & Sensing,"AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","I2C/USB touch pad,S-states,TouchPad","BC-RQTBC-2501
IceLake-UCIS-1988
TGL Requirement coverage: 220195270, 220194396,",CSS-IVE-132089,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Touch pad Device should get enumerated under device manager and should be functional pre and post cycling.,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This TC is to Validate Touch function test using TouchPad pre and post Sx cycle,"GraCom,ICL_PSS_BAT_NEW,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_VP_NA,OBC-ICL-PCH-I2C-Touch-Touchpad,OBC-TGL-PCH-I2C-Touch-Touchpad,IFWI_TEST_SUITE,ADL/RKL/JSL,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-M_5SGC1,ADL-P_3SDC3,ADL-P_3SDC4,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,ADL_SBGA_5GC,MTL_IFWI_QAC,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,ARL_Px_IFWI_CI,RPL-SBGA_4SC,MTL-P_IFWI_PO,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
210,14013187157,Verify CPU turbo boost functionality pre and post Sx cycle,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,25,15,CSS-IVE-132146,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","S-states,Turbo","Written based on IFWI mandatory test case check list
TGL : BC-RQTBCTL-2684
JSLP : 1607196257",CSS-IVE-132146,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,CPU turbo boost should be functional post S3 cycle,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify CPU turbo boost functionality pre and post Sx cycle,"ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-CPU-PMC-PM-Turbo,OBC-TGL-CPU-PMC-PM-Turbo,OBC-ICL-CPU-PMC-PM-Turbo,OBC-CFL-CPU-PMC-PM-Turbo,GLK_ATMS1.0_Automated_TCs,TGL_IFWI_PO_P3,MCU_UTR,rkl_cml_s62,IFWI_TEST_SUITE,ADL/RKL/JSL,ADL_Arch_Phase_!,MTL_Test_Suite,IFWI_SYNC,MTL_PSS_1.0,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,RPL-S_ 5SGC1,ADL_SBGA_5GC,ADL_SBGA_3SDC1,MTL_PSS_1.0_BLOCK,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC8,MTL_IFWI_PSS_BLOCK,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_2SDC7,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL IFWI_Payload_Platform-Val,ADL_N_IFWI_2SDC3,ADL_N_IFWI_2SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_5SGC1,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC4,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-S_Post-Si_In_Production",Medium,L2 Mandatory-BAT
211,14013187188,Verify Audio recording and Playback over 3.5mm-Jack-Headset (via HD-A),Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pchc",7,6,CSS-IVE-132185,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs","BC-RQTBC-10138, 
IceLake-UCIS-720,
IceLake-UCIS-4251
IceLake-UCIS-2148(Rev2.3)
TGL HSD-ES ID 220195230
TGL HSD-ES ID 220194369
TGL HSD ES ID:220194373
TGL HSD ES ID:220195238
JSL+:1604590079
ADL FR: 1408256996, 1604590079, 1604590045, 1604590060
RKL FR: 1209950229
MTL FR: 16011326950 , 16011326958",CSS-IVE-132185,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure that the audio recording and voice/'audio file' plays in headphones without any issue,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Intention of the testcase is to verify 3.5 mm Jack headset functionality over HDA codec,"GraCom,GLK-FW-PO,ICL-FW-PSS0.5,L5_milestone_only,GLK-RS3-10_IFWI,BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_ERB_PO,OBC-CNL-PCH-AVS-Audio-HDA_Headphone,OBC-CFL-PCH-AVS-Audio-HDA_Headphone,OBC-ICL-PCH-AVS-Audio-HDA_Headphone,OBC-TGL-PCH-AVS-Audio-HDA_Headphone,CML_BIOS_Sanity_CSME12.xx,TGL_H_PSS_BIOS_BAT,rkl_cml_s62,ADL_PSS_1.0,ADL_PSS_1.05,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL_pss_0.8_NA,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Phase_3,MTL_Test_Suite,MTL_PSS_0.8,MTL_PSS_1.1IFWI_SYNC,Automation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWI,IFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,RPL-Px_5SGC1,MTL_S_IFWI_PSS_0.8,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ADL_M_RVP2a,ADL_SBGA_5GC,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-P_5SGC2,ADL-P_4SDC1,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,ADL-P_2SDC5,ADL-P_3SDC_5SUT,ADL_N_5SGC1,ADL_N_3SDC1,ADL_N_2SDC,ADL_N_2SDC2,ADL_N_2SDC3,ADL-N_DT_Regulatory,ADL-N_Mobile_Regulatory,RPL-P_5SGC1,RPL-P_PNP_GC,LNL_M_IFWI_PSS,RPL_Px_PO_P3,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_3SDC3,MTL_IFWI_IAC_ACE ROM EXT,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ACE FW,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,RPL_P_PO_P3,RPL-SBGA_5SC,RPL-S_2SDC8,RPL-Px_2SDC1,ARL_S_IFWI_0.8PSS,,RPL-Px_2SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
212,14013187197,Verify Intel Display Audio enumeration pre and post Sx cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pchc,fw.ifwi.pmc",15,12,CSS-IVE-132198,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,S-states","BC-RQTBC-10138
TGL HSD ID:220194370
JSL+: 2202557339",CSS-IVE-132198,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Intel HD Audio get enumerated pre and post cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to verify Intel HD Audio enumeration post Sx cycle,"ICL-FW-PSS0.5,ICL_PSS_BAT_NEW,CNL_Automation_Production,CFL_Automation_Production,InProdATMS1.0_03March2018,PSE 1.0,TGL_VP_NA,OBC-CNL-GPU-DDI-Display-HDMI_Audio,OBC-CFL-GPU-DDI-Display-HDMI_Audio,OBC-ICL-GPU-DDI-Display-HDMI_Audio,OBC-TGL-GPU-DDI-Display-HDMI_Audio,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,ICL_ATMS1.0_Automation,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_NEW_BAT,CML_DG1_Delta,IFWI_TEST_SUITE,ADL/RKL/JSL,ADL_Arch_Phase3,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_3SDC3,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_PMC,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,ARL_S_IFWI_0.8PSS,ADL_N_IFWI_5SGC1, MTLSDC4,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
213,14013187243,ISH Sensor enumeration pre and post Sx cycle - Magnetometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132265,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","New Scenario Added based on 2016 Apollo Lake Entry Platform POR Rev 1.12
IceLake-UCIS-1855
IceLake-UCIS-2033
TGL Requirement coverage: 220195303, 220194423, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132265,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Sensor should get enumerated in Device manager pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Functionality test for Sensor

 

Magnetometer-> The digital compass that's usually based on a sensor called magnetometer provides  a simple orientation in relation to the Earth's magnetic field. As a result, your will always knows which way is North so it can auto rotate your digital maps depending on your physical orientation.","GraCom,ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-ICL-PCH-ISH-Sensors-Magnetometer,OBC-TGL-PCH-ISH-Sensors-Magnetometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
214,14013187244,Verify ISH Sensor Functionality - Magnetometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-132268,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-9989
IceLake-UCIS-1855
IceLake-UCIS-2033
TGL Requirement coverage: 220195303, 220194423,
RKL:2203201744, FR:1209951563",CSS-IVE-132268,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Sensor should be functional,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Please use Action Manager tool instead of Sensor Diagnostic to check for Sensor functionality and enumeration testing in WOS.

Tool Location: \\akasha1\Temp\jpt\Action Manager

Note: Please note that this tool is only applicable for Win8.1 OS and Win 10 TH2 build and above
For Win7 and AOS please continue using Sensor Diagnostic tool.

 

Functionality test for Sensor

 

Magnetometer-> The digital compass that's usually based on a sensor called magnetometer provides  a simple orientation in relation to the Earth's magnetic field. As a result, your will always knows which way is North so it can auto rotate your digital maps depending on your physical orientation.","GLK-FW-PO,ICL-ArchReview-PostSi,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,TGL_ERB_PO,OBC-LKF-PCH-ISH-Sensors-Magnetometer,OBC-ICL-PCH-ISH-Sensors-Magnetometer,OBC-TGL-PCH-ISH-Sensors-Magnetometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,RPL_Px_PO_P3,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_IAC_ISH,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_ISH,RPL_P_PO_P3,RPL-SBGA_5SC,ARL_Px_IFWI_CI,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
215,14013187246,ISH Sensor functionality pre and post Sx cycle - Magnetometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132269,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","New Scenario Added based on 2016 Apollo Lake Entry Platform POR Rev 1.12
IceLake-UCIS-1855
IceLake-UCIS-2033
TGL Requirement coverage: 220195303, 220194423, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132269,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Magnetometer-Sensor should be functional pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,"Functionality test for Sensor

 

Magnetometer-> The digital compass that's usually based on a sensor called magnetometer provides  a simple orientation in relation to the Earth's magnetic field. As a result, your will always knows which way is North so it can auto rotate your digital maps depending on your physical orientation.","ICL-ArchReview-PostSi,BIOS_EXT_BAT,InProdATMS1.0_03March2018,OBC-ICL-PCH-ISH-Sensors-Magnetometer,OBC-TGL-PCH-ISH-Sensors-Magnetometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,MTL_IFWI_FV,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_IAC_BIOS,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
216,14013187259,Verify ISH Sensor Enumeration pre and post Sx cycle - Accelerometer/3D Accelerometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132281,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","BC-RQTBC-623, IceLake-UCIS-2163
TGL Requirement coverage: 220195306, 220194427, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132281,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Accelerometer/3D Accelerometer Sensor should get enumerated in Action manager pre and post cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor enumeration pre and post Sx cycle,"GraCom,InProdATMS1.0_03March2018,LKF_PO_Phase3,LKF_PO_New_P3,PSE 1.0,OBC-CNL-PCH-ISH-Sensors-3DAccelerometer,OBC-LKF-PCH-ISH-Sensors-3DAccelerometer,OBC-ICL-PCH-ISH-Sensors-3DAccelerometer,OBC-TGL-PCH-ISH-Sensors-3DAccelerometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_IAC_ISH,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,MTL-S_Pre-Si_In_Production,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,MTL-S_Pre-Si_In_Production,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
217,14013187261,Verify ISH Sensor Functionality - Accelerometer/3D Accelerometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-132284,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-9989
IceLake-UCIS-2163
TGL Requirement coverage: 220195306, 220194427,
RKL:2203201744, FR:1209951569",CSS-IVE-132284,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Accelerometer/3D Accelerometer Sensor should be functional ,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor functionality,"GLK-FW-PO,ICL_PSS_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-ISH-Sensors-3DAccelerometer,OBC-LKF-PCH-ISH-Sensors-3DAccelerometer,OBC-ICL-PCH-ISH-Sensors-3DAccelerometer,OBC-TGL-PCH-ISH-Sensors-3DAccelerometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Xcomp_PO,RKL_Native_PO,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_IFWI_PO_Phase3,RPL-S_3SDC1,MTL_IFWI_BAT,ADL_M_TS,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,RPL_Px_PO_P3,MTL_IFWI_QAC,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC2,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_ISH,RPL_P_PO_P3,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,MTL-S_Pre-Si_In_Production,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
218,14013187262,ISH Sensor Functionality pre and post Sx cycle - Accelerometer/3D Accelerometer,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132285,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","BC-RQTBC-623, IceLake-UCIS-2163
TGL Requirement coverage: 220195306, 220194427, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132285,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Accelerometer/3D Accelerometer Sensor should be functional pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor functionality pre and post Sx cycle,"BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PCH-ISH-Sensors-3DAccelerometer,OBC-LKF-PCH-ISH-Sensors-3DAccelerometer,OBC-ICL-PCH-ISH-Sensors-3DAccelerometer,OBC-TGL-PCH-ISH-Sensors-3DAccelerometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,MTL_IFWI_FV,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,MTL-S_Pre-Si_In_Production,MTL-S_Pre-Si_In_Production,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
219,14013187268,Verify ISH Sensor Enumeration pre and post Sx cycle - Gyro,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132289,Touch & Sensing,"AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","BC-RQTBC-623, IceLake-UCIS-1854
TGL Requirement coverage: 220195301, 220194422, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132289,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Sensor should get enumerated in Action manager pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor enumeration pre and post Sx cycle,"GraCom,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-ISH-Sensors-Gyrometer,OBC-ICL-PCH-ISH-Sensors-Gyrometer,OBC-TGL-PCH-ISH-Sensors-Gyrometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,LNL_M_IFWI_PSS,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_IAC_ISH,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
220,14013187272,ISH Sensor Functionality - Gyro,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-132292,Touch & Sensing,"AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-623
IceLake-UCIS-1854
TGL Requirement coverage: 220195301, 220194422, 
RKL:2203201744, FR:1209951562",CSS-IVE-132292,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Sensor should get be functional,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor functionality,"GLK-FW-PO,ICL_PSS_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-ISH-Sensors-Gyrometer,OBC-LKF-PCH-ISH-Sensors-Gyrometer,OBC-ICL-PCH-ISH-Sensors-Gyrometer,OBC-TGL-PCH-ISH-Sensors-Gyrometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Xcomp_PO,RKL_Native_PO,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,MTL_PSS_0.5,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,IFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,RPL_Px_PO_P3,MTL_IFWI_QAC,MTL-M/P_Pre-Si_In_Productionx,MTL-M_5SGC1,MTL-M_4SDC2,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_ISH,RPL_P_PO_P3,RPL-SBGA_5SC,ARL_Px_IFWI_CI,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.5PSS,MTL-S_Pre-Si_In_Production,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
221,14013187274,ISH Sensor Functionality pre and post Sx cycle - Gyro,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132293,Touch & Sensing,"AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","BC-RQTBC-623, IceLake-UCIS-1854
TGL Requirement coverage: 220195301, 220194422, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132293,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Gyroscope Sensor should get be functional pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify Gyro sensor functionality pre and post Sx cycle,"BIOS_EXT_BAT,InProdATMS1.0_03March2018,OBC-CNL-PCH-ISH-Sensors-Gyrometer,OBC-ICL-PCH-ISH-Sensors-Gyrometer,OBC-TGL-PCH-ISH-Sensors-Gyrometer,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,MTL_IFWI_FV,ADL_SBGA_3SDC1,MTL_IFWI_QAC,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
222,14013187276,ISH Sensor Enumeration - Ambientlight (ALS),Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,"bios.pch,fw.ifwi.ish",5,4,CSS-IVE-132296,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PV,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-623
TGL Requirement coverage: 220195299, 220194421, RKL:2203201744
RKL: 1209951560",CSS-IVE-132296,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Ambientlight Sensor should get enumerated in Action manager,Client-IFWI,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.kabylake,bios.raptorlake,bios.raptorlake_refresh,bios.skylake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","bios.raptorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor enumeration,"GraCom,ICL_PSS_BAT_NEW,ICL_BAT_NEW,TGL_PSS0.8P,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,TGL_ERB_PO,OBC-CNL-PCH-ISH-Sensors-ALS,OBC-LKF-PCH-ISH-Sensors-ALS,OBC-ICL-PCH-ISH-Sensors-ALS,OBC-TGL-PCH-ISH-Sensors-ALS,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,TGL_NEW_BAT,TGL_H_PSS_BIOS_BAT,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,IFWI_PO,RKL_Xcomp_PO,RKL_Native_PO,ADL_PSS_1.05,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Phase_3,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,RPL_S_MASTER,RPL-S_3SDC1,ADLMLP4x,MTL_IFWI_Sanity,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_IFWI_PO_Phase3,RPL_S_PO_P3,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,RPL_Px_PO_P3,ADL_SBGA_3DC4,MTL-M_4SDC2,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_IFWI_IAC_ISH,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_ISH,RPL_P_PO_P3,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_4SDC1,RPL-SBGA_5SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,MTL-S_Pre-Si_In_Production,MTL-S_Pre-Si_In_Production,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
223,14013187284,ISH Sensor Functionality - ALS,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,6,4,CSS-IVE-132300,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PV,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"BC-RQTBC-623
TGL Requirement coverage: 220195299, 220194421
RKL:2203201744 , 1209951560
ADL FR:1407849495",CSS-IVE-132300,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,ALS Sensor should be functional,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor functionality,"ICL_PSS_BAT_NEW,TGL_PSS0.8P,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,TGL_ERB_PO,OBC-CNL-PCH-ISH-Sensors-ALS,OBC-LKF-PCH-ISH-Sensors-ALS,OBC-ICL-PCH-ISH-Sensors-ALS,OBC-TGL-PCH-ISH-Sensors-ALS,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,rkl_cml_s62,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Xcomp_PO,RKL_Native_PO,ADL_PSS_1.05,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDED,IFWI_COVERAGE_DELTA,RPL_S_MASTER,RPL-S_3SDC1,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,RPL_Px_PO_P3,MTL-M_4SDC2,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_ISH,RPL_P_PO_P3,RPL-SBGA_5SC,ARL_Px_IFWI_CI,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
224,14013187288,Verify ISH Ambientlight Sensor (ALS) sensor functionality pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,6,4,CSS-IVE-132301,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PV,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","BC-RQTBC-623
TGL Requirement coverage: 220195299, 220194421, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132301,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,ALS Sensor should be functional pre and post Sx cycle ,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify Ambientlight Sensor (ALS) sensor functionality pre and post Sx cycle ,"TGL_PSS0.8P,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-ISH-Sensors-ALS,OBC-ICL-PCH-ISH-Sensors-ALS,OBC-TGL-PCH-ISH-Sensors-ALS,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,rkl_cml_s62,IFWI_TEST_SUITE,PPMM_Pending,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,RPL_S_MASTER,RPL-S_3SDC1,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,MTL_IFWI_FV,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_IAC_BIOS,MTL_IFWI_IAC_ISH,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,MTLSDC2,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,ARL_S_IFWI_0.8PSS,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
225,14013187326,Verify video playback in OS pre and post Sx cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,40,35,CSS-IVE-132328,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,S-states","TC developed based on L1\L2 coverage
TGL HSD ID:220194381
TGL HSD ES ID:220195243",CSS-IVE-132328,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure video clip is played successfully pre and post Sx cycle ,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_review_phase,,High,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify video playback functionality pre and post Sx cycle,"ICL_BAT_NEW,TGL_PSS0.8C,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-GPU-DDI-Display-Video,OBC-CFL-GPU-DDI-Display-Video,OBC-ICL-GPU-DDI-Display-Video,OBC-TGL-GPU-DDI-Display-Video,GLK_ATMS1.0_Automated_TCs,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,ADL_Arch_Phase3,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_IFWI_PSS_0.8,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_PMC,RPL_Px_PO_New_P3,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,ARL_S_IFWI_0.8PSS,MTL_S_IFWI_ACE_Payload,RPL_Hx-R-GC,RPL_Hx-R-DC1",High,L2 Mandatory-BAT
226,14013187331,Verify Volume Up & Down buttons function pre and post Sx cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pmc",15,12,CSS-IVE-132334,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","GPIO,S-states","BC-RQTBC-9770
BC-RQTBCTL-1377",CSS-IVE-132334,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure volume  up & Down button work without issue pre and post Sx cycles,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify Volume buttons functionality pre and post Sx cycle,"EC-FV2,EC-GPIO,EC-SX,InProdATMS1.0_03March2018,PSE 1.0,GLK_ATMS1.0_Automated_TCs,rkl_cml_s62,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,IFWI_FOC_BAT,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL_S_NA,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-S_5SGC1,RPL-S_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_EC,RPL_Px_PO_New_P3,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_IFWI_PO",Low,L2 Mandatory-BAT
227,14013187355,Verify Touch function test using Touch Panel,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,8,6,CSS-IVE-132364,Touch & Sensing,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",touch panel,"BC-RQTBC-9912
	
BC-RQTBC-9989

BC-RQTBC-9976  BC-RQTBC-9987",CSS-IVE-132364,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Touch Panel should be functional,Client-IFWI,2-high,"bios.amberlake,bios.kabylake,bios.meteorlake,bios.raptorlake_refresh,bios.skylake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,Intention of the testcase is to verify touch panel functionality,"GraCom,GLK-FW-PO,GLK-IFWI-SI,GLK-RS3-10_IFWI,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_ERB_PO,CML_U_LP3_Delta,TGL_BIOS_PO_P2,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPL_S_MASTER,RPL-S_3SDC1,ADL-P_3SDC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_4SDC1,ADL_SBGA_5GC,RPL-S_3SDC2,ADL_P_GC_NA,ADL_SBGA_3SDC1,ADL_N_GC_NA,MTL_P_MASTER,MTL_M_MASTER,MTL_IFWI_IAC_CSE,RPL_SBGA_IFWI_PO_Phase2,MTL IFWI_Payload_Platform-Val,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5SC,MTL_P_Sanity,MTL-P_IFWI_PO,MTLSDC2,RPL_Hx-R-GC",Low,L1 DailyCI-Basic-Sanity
228,14013187403,Verify Analog Microphone test connected to 3.5 mm Port pre and post Sx cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pchc,fw.ifwi.pmc",8,6,CSS-IVE-132386,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,S-states","BC-RQTBC-9769
ADL: 1408256914",CSS-IVE-132386,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Device functionality should be working fine pre and post cycle,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify Analog microphone functionality pre and post Sx cycle,"GraCom,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_VP_NA,TGL_ERB_PO,OBC-CNL-PCH-AVS-Audio-HDA_MIC,OBC-CFL-PCH-AVS-Audio-HAD_MIC,OBC-ICL-PCH-AVS-Audio-HDA_MIC,OBC-TGL-PCH-AVS-Audio-HDA_MIC,rkl_cml_s62,IFWI_TEST_SUITE,ADL_pss_0.8_NA,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_IFWI_PSS_0.8,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,ADL_M_LP5x_NA,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-S_2SDC8,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,ARL_S_IFWI_0.8PSS,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
229,14013187437,Verify Barometric Pressure Sensor enumeration via ISH pre and post Sx Cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132397,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","IceLake-UCIS-873, APL POR v1.02  -> APL Integrated Sensor Solution & ISH4.0 Support
KBL & BXT -> KBL_Mobile_Platform_POR_Doc_v1.0 -> Validated Sensor Types in 2015/6
TGL Requirement coverage: 220195304, 220194425, BC-RQTBCTL-1100, RKL:2203201744",CSS-IVE-132397,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Barometric Pressure Sensor should get enumerated in Action manager pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor enumeration pre and post Sx Cycle,"InProdATMS1.0_03March2018,PSE 1.0,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,MTL_M_MASTER,IFWI_COVERAGE_DELTA,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_IAC_ISH,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC",Low,L2 Mandatory-BAT
230,14013187438,ISH Sensor Functionality - Barometric Pressure,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-132400,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",ISH,"APL POR v1.02  -> APL Integrated Sensor Solution & ISH4.0 Support
KBL & BXT -> KBL_Mobile_Platform_POR_Doc_v1.0 -> Validated Sensor Types in 2015/6
IceLake-UCIS-1856
TGL Requirement coverage: 220195304, 220194425, RKL:2203201744",CSS-IVE-132400,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Barometer Sensor should get be functional,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor functionality,"GLK-FW-PO,ICL_PSS_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_Phase2,LKF_PO_New_P3,PSE 1.0,TGL_ERB_PO,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,MTL_M_MASTER,IFWI_COVERAGE_DELTA,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL-M_2SDC1,ADL_SBGA_3SDC1,RPL_Px_PO_P3,MTL-M_4SDC2,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_ISH,RPL_P_PO_P3,RPL-SBGA_5SC,RPL-SBGA_3SC",Low,L2 Mandatory-BAT
231,14013187439,ISH sensor functionality pre and post Sx cycle- Barometric Pressure,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132401,Touch & Sensing,"AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","IceLake-UCIS-873, APL POR v1.02  -> APL Integrated Sensor Solution & ISH4.0 Support
KBL & BXT -> KBL_Mobile_Platform_POR_Doc_v1.0 -> Validated Sensor Types in 2015/6
TGL Requirement coverage: 220195304, 220194425, BC-RQTBCTL-1100,RKL:2203201744",CSS-IVE-132401,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Barometric Pressure Sensor should get be functional pre and post cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify sensor functionality pre and post Sx cycle,"BIOS_EXT_BAT,InProdATMS1.0_03March2018,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,MTL_M_MASTER,IFWI_COVERAGE_DELTA,MTL_HFPGA_IFWI,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_2SDC1,MTL_IFWI_FV,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC",Low,L2 Mandatory-BAT
232,14013187458,Verify Gyrometer Sensor enumeration Pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,12,CSS-IVE-132414,Touch & Sensing,"AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","ISH,S-states","KBL L3 Platform Landing Zone_20151006 -> Other LZ
TGL Requirement coverage: BC-RQTBCTL-1100,RKL:2203201744",CSS-IVE-132414,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Gyrometer-Sensor should get enumerated in Action manager pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify Gyrometer Sensor enumeration Pre and post Sx cycle,"InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-ISH-Sensors-Gyrometer,OBC-ICL-PCH-ISH-Sensors-Gyrometer,OBC-TGL-PCH-ISH-Sensors-Gyrometer,TGL_PSS_IN_PRODUCTION,KBLR_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,ADL_SBGA_5GC,ADL-M_5SGC1,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC2,MTL_IFWI_IAC_BIOS,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_PMC,,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
233,14013187474,Verify GPS/GNSS enumeration check pre and post Sx cycle,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.pchc,fw.ifwi.pmc",20,15,CSS-IVE-132439,Networking and Connectivity,"AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV","GNSS,S-states","BC-RQTBC-10306
TGL Requirement coverage: BC-RQTBCTL-488
JSL PRD Coverage: BC-RQTBC-16470 BC-RQTBC-16467",CSS-IVE-132439,"Consumer,Corporate_vPro,Slim",,vhebbarx,GPS/GNSS module should be enumerated pre and post Sx cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,This test is to verify GPS/GNSS enumeration check post Sx cycle,"InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PTF-PCIE-Connectivity-GNSS,OBC-CFL-PTF-PCIE-Connectivity-GNSS,OBC-ICL-PTF-PCIE-Connectivity-GNSS,OBC-TGL-PTF-PCIE-Connectivity-GNSS,AMLY22_delta_from_Y42,TGL_NEW_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPL_P_MASTER,1,RPL-Px_4SDC1,RPL-P_5SGC1,MTL_IFWI_CBV_PMC,ADL_N_IFWI_2SDC2,ADL_N_IFWI_IEC_PMC,RPL-Px_2SDC1,RPL-P_2SDC4, RPL-SBGA_5SC, RPL_Hx-R-GC",Medium,L2 Mandatory-BAT
234,14013187479,Verify WWAN enumeration pre and post Sx cycle,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.pchc,fw.ifwi.pmc",20,15,CSS-IVE-132446,Networking and Connectivity,"AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV","S-states,WWAN","BC-RQTBC-9996
TGL Requirement coverage: BC-RQTBCTL-487, BC-RQTBCTL-1244, 
JSL PRD Coverage: BC-RQTBC-16469
RKL:2203203097,2203202914",CSS-IVE-132446,"Consumer,Corporate_vPro,Slim",,vhebbarx,WWAN should get enumerated pre and post Sx cycle,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,Verify WWAN enumeration test in device manager pre and post Sx cycle,"InProdATMS1.0_03March2018,PSE 1.0,TGL_ERB_PO,OBC-CNL-PTF-PCIE-Connectivity-WWAN,OBC-CFL-PTF-PCIE-Connectivity-WWAN,OBC-ICL-PTF-PCIE-Connectivity-WWAN,OBC-TGL-PTF-PCIE-Connectivity-WWAN,CML_Delta_From_WHL,AMLY22_delta_from_Y42,TGL_NEW_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPL_P_MASTER,1,RPL-Px_4SDC1,ADL-M_2SDC1,RPL-P_5SGC1,MTL_IFWI_CBV_PMC,ADL_N_IFWI_2SDC2,ADL_N_IFWI_IEC_PMC,RPL-Px_2SDC1,RPL-P_2SDC4, RPL-SBGA_5SC, RPL_Hx-R-GC",Medium,L2 Mandatory-BAT
235,14013187501,Verify enumeration of TouchPad in device manager pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,10,CSS-IVE-132459,Touch & Sensing,"AML_5W_Y22_ROW_PV,AMLR_Y42_PV_RS6,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","I2C/USB touch pad,S-states,TouchPad","BC-RQTBC-10441

IceLake-UCIS-1988
TGL Requirement coverage: 220195270, 220194396,",CSS-IVE-132459,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Touch pad Device should get enumerated under device manager pre and post Sx cycle.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Test is to check enumeration of touch pad in device manager pre and post Sx cycle,"UDL2.0_ATMS2.0,OBC-ICL-PCH-I2C-Touch-Touchpad,OBC-TGL-PCH-I2C-Touch-Touchpad,TGL_NEW_BAT,IFWI_TEST_SUITE,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-M_5SGC1,ADL-P_3SDC3,ADL-P_3SDC4,RPL-Px_5SGC1,RPL-P_5SGC1,ADL_SBGA_5GC,MTL_IFWI_QAC,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_PMC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,RPL-SBGA_4SC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
236,14013187575,Verify Intel Display Audio enumeration pre and post CMS cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.pmc",8,6,CSS-IVE-132493,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","audio codecs,MoS (Modern Standby)","BC-RQTBC-9768 
LKF: BC-RQTBCLF-314,BC-RQTBCLF-99
TGL HSD ID:220194370",CSS-IVE-132493,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Intel HD Audio get enumerated pre and post cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to verify Intel HD Audio enumeration post Modern standby cycle,"InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-GPU-DDI-Display-HDMI_Audio,OBC-CFL-GPU-DDI-Display-HDMI_Audio,OBC-LKF-GPU-DDI-Display-HDMI_Audio,OBC-ICL-GPU-DDI-Display-HDMI_Audio,OBC-TGL-GPU-DDI-Display-HDMI_Audio,KBLR_ATMS1.0_Automated_TCs,CML_DG1_Delta,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_3SDC3,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_CBV_ACE FW,MTL_IFWI_CBV_PMC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-Px_4SP2,RPL-Px_2SDC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
237,14013187647,Verify Volume Up & Down buttons function test pre and post CMS/S0i3 cycle,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,10,6,CSS-IVE-132522,"Display, Graphics, Video and Audio","CNL_H82_PV,CNL_U22_PV,CNL_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV","MoS (Modern Standby),S0ix-states","BC-RQTBC-10589 
LKF_RVP_BOM_POR_key_components_20170312_rev1p41",CSS-IVE-132522,"Consumer,Corporate_vPro",windows.cobalt.client,pke,Ensure volume  up & Down button work without issue pre and post cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_review_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify Volume buttons functionality,"EC-FV,EC-SX,EC-GPIO,UDL2.0_ATMS2.0,OBC-ICL-PCH-GPIO-HwBtns/LEDs/Switchs,OBC-TGL-PCH-GPIO-HwBtns/LEDs/Switchs,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,IFWI_FOC_BAT,RPL_S_NA,RPL_S_MASTER,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,RPL-S_2SDC7,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_EC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC4,MTLSDC5,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
238,14013187692,Verify CNVi WLAN Functionality in OS,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pchc,10,8,CSS-IVE-132553,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CNVi,WiFi","TGL: 1209949499
BC-RQTBCTL-651
BC-RQTBC-13414
BC-RQTBC-13854
BC-RQTBC-12331
BC-RQTBCTL-476
BC-RQTBC-13856
BC-RQTBC-12333
BC-RQTBCTL-478
TGL Requirement coverage: BC-RQTBCTL-651, 2201160277, 2201160358
JSL : BC-RQTBC-16460, BC-RQTBC-16464
RKL: 2203201716,2203202994,220948396,220948390,1209950654
JSLP: 2202557901,2202557905,2202557922,2202557909,2203202994,2203203063",CSS-IVE-132553,"Consumer,Corporate_vPro,Slim",,vhebbarx,WLAN/WiFi should be detected and functional using CNVi,Client-IFWI,2-high,"bios.lunarlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This Test case is to Validate WLAN/Wi-Fi Functionality using CNVi,"GLK-FW-PO,ICL-ArchReview-PostSi,TGL_PSS0.8P,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-CNVi-Connectivity-WiFi,OBC-CFL-PCH-CNVi-Connectivity-WiFi,OBC-ICL-PCH-CNVi-Connectivity-WiFi,OBC-TGL-PCH-CNVi-Connectivity-WiFi,GLK_ATMS1.0_Automated_TCs,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1,RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, ,,  RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC4,RPL_S_IFWI_PO_Phase3,NA_4_FHF,MTL_IFWI_BAT,ADL_SBGA_5GC,RPL-SBGA_5SC,ERB,RPL-Px_5SGC1,RPL-Px_4SDC1,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,RPL-S_3SDC2, ,, RPL-S_2SDC2, RPL-S_2SDC3,  RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1, RPL-P_5SGC2,  RPL-P_2SDC3, RPL-S_2SDC7, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_3SDC1, ,, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7,LNL_M_IFWI_PSS,RPL_Px_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL IFWI_Payload_Platform-Val, ADL_N_IFWI_5SGC1, ADL_N_IFWI_4SDC1, ADL_N_IFWI_2SDC1, ADL_N_IFWI_2SDC2,ADL_N_IFWI_IEC_BIOS,RPL_P_PO_P3,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC5,RPL-P_2SDC6,MTL-P_IFWI_PO,ARL_S_IFWI_0.8PSS, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Low,L2 Mandatory-BAT
239,14013187693,Verify CNVi WLAN Functionality in OS before/after Sx cycle,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pchc,20,15,CSS-IVE-132554,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CNVi,S-states","BC-RQTBCTL-651
BC-RQTBC-13414
TGL: 2201160277, 2201160358
JSL PRD Coverage: BC-RQTBC-16463
RKL:2203201716",CSS-IVE-132554,"Consumer,Corporate_vPro,Slim",,vhebbarx,WLAN/WiFi should be detected and functional using CNVi Pre and Post Sx Cycle,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,This test case is to validate WLAN/Wi-Fi Functionality using CNVi Pre and Post Sx Cycle,"GLK-CI,GLK-CI-2,ICL-ArchReview-PostSi,GLK_Win10S,ICL_BAT_NEW,TGL_PSS1.0C,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,TGL_ERB_PO,OBC-CNL-PCH-CNVi-Connectivity-WiFi,OBC-CFL-PCH-CNVi-Connectivity-WiFi,OBC-ICL-PCH-CNVi-Connectivity-WiFi,OBC-TGL-PCH-CNVi-Connectivity-WiFi,GLK_ATMS1.0_Automated_TCs,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1,RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, ,,  RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC4,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-Px_5SGC1,RPL-Px_4SDC1,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,RPL-S_3SDC2, ,, RPL-S_2SDC2, RPL-S_2SDC3,  RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1, RPL-P_5SGC2,  RPL-P_2SDC3, RPL-S_2SDC7, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_3SDC1, ,, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7,LNL_M_IFWI_PSS,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val, ADL_N_IFWI_5SGC1, ADL_N_IFWI_4SDC1, ADL_N_IFWI_2SDC1, ADL_N_IFWI_2SDC2,ADL_N_IFWI_IEC_PMC,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,ARL_S_IFWI_0.8PSS, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Medium,L2 Mandatory-BAT
240,14013187704,Verify CNVi WLAN Enumeration in OS before/after Sx cycle,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pchc,15,12,CSS-IVE-132565,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CNVi,S-states","BC-RQTBCTL-651
BC-RQTBC-13414
JSL PRD Coverage: BC-RQTBC-16463
ADL: 2202557898",CSS-IVE-132565,"Consumer,Corporate_vPro,Slim",,vhebbarx,CNVi WiFi should be enumerated successfully in OS Pre and Post Sx Cycle,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This TC should Validate CNVi Wi-Fi Enumeration in OS Pre and Post Sx Cycle,"ICL-ArchReview-PostSi,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-CNVi-Connectivity-WiFi,OBC-CFL-PCH-CNVi-Connectivity-WiFi,OBC-ICL-PCH-CNVi-Connectivity-WiFi,OBC-TGL-PCH-CNVi-Connectivity-WiFi,GLK_ATMS1.0_Automated_TCs,TGL_NEW_BAT,IFWI_TEST_SUITE,ADL_pss_0.8_NA,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1,RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, ,,  RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC4,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-Px_5SGC1,RPL-Px_4SDC1,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,RPL-S_3SDC2, ,, RPL-S_2SDC2, RPL-S_2SDC3,  RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1, RPL-P_5SGC2,  RPL-P_2SDC3, RPL-S_2SDC7, RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_3SDC1, ,, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val, ADL_N_IFWI_5SGC1, ADL_N_IFWI_4SDC1, ADL_N_IFWI_2SDC1, ADL_N_IFWI_2SDC2,ADL_N_IFWI_IEC_PMC,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Low,L2 Mandatory-BAT
241,14013187709,Verify CNVi Bluetooth Enumeration in OS before/after Sx cycle,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pchc,15,12,CSS-IVE-132570,Networking and Connectivity,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CNVi,S-states","BC-RQTBCTL-651
BC-RQTBC-13414
JSL PRD Coverage: BC-RQTBC-16463
ADL: 2202557926",CSS-IVE-132570,"Consumer,Corporate_vPro,Slim",,vhebbarx,CNVi Bluetooth should be enumerated successfully in OS Pre and Post Sx,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This TC should Validate CNVi Wi-Fi Enumeration in OS Pre and Post Sx Cycle,"ICL-ArchReview-PostSi,TGL_PSS0.8P,InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-CNVi-Connectivity-BT,OBC-CFL-PCH-CNVi-Connectivity-BT,OBC-ICL-PCH-CNVi-Connectivity-BT,OBC-TGL-PCH-CNVi-Connectivity-BT,GLK_ATMS1.0_Automated_TCs,TGL_NEW_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC4,RPL_S_IFWI_PO_Phase3,ADL_SBGA_5GC,RPL-SBGA_5SC,RPL-Px_5SGC1,RPL-Px_4SDC1,ADL-M_3SDC2,ADL-M_2SDC2,RPL-S_3SDC2,RPL-S_3SDC1,RPL-S_5SGC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_2SDC3,RPL-S_2SDC7,LNL_M_IFWI_PSS,RPL_Px_PO_P3,ADL-S_Post-Si_In_Production,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_PMC,MTL IFWI_Payload_Platform-Val,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,MTL-M/P_Pre-Si_In_Production,ADL_N_IFWI_IEC_PMC,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC5,RPL-P_2SDC6,ARL_S_IFWI_0.8PSS, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,",Low,L2 Mandatory-BAT
242,14013187719,Verify that CSE/TXE/SEC/CSME enumerated in OS,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.csme,10,8,CSS-IVE-132591,Industry Specs and Open source initiatives,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS_PSIRT_QSR_Coverage,CSE/TXE","BC-RQTBC-9860

Mandatory IFWI scenarios related to CSME",CSS-IVE-132591,"Consumer,Corporate_vPro",,sumith2x,"CSE/TXE/CSME should get enumerated and its version should be consistent.

 

CSE/TXE/CSME should not display any yellow bangs.

 

CSE/TXE/CSME FWSTS register should be enumerated consistently.",Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Functional,MEInfowin64.exe,Thsi test case is to verify that CSE/TXE/SEC/CSME enumerated in OS,"GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,LKF_PO_Phase1,LKF_PO_New_P3,PSE 1.0,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,IFWI_TEST_SUITE,IFWI_PO,ADL/RKL/JSL,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,RPL_S_PSS_BASEAutomation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-Px_3SDC2,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_3SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,ADL_SBGA_3DC4,RPL-S_2SDC7,LNL_M_IFWI_PSS,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_CSME,RPL-P_2SDC3
RPL-S_5SGC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,PL-SBGA_2SC2,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,MTL-M/P_Pre-Si_In_Production,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_CSME,MTL-P_IFWI_PO,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC4,ARL_S_IFWI_0.8PSS,MTLSGC1,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC3,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L1 DailyCI-Basic-Sanity
243,14013187722,Verify CSE/TXE/SEC/CSME enumeration pre and post Sx cycle,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,"bios.me,fw.ifwi.csme",8,6,CSS-IVE-132592,Industry Specs and Open source initiatives,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","CSE/TXE,S-states","BC-RQTBC-9860

Mandatory IFWI scenarios related to CSME",CSS-IVE-132592,"Consumer,Corporate_vPro",,sumith2x,"CSE/TXE/CSME should get enumerated and its version should be consistent pre and post cycling.

 

CSE/TXE/CSME should not display any yellow bangs pre and post cycling.

 

CSE/TXE/CSME FWSTS registers should be enumerated consistently pre and post cycling.",Client-IFWI,2-high,"bios.arrowlake,bios.raptorlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.arrowlake,bios.raptorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Low,L2 Mandatory-BAT,,,Functional,MEInfowin64.exe,This test case is verify CSE/TXE/SEC/CSME enumeration pre and post Sx cycle,"ICL_PSS_BAT_NEW,CFL_Automation_Production,BIOS_EXT_BAT,InProdATMS1.0_03March2018,PSE 1.0,OBC-TGL-PCH-CSME-Manageability-MEBx,TGL_H_PSS_BIOS_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,MTL_IFWI_PSS_EXTENDEDIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC4,RPL-S_2SDC7,LNL_M_IFWI_PSS,MTL_S_MASTER,MTL_P_MASTER,MTL_M_MASTER,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_CSE,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_CSME,RPL-SBGA_5SC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_CSME,ADL_N_IFWI_IEC_PMC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_3SDC2,RPL-P_2SDC4,RPL-P_2SDC5,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC4,ARL_S_IFWI_0.8PSS,MTL_S_IFWI_SOC-IOE-PMC_Payload,RPL-SBGA_3SC,MTLSGC1,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,MTLSDC3,MTLSDC4,MTL_IFWI_MEBx,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
244,14013187726,Verify system flashed IFWI image should not have any memory holes on SPINOR,Failed,16016454765: [ADL_N][RPL-Hx][IFWI] [ES0] [LP5]: System flashed IFWI image getting memory error on SPINOR,,girishax,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.others,10,8,CSS-IVE-132596,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","SPI bus,SPI Flash Layout",Scenario derived from HSD -> 1604232913,CSS-IVE-132596,"Consumer,Corporate_vPro,Slim",,chassanx,Should be able to flash system with both 1x16MB and 1x32MB IFWI images on 32MB SPINOR and there should be no memory holes in SPINOR.,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of testcase is to check system flashed IFWI image should not have any memory holes on SPINOR,"ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,TGL_ERB_PO,OBC-CNL-PCH-SystemFlash-IFWI,OBC-CFL-PCH-SystemFlash-IFWI,OBC-ICL-PCH-Flash-System,OBC-TGL-PCH-Flash-System,IFWI_TEST_SUITE,ADL,MTL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL,MTL_SBGA_5GC,ADL,MTL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADL,MTLMLP4x,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC4,MTL_IFWI_BAT,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL,MTL_SBGA_3SDC1,ADL-S_Post-Si_In_Production,ADL_N_IFWI_IEC_CSME,RPL_Px_PO_New_P2,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,ADL-N_Post-Si_In_Production,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3",Low,L2 Mandatory-BAT
245,14013187729,Verify the fTPM initialization after flashing Release IFWI,Passed,,,bhiman1x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,6,5,CSS-IVE-132597,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.3,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",PTT (fTPM),BC-RQTBCTL-860,CSS-IVE-132597,"Consumer,Corporate_vPro",,bhiman1x,fTPM initialization should happen after flashing IFWI,Client-IFWI,2-high,"bios.lunarlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to verify the fTPM functional and initialize check,"TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_H_PSS_IFWI_BAT,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL_N_IFWI,RPL_S_IFWI_PO_Phase3,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC4,LNL_M_IFWI_PSS,RPL_Px_PO_P3,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_CSME,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5GC,RPL-SBGA_5SC,ADL-N_Post-Si_In_Production,MTL-P_IFWI_PO,MTL_IFWI_IAC_ESE,ARL_S_IFWI_0.8PSS",Low,L2 Mandatory-BAT
246,14013187731,Verify the dTPM initialization after flashing Release IFWI,Passed,,,bhiman1x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,20,10,CSS-IVE-132598,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.3,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",TPM2.0,BC-RQTBCTL-860,CSS-IVE-132598,"Consumer,Corporate_vPro",,bhiman1x,dTPM initialization should happen after flashing IFWI,Client-IFWI,2-high,"bios.lunarlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This test is to Verify the dTPM initialization after flashing IFWI,"TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_H_PSS_IFWI_BAT,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL_N_IFWI,RPL_S_IFWI_PO_Phase3,RPL-S_ 5SGC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,LNL_M_IFWI_PSS,RPL_Px_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_CSME,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5GC,RPL-SBGA_5SC
,MTL-P_IFWI_PO,MTL_IFWI_IAC_ESE,ARL_S_IFWI_0.8PSS",Low,L2 Mandatory-BAT
247,14013187740,Verify the basic boot flow with BIOS GUARD enabled,Passed,,,bhiman1x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,10,8,CSS-IVE-132654,Platform Protection and SysFW Security,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_HFPGA_PSS0.5,MTL_P_HFPGA_PSS0.8,MTL_P_HFPGA_PSS1.0,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS Guard,S-states",RKL_FR: 1209951608,CSS-IVE-132654,"Consumer,Corporate_vPro",,bhiman1x,BIOS Guard should be Enabled by default,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,This test case is to verify basic boot flow with BIOS gaurd enabled,"IFWI_TEST_SUITE,RKL_Xcomp_PO,RKL_Native_PO,ADL/RKL/JSL,Delta_IFWI_BIOS,IFWI_NEW,Phase_3,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWI,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL_S_IFWI_PO_Phase3,RPL-S_5SGC1,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC4,ADL_SBGA_5GC,RPL_Px_PO_P3,ADL-S_Post-Si_In_Production,RPL_SBGA_IFWI_PO_Phase3,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,RPL-SBGA_5GC,RPL-SBGA_5SC,MTL_P_Sanity",Low,L2 Mandatory-BAT
248,14013187762,Validate concurrent support of Windbg and DbC debug trace over same Type-A port,Passed,,,chassanx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,20,15,CSS-IVE-132724,Debug Interfaces and Traces,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_uSFF_KC_RS4_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","debug interfaces,USB-TypeC","IceLake-UCIS-987
LKF-UCIS-4_335-UCIS-2923,4_335-UCIS-2082

LKF FR: LKF: 4_335-FR-17265,MLKF FR:4_335-FR-17272

4_335-FR-1642
4_335-FR-17263
4_335-FR-17221
4_335-FR-17331
RKL:209948914
ADL:1305899505
1305899518",CSS-IVE-132724,"Consumer,Corporate_vPro,Slim",,chassanx,Windbg debugging and DbC connect should work concurrently without any issue ,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,This test is to validate concurrent support of Windbg and DbC debug trace over same Type-A port,"IFWI_TEST_SUITE,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL/RKL/JSL,Delta_IFWI_BIOS,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC1,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC2,ADL_SBGA_5GC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL_S_IFWI_PO_Phase2,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC2,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC3,RPL-S_2SDC4,ADL_SBGA_3SDC1,RPL_Px_PO_P2,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_PCHC,MTL IFWI_Payload_Platform-Val,RPL_P_PO_P2,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3",Medium,L2 Mandatory-BAT
249,14013187780,ISH Sensor Functionality - Hall effect Sensor,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,5,4,CSS-IVE-132807,Touch & Sensing,,ISH,"RKL FR:1209949825
MTL FR::1408878546",CSS-IVE-132807,"Consumer,Corporate_vPro",windows.cobalt.client,sumith2x,Hall effect Sensor should be functional,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,Sensor Viewer,Intention of the testcase is to verify Gsensor functionality,"rkl_cml_s62,RKL_U_PO_Phase3_IFWI,COMMON_QRC_BAT,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,IFWI_TEST_SUITE,IFWI_COVERAGE_DELTA,MTL_HFPGA_IFWI,ADLMLP4x,RPL-P_5SGC1,RPL-P_5SGC2,RPL_S_MASTER,RPL-S_3SDC2,MTL_IFWI_BAT,ADL_M_TS,ADL_SBGA_5GC,ERB,ADL-M_2SDC1,ADL_SBGA_3SDC1,MTL-M_4SDC2,MTL_IFWI_CBV_ISH,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_ISH,RPL-SBGA_5SC,RPL-SBGA_3SC",Low,L2 Mandatory-BAT
250,14013187796,Verify Windows Update  successfully,Passed,,,girishax,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,15,10,CSS-IVE-132877,Platform Config and Board BOM,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_Simics_PSS1.05,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","FW-Update,PnP","Based on ATMS2.0 implementation 

ADL PRD Coverage : 1406912110",CSS-IVE-132877,"Consumer,Corporate_vPro,Slim",,chassanx,Windows should update to the latest update,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Windows Update  should update successfully,"ADL/RKL/JSL,IFWI_TEST_SUITE,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL_Arch_Phase 2,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC1,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC2,ADL_SBGA_5GC,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC2,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC7,RPL-S_2SDC3,RPL-S_2SDC4,MTL_IFWI_FV,ADL_SBGA_3SDC1,MTL IFWI_Payload_Platform-Val,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3",Low,L2 Mandatory-BAT
251,14013187797,Verify SUT getting charged with dead batteries connected whenACadapter plug-in,Passed,,,msalaudx,common,Ingredient,Automatable,Intel Confidential,"fw.ifwi.bios,fw.ifwi.ec",15,4,CSS-IVE-132884,Embedded controller and Power sources,"AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Charging modes,Real Battery Management","BC-RQTBC-2820,BC-RQTBC-13985
Use case: IceLake-UCIS-719
1209949952
BC-RQTBC-16768
2201759420
RKL: 1209848288",CSS-IVE-132884,"Consumer,Corporate_vPro,Slim",,raghav3x,Dead Battery get charged with AC supply plugged in,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the test case to check the dead battery getting charged successfully with AC adapter,"EC-BAT,EC-GPIO,EC-SX,EC-REVIEW,CFL-PRDtoTC-Mapping,ICL_BAT_NEW,TGL_PSS1.0P,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-EXBAT-2018,PSE 1.0,EC-BAT-automation,OBC-CNL-EC-GPIO-Switches-VirtualLID,OBC-CFL-EC-GPIO-Switches-VirtualLID,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,OBC-TGL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,CML_EC_BAT,IFWI_TEST_SUITE,ADL/RKL/JSL,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC2,RPL_P_Master,ADL_SBGA_5GC,ADL-M_5SGC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_IFWI_FV,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_EC,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-P_2SDC6,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1",Low,L2 Mandatory-BAT
252,14013187825,"Verify TPM status on performing S3, S4 and S5 cycles with VSM enabled",Passed,,,bhiman1x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,20,16,CSS-IVE-133540,Platform Protection and SysFW Security,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.1,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,ADL-S_Simics_PSS1.05,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","S-states,VSM","220194434
RKL : 1209951624",CSS-IVE-133540,"Consumer,Corporate_vPro",,bhiman1x,TPM status should be ready on performing SX cycles with VSM configured and enabled on the system,Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Medium,L2 Mandatory-BAT,,,Functional,na,"This test case is to verify TPM status on performing S3 , S4 and S5 cycles with VSM enabled","IFWI_TEST_SUITE,RKL_Xcomp_PO,RKL_Native_PO,ADL/RKL/JSL,Delta_IFWI_BIOS,IFWI_NEW,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-P_5SGC2,ADL_N_IFWI,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,LNL_M_IFWI_PSS,RPL_Px_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_CSME,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5GC,RPL-SBGA_5SC
,ARL_S_IFWI_1.1PSS",Medium,L2 Mandatory-BAT
253,14013187827,Verify the signature of EFI application with Secure boot enabled,Passed,,,bhiman1x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,6,4,CSS-IVE-133541,Platform Protection and SysFW Security,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,ADL-S_Simics_PSS1.05,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_S_CMPH_Simics_VP_PSS1.0,RKL_S_CMPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS0.5,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_HFPGA_PSS0.5,MTL_P_HFPGA_PSS0.8,MTL_P_HFPGA_PSS1.0,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",UEFI Security,"RKL: 2203202023
JSLP: 2203202023",CSS-IVE-133541,"Consumer,Corporate_vPro",,bhiman1x,SecurityInfo.efi can't pass certification with Secure boot enabled,Client-IFWI,2-high,"bios.lunarlake,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Negative,SecurityInfo.efi,EFI application signature check under Security Boot enabled,"IFWI_TEST_SUITE,IFWI_PO,IFWI_Review_Done,ADL/RKL/JSL,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,RPL_S_PSS_BASE,ADL_N_IFWI,IFWI_COVERAGE_DELTA,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_IFWI_BAT,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL_SBGA_5GC,LNL_M_IFWI_PSS,ADL-S_Post-Si_In_Production,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_General,RPL-SBGA_5GC,RPL-SBGA_5SC
,ARL_S_IFWI_1.1PSS",Low,L2 Mandatory-BAT
254,14013187832,Verify Gen4 DG (Discrete Graphics) basic functionality on x16 PEG slot,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,20,10,CSS-IVE-133869,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV","Hybrid Gfx,PCIe-Gen4","BC-RQTBCTL-2617
RKL: 2205167457
ADL doc: ADL-S RVP HAS Rev0p5.pdf",CSS-IVE-133869,"Consumer,Corporate_vPro",windows.cobalt.client,pke," 

DG configuration should work without issues. Able to play Full HD video file on Movies_TV player and the benchmark without issues

 ",Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_review_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Verify the DG card basic functionality with Video playback,"RKL_Native_PO,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,IFWI_SYNC,RPL_S_MASTERIFWI_COVERAGE_DELTA,ADL_M_NA,MTL_S_MASTER,RPL-S_3SDC1,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ERB,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-Px_4SDC1,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_SPHY,RPL-SBGA_5SC,RPL-SBGA_2SC2,MTLSDC1",Low,L2 Mandatory-BAT
255,14013187837,Verify Gen4 DG (Discrete Graphics) basic functionality on x4 PCIE Gen4 Slot,Passed,,,vchenthx,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,20,10,CSS-IVE-133874,"Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Hybrid Gfx,PCIe-Gen4","BC-RQTBCTL-2617
RKL: 2205167457
ADL doc: ADL-S RVP HAS Rev0p5.pdf",CSS-IVE-133874,"Consumer,Corporate_vPro",windows.cobalt.client,pke," 

DG configuration should work without issues. Able to play Full HD video file on Movies_TV player and the benchmark without issues

 ",Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_review_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Verify the DG card basic functionality with Video playback,"RKL_Native_PO,IFWI_TEST_SUITE,ADL/RKL/JSL,COMMON_QRC_BAT,Delta_IFWI_BIOS,Phase_3,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BATIFWI_COVERAGE_DELTA,ADL_M_NA,RPL-Px_4SDC1,RPL-P_2SDC4,RPL-S_3SDC1,RPL_S_IFWI_PO_Phase3,MTL_IFWI_BAT,ERB,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL_Px_PO_P3,MTL_IFWI_IAC_SPHY,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_SPHY,RPL_P_PO_P3,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSGC1, MTLSDC1,MTLSDC3,MTLSDC4, MTLSDC5",Low,L2 Mandatory-BAT
256,14013187884,Verify SLP_S0 assertion before and after S5 cycle with fast startup enabled,Passed,,,rohith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.pmc,50,10,CSS-IVE-144382,Power Management,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","SLP_S0,S-states",1604638265,CSS-IVE-144382,"Consumer,Corporate_vPro,Slim",windows.20h2_vibranium.x64,reddyv5x,SLP-S0 should be reach 90% before and after S4,Client-IFWI,3-medium,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,Intention of the testcase is to verify SLP_S0 assertion before and after S5 cycle with fast startup enabled,"Delta_IFWI_BIOS,IFWI_TEST_SUITE,ADL/RKL/JSL,IFWI_NEW,ADL_Arch_Phase_!,MTL_Test_Suite,IFWI_SYNC,IFWI_FOC_BAT,ADL_N_IFWI,IFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,RPL-S_ 5SGC1,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3SDC1,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7,RPL-S_2SDC8,ADL_N_IFWI_2SDC3,ADL_N_IFWI_2SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_5SGC1,MTLSGC1
,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,ADL_N_IFWI_IEC_PMC,ADL_N_IFWI_IEC_Chipset_init,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC4,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6",Low,L2 Mandatory-BAT
257,14013187934,Verify 4K Display Monitor functionality over USB type-C port and connector reversibility,Passed,,,athirarx,common,Ingredient,Automatable,Intel Confidential,"bios.platform,bios.sa,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt",30,20,CSS-IVE-145735,TCSS,"ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,G3-State,S-states,TBT_PD_EC_NA,TCSS,USB-TypeC","BC-RQTBC-13080
BC-RQTBC-13305
CNL-UCIS-7728
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 LKF PSS UCIS Coverage: IceLake-UCIS-4280,4_335-UCIS-3008
LKF PRD Coverage : BC-RQTBCLF-273
ICL PRD Coverage: BC-RQTBC-14628 BC-RQTBC-13819 
TGL PRD Coverage: BC-RQTBCTL-445
TGL Coverage:  220194402 , 1409858728
1504409626

JSLP Coverage ID: 2203202802,2203201730,1607196304

RKL Coverage ID :2203201383,2203202518,2203203016,2203202802,2203202480",CSS-IVE-145735,"Consumer,Corporate_vPro,Slim",,raghav3x,"Display should come on Type-C monitor connected to Type-C connector and 4K resolution should be achieved without any issue. 

Hot plug and unplug should work without change in resolution and should achieve 4K resolution on all repeat cases without any issue ",Client-IFWI,2-high,"bios.arrowlake,bios.meteorlake,bios.raptorlake_refresh,ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","bios.arrowlake,bios.meteorlake,ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,product,complete.ready_for_production,,Medium,L2 Mandatory-BAT,,,Functional,na,This test case is to verify 4K Display Monitor functionality over USB type-C port,"MTL_Test_Suite,MTL_PSS_0.8,MTL_PSS_1.0IFWI_SYNC,ADLMLP4x,IFWI_FOC_BAT,ADL_N_IFWI,IFWI_TEST_SUITEIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,ADL-M_4SDC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC2,ADL-P_2SDC3,RPL-Px_5SGC1,RPL-Px_3SDC1,MTL_N_MASTER,MTL_S_MASTER,MTL_M_MASTER,MTL_P_MASTER,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_ 5SGC1,RPL_S_MASTER,RPL_S_PO_P3,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL-S_ 5SGC_1DPC,ADL-S_2SDC7,ADL-S_4SDC1,ERB,MTL_PSS_1.0_BLOCK,KBL_NON_ULT,EC-NA,EC-REVIEW,TCSS-TBT-P1,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,TGL_NEW_BAT,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,IFWI_Payload_TBT,IFWI_Payload_EC,MTL_PSS_1.0,UTR_SYNC,ADL_M_PO_Phase2,RPL_S_BackwardComp,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_IFWI_PSS_EXTENDED,CQN_DASHBOARD,ADL-M_2SDC2,ADL-P_4SDC2,ADL_N_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,RPL-SBGA_5SC,RPL-S_5SGC1,MTL_IFWI_PSS_BLOCK,RPL-S_2SDC4,MTL_IFWI_IAC_IOM,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL IFWI_Payload_Platform-Val,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,ADL_N_IFWI_IEC_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,MTL_M_P_PV_POR,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,ARL_S_PSS0.8,ARL_S_PSS1.0,MTLSGC1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1",Medium,L2 Mandatory-BAT
258,14013187936,"Verify configuration of Pyrite drive""s user password",Passed,,,bhiman1x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,10,8,CSS-IVE-145737,Platform Protection and SysFW Security,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Opal,Pyrite_1.0,Pyrite_2.0",RKL:BC-RQTBCTL-2816 & 2205197311,CSS-IVE-145737,"Consumer,Corporate_vPro,Slim",,bhiman1x,"User should be able to successfully set drive password.

 

Authentication via user password or Admin password should be successful

 

System should successfully boot to OS and should not have any hangs or BSODs",Client-IFWI,2-high,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.raptorlake,ifwi.rocketlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,na,"Intention of the testcase is to verify configuring of Pyrite drive's user password .

 

User should be able to successfully set User password on an existing Pyrite-enabled drive that already has an Admin password

 

Password authentication of the drive should be successful.

 

No hangs or BSODs should be observed after successfully booting to OS","ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,OBC-CNL-PCH-SPI-Sensors-FPS,OBC-CFL-PCH-SPI-Sensors-FPS,OBC-LKF-PCH-SPI-Sensors-FPS,OBC-ICL-PCH-SPI-Sensors-FPS,OBC-TGL-PCH-SPI-Sensors-FPS,CML_Delta_From_WHL,IFWI_TEST_SUITE,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,Phase_3,MTL_Test_Suite,IFWI_SYNC,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-M_5SGC1,ADL-P_3SDC4,ADL_N_IFWI,RPL_S_IFWI_PO_Phase3,RPL-S_3SDC1,ADL_SBGA_5GC,RPL_Px_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_PMC,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,RPL-SBGA_5GC,RPL-SBGA_5SC",Low,L2 Mandatory-BAT
259,16012549679,Validate basic boot check with PTT disabled different Bootguard (0/3/4/5) IFWI profiles,Passed,,,bhiman1x,silicon,Ingredient,Automatable,Intel Confidential,fw.ifwi.bios,25,18,CSS-IVE-131653,System Firmware Builds and bringup,"JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_UY42_PO,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta",BIOS Build,"Test case has been drafted based on the TGL PO test plan
TGL:BC-RQTBCTL-1212

JSLP:1607196237",CSS-IVE-131653,"Consumer,Corporate_vPro",,bhiman1x,Ensure that the system boots with all Bootguard profiles ifwi,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake",,product,complete.ready_for_production,,Medium,L1 DailyCI-Basic-Sanity,,,Functional,na,This test case is to verify basic boot check with PTT disabled IFWI across all the IFWI profiles,"TGL_BIOS_PO_P2,RKL_U_PO_Phase3_IFWI,IFWI_TEST_SUITE,IFWI_PO,RKL_Native_PO,RKL_Xcomp_PO,ADL/RKL/JSL,Phase_3,MTL_Test_Suite,MTL_PSS_0.8IFWI_SYNC,Automation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,Security_IFWI,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL_N_IFWI,RPL_S_IFWI_PO_Phase3,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC4,ADL_M_RVP2a,ADL_SBGA_5GC,ERB,RPL_Px_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_CSME,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_CSME,RPL-SBGA_5GC,RPL-SBGA_5SC,ARL_S_IFWI_1.1PSS",Medium,L1 DailyCI-Basic-Sanity
260,16012555633,Verify ISH shall not enumerate with ISH disabled IFWI,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,15,10,CSS-IVE-101753,Touch & Sensing,GLK_B0_RS3_PV,ISH,,CSS-IVE-101753,"Consumer,Corporate_vPro",,sumith2x,Integrated Sensor Hub should not get enumerated in Action Manager/Sensor Viewer Application,Client-IFWI,1-showstopper,"ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L1 DailyCI-Basic-Sanity,,,Negative,Sensor Viewer,Integrated Sensor Hub shall not be enumerating and functioning  with ISH disabled IFWI,"Automation_Inproduction,IFWI_FOC_BAT,IFWI_FOC_BAT_EXT,IFWI_TEST_SUITE,IFWI_Coverage_Delta,RPL_S_MASTER,RPL-S_3SDC2,MTL_S_MASTER,MTL_P_MASTER,MTL_M_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,RPL-Px_5SGC1, RPL-Px_4SDC1,RPL-P_5SGC1,RPL-P_5SGC2,MTL_IFWI_BAT,ADL-M_5SGC1,ADL-M_2SDC1,RPL-P_4SDC1,ARL_PX_MASTER,LNL_S_MASTER,LNL_P_MASTER,MTL-M_4SDC1,MTL-M_4SDC2,MTL_IFWI_IAC_ISH,MTL_IFWI_IAC_ISH,MTL_IFWI_CBV_ISH,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC, RPL-SBGA_4SC,ARL_Px_IFWI_CI,RPL-SBGA_3SC,MTLSDC2,RPL_Hx-R-GC",Low,L1 DailyCI-Basic-Sanity
261,16012977957,Verify if ISH firmware loads successfully,Passed,,,sumith2x,common,Ingredient,Automatable,Intel Confidential,fw.ifwi.ish,3,3,CSS-IVE-77487,Touch & Sensing,"CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,KBL_U21_PV,KBL_Y22_PV,KBLR_Y_PV",ISH,"BC-RQTBC-12770
BC-RQTBCTL-656",CSS-IVE-77487,"Consumer,Corporate_vPro",,sumith2x,ISH firmware version should be read from ME Info log,Client-IFWI,2-high,"ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","ifwi.meteorlake,ifwi.raptorlake",,product,open.test_update_phase,,Low,L2 Mandatory-BAT,,,Functional,MEInfowin64.exe,"Verify that ISH firmware version can be read

 ","IFWI_TEST_SUITE,IFWI_Coverage_Delta,IFWI_NEW,RPL_S_MASTER,RPL-S_3SDC2,MTL_S_MASTER,MTL_P_MASTER,MTL_IFWI_BAT,RPL_S_MASTER,RPL-S_3SDC2,MTL_IFWI_BAT,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_2SDC3,RPL-Px_4SDC1,RPL-Px_5SGC1,MTL_IFWI_CBV_ISH,RPL-SBGA_5SC,ARL_Px_IFWI_CI,RPL-SBGA_3SC,MTLSDC2,RPL_Hx-R-GC",Low,L2 Mandatory-BAT
262,22011834519,Verify whether SUT can power off from EDK shell using PWR_BTN,Passed,,,girishax,"common,emulation.ip,silicon,simulation.ip",Ingredient,Automatable,Intel Confidential,"bios.platform,fw.ifwi.pmc",3,2,CSS-IVE-119238,System Firmware Builds and bringup,"ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha",BIOS-Boot-Flows,IceLake-UCIS-245,CSS-IVE-119238,"Consumer,Corporate_vPro,Slim",,chassanx,SUT should boot to setup and should power off when power button is pressed in EDK Shell screen.,Client-BIOS,1-showstopper,"bios.alderlake,bios.amberlake,bios.arrowlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,product,complete.ready_for_production,,Low,L1 DailyCI-Basic-Sanity,,,Functional,na,SUT boots to setup and should power off when power button is pressed in EDK Shell screen.,"TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase2,TGL_BIOS_IPU_QRC_BAT,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC1,RPL-S_4SDC2,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPL-P_2SDC5,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,,RPL-P_4SDC1,RPL-P_3SDC2,,RPL-Px_5SGC1,,Automation_Inproduction,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL_N_PSS_1.0,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-N_QRC_BAT,RPL_S_QRCBAT,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,RPL_Px_PO_New_P2,RPL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,ARL_Px_IFWI_CI,RPL_readiness_kit,RPL_P_QRC",Low,L1 DailyCI-Basic-Sanity
