INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sources_1/new/fourbit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sources_1/new/fulladder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 's' is not allowed [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sources_1/new/halfadder.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fourbitadder
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:54]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:58]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:62]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:66]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:70]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:74]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:78]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:82]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:86]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:90]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/it/chip_design/commoncore/digitaldesign/cx203-lab2/task4/task4.srcs/sim_1/new/tb_fourbitadder.sv:94]
