0.7
2020.2
Oct 14 2022
05:07:14
/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/Vivado/CameraPipeline.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,,,,,,
/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/Vivado/CameraPipeline.srcs/sources_1/imports/verilog_modules/axi_image_dissector_v2.v,1680704582,verilog,,/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/Vivado/CameraPipeline.srcs/sources_1/imports/verilog_modules/bram_to_axi_stream.v,,axi_image_dissector_v2,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_rd_0_0_1/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_wr_0_0/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ec67/hdl;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ee60/hdl;/home/zacharie/Software/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/Vivado/CameraPipeline.srcs/sources_1/imports/verilog_modules/bram_to_axi_stream.v,1680685634,verilog,,/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/verilog_modules/my_single_port_bram.v,,bram_to_axi_stream,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_rd_0_0_1/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_wr_0_0/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ec67/hdl;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ee60/hdl;/home/zacharie/Software/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/Vivado/CameraPipeline.srcs/sources_1/imports/verilog_modules/pixel_parallel_sum.v,1680773173,verilog,,/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/verilog_modules/testbenches/axi_image_dissector_tb.v,,pixel_parallel_sum,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_rd_0_0_1/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_wr_0_0/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ec67/hdl;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ee60/hdl;/home/zacharie/Software/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/verilog_modules/my_single_port_bram.v,1680617554,verilog,,/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/Vivado/CameraPipeline.srcs/sources_1/imports/verilog_modules/pixel_parallel_sum.v,,my_single_port_bram;priority_encoder,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_rd_0_0_1/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_wr_0_0/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ec67/hdl;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ee60/hdl;/home/zacharie/Software/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
/home/zacharie/FPGA_Projects/fpga-image-processing/FPGA/verilog_modules/testbenches/axi_image_dissector_tb.v,1680773889,verilog,,,,axi_image_dissector_tb,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_rd_0_0_1/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ip/top_v_frmbuf_wr_0_0/hdl/verilog;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ec67/hdl;../../../../CameraPipeline.gen/sources_1/bd/top/ipshared/ee60/hdl;/home/zacharie/Software/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
