Tom Vander Aa , Bing-Feng Mei , Bjorn De Sutter, A backtracking instruction scheduler using predicate-based code hoisting to fill delay slots, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289921]
Barbacci, M. and Siewiorek, D. 1973. Automated exploration of the design space for register transfer (rt) systems. In Proceedings of the 1<sup>st</sup> Annual International Symposium on Computer Architecture. ACM Press, New York, 101--106.
Bollinger, S. and Midkif, S. 1988. Processor and link assignment in multicomputers using simulated annealing. In Proceedings of the IEEE International Conference on Parallel Processing. IEEE Computer Society.
Casavant, T. and Kuhl, J. 1988. A taxonomy of scheduling in general-purpose distributed computing systems. IEEE Trans. Softw. Engin. 14, 2, 141--154.
Noureddine Chabini , Wayne Wolf, Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.10, p.1113-1126, October 2005[doi>10.1109/TVLSI.2005.859482]
Karam S. Chatha , Ranga Vemuri, A tool for partitioning and pipelined scheduling of hardware-software systems, Proceedings of the 11th international symposium on System synthesis, p.145-151, December 02-04, 1998, Hsinchu, Taiwan, China
Samit Chaudhuri , Stephen A. Blythe , Robert A. Walker, A solution methodology for exact design space exploration in a three-dimensional design space, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.69-81, March 1997[doi>10.1109/92.555988]
Chaudhuri, S., Walker, R., and Mitchell, J. 1994. Analyzing and exploiting the structure of the constraints in the ilp approach to the scheduling problem. IEEE Trans. VLSI 2, 4, 456--471.
Liliana Cucu-Grosjean , Olivier Buffet, Global Multiprocessor Real-Time Scheduling as a Constraint Satisfaction Problem, Proceedings of the 2009 International Conference on Parallel Processing Workshops, p.42-49, September 22-25, 2009[doi>10.1109/ICPPW.2009.31]
Davidovic, T., Liberti, L., Maculan, N., and Mladenovic, N. 2007. Towards the optimal solution of the multiprocessor scheduling problem with communication delays. In Proceedings of the Multi-Disciplinary International Conference on Scheduling Theory and Applications.
Davis, L. 1991. Handbook of Genetic Algorithms. Van Nostrand Reinhold Company, New York.
Devadas, S. and Newton, A. 1989. Algorithms for hardware allocation in data path synthesis. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 8, 7, 768--781.
Dhodhi, M. and Ahmad, I. 1995. A multiprocessor scheduling scheme using problem-space genetic algorithm. In Proceedings of the IEEE 1<sup>st</sup> International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications. IEEE Computer Society, 152--157.
M. K. Dhodhi , F. H. Hielscher , R. H. Storer , J. Bhasker, Datapath synthesis using a problem-space genetic algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.8, p.934-944, November 2006[doi>10.1109/43.402494]
M. Dorigo , V. Maniezzo , A. Colorni, Ant system: optimization by a colony of cooperating agents, IEEE Transactions on Systems, Man, and Cybernetics, Part B: Cybernetics, v.26 n.1, p.29-41, February 1996[doi>10.1109/3477.484436]
Fabrizio Ferrandi , Pier Luca Lanzi , Christian Pilato , Donatella Sciuto , Antonino Tumeo, Ant colony heuristic for mapping and scheduling tasks and communications on heterogeneous embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.911-924, June 2010[doi>10.1109/TCAD.2010.2048354]
Gebotys, C. 1993. Throughput optimized architectural synthesis. IEEE Trans. VLSI 1, 3, 254--261.
Gebotys, C. and Elmasry, M. 1990. A global optimization approach for architectural synthesis. In Proceedings of the IEEE International Conference on Computer-Aided Design: Digest of Technical Papers. IEEE Computer Society. 258--261.
Goldberg, D. 1989. Genetic Algorithms in Search, Optimization, and Machine Learning. Addison-Wesley Professional, New York.
Govindarajan, S. 1995. Scheduling algorithms for high-level synthesis. Term paper in Digital Design Environments. http://www.google.com/url&quest;sa=t&rct;=j&q;=&esrc;=s&source;=web&cd;=1&ved;=OCDUQFjAA&url;= http&percnt;&q;=&esrc;=s&source;=web&cd;=1&ved;=OCDUQFjAA&url;= http&percnt;&esrc;=s&source;=web&cd;=1&ved;=OCDUQFjAA&url;= http&percnt;&source;=web&cd;=1&ved;=OCDUQFjAA&url;= http&percnt;&cd;=1&ved;=OCDUQFjAA&url;= http&percnt;&ved;=OCDUQFjAA&url;= http&percnt;&url;= http&percnt;&percnt;3A&percnt;2F&percnt;2Fens.ewi.tudelft.nl&percnt;2FEducation&percnt;2Fcourses&percnt;2Fet4054&percnt;2Fhls_paper.pdf&ei;= qoYjUaeXKqOJ4ATOjIDADA&usg;=AFQjCNGcJUxSzSXOf4G2ckNqvITIEyRqZg&sig2;= TtTS40BnDpcpG0gHr8oeRw&bvm;=bv.42553238,d.bGE&cad;=rja
Grass, W. 1990. A branch-and-bound method for optimal transformation of data flow graphs for observing hardware constraints. In Proceedings of the European Conference on Design Automation. IEEE Computer Society Press, 73--77.
Hafer, L. and Parker, A. 1983. A formal method for the specification, analysis, and design of register-transfer level digital logic. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 2, 1, 4--18.
Emma Hart , Peter Ross , David Corne, Evolutionary Scheduling: A Review, Genetic Programming and Evolvable Machines, v.6 n.2, p.191-220, June      2005[doi>10.1007/s10710-005-7580-7]
M. J. M. Heijligers , L. J. M. Cluitmans , J. A. G. Jess, High-level synthesis scheduling and allocation using genetic algorithms, Proceedings of the 1995 Asia and South Pacific Design Automation Conference, p.11-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan[doi>10.1145/224818.224842]
Heijligers, M. and Jess, J. 1995. High-Level synthesis scheduling and allocation using genetic algorithms based on constructive topological scheduling techniques. In Proceedings of the IEEE International Conference on Evolutionary Computation. Vol. 1., IEEE Computer Society, 56--61.
Hemani, A. and Postula, A. 1990. A neural net based self organising scheduling algorithm. In Proceedings of the IEEE European Conference on Design Automation. IEEE Computer Society, 136--140.
Hitchcock, C. and Thomas, D. 1983. A method of automatic data path synthesis. In Proceedings of the ACM/IEEE 20<sup>th</sup> Design Automation Conference. ACM Press, New York, 484--489.
Chao-Ju Hou , Kang G. Shin, Allocation of Periodic Task Modules with Precedence and Deadline Constraints in Distributed Real-Time Systems, IEEE Transactions on Computers, v.46 n.12, p.1338-1356, December 1997[doi>10.1109/12.641934]
Hwang, C., Lee, J., and Hsu, Y. 1991. A formal approach to the scheduling problem in high level synthesis. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 10, 4, 464--475.
Shiyuan Jin , Guy Schiavone , Damla Turgut, A performance study of multiprocessor task scheduling algorithms, The Journal of Supercomputing, v.43 n.1, p.77-97, January   2008[doi>10.1007/s11227-007-0139-z]
Jones, A. and Rabelo, L. 1998. Survey of job shop scheduling techniques. Tech. rep., National Institute of Standards and Technology.
M. Kafil , I. Ahmad, Optimal task assignment in heterogeneous computing systems, Proceedings of the 6th Heterogeneous Computing Workshop (HCW '97), p.135, April 01-01, 1997
Karmarkar, N. 1984. A new polynomial-time algorithm for linear programming. In Proceedings of the 16<sup>th</sup> Annual ACM Symposium on Theory of Computing. ACM Press, New York, 302--311.
Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Sci. 220, 4598, 671--680.
Kowalski, T., Geiger, D., Wolf, W., and Fichtner, W. 1985. The vlsi design automation assistant: From algorithms to silicon. IEEE Des. Test. Comput. 2, 4, 33--43.
Yu-Kwong Kwok , Ishfaq Ahmad, Static scheduling algorithms for allocating directed task graphs to multiprocessors, ACM Computing Surveys (CSUR), v.31 n.4, p.406-471, Dec. 1999[doi>10.1145/344588.344618]
Walter Lee , Rajeev Barua , Matthew Frank , Devabhaktuni Srikrishna , Jonathan Babb , Vivek Sarkar , Saman Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, ACM SIGPLAN Notices, v.33 n.11, p.46-57, Nov. 1998[doi>10.1145/291006.291018]
Yajun Li , Yuhang Yang , Maode Ma , Rongbo Zhu, A Problem-Specific Genetic Algorithm for Multiprocessor Real-Time Task Scheduling, Proceedings of the 2008 3rd International Conference on Innovative Computing Information and Control, p.186, June 18-20, 2008[doi>10.1109/ICICIC.2008.79]
Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997[doi>10.1145/250243.250245]
Lippens, P. E. R., Van Meerbergen, J. L., Verhaegh, W. F. J., and van der Werf, A. 1993. Allocation of multiport memories for hierarchical data stream. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. IEEE Computer Society Press, 728--735.
Lippmann, R. 1987. An introduction to computing with neural nets. IEEE ASSP Mag. 4, 2, 4--22.
Yi Liu , Xin Zhang , He Li , Depei Qian, Allocating Tasks in Multi-core Processor based Parallel System, Proceedings of the 2007 IFIP International Conference on Network and Parallel Computing Workshops, p.748-753, September 18-21, 2007
Ly, T. and Mowchenko, J. 1993. Applying simulated evolution to high level synthesis. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 12, 3, 389--409.
Martin, C. 1978. BANDBX: An enumeration code for pure and mixed zero-one programming problems. Tech. rep., Industrial and Systems Engineering Department, Ohio State University.
Mcfarland, M. 1986. Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions. In Proceedings of the ACM/IEEE 23<sup>rd</sup> Design Automation Conference. ACM Press, New York, 474--480.
Mcfarland, M., Parker, A., and Camposano, R. 1988. Tutorial on high-level synthesis. In Proceedings of the ACM/IEEE 25th Conference on Design Automation. IEEE Computer Society Press, 330--336.
Mcfarland, M., Parker, A., and Camposano, R. 1990. The high-level synthesis of digital systems. Proc. IEEE 78, 2, 301--318.
B. Mesman , A. H. Timmer , J. L. Van Meerbergen , J. A.G. Jess, Constraint analysis for DSP code generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.1, p.44-57, November 2006[doi>10.1109/43.739058]
Michalewicz, Z. 1994. Genetic Algorithms &plus; Data Structures = Evolution Programs 2<sup>nd</sup> Ed. Springer, New York.
Minqiang, L. and Jisong, K. 2003. Phases-Based dynamic genetic strategies for genetic algorithms. In Proceedings of the IEEE International Conference on Systems, Man and Cybernetics. Vol. 1., IEEE Computer Society, 343--348.
Muscettola, N. 1993. Scheduling by iterative partition of bottleneck conflicts. In Proceedings of the IEEE Conference on Artificial Intelligence for Applications. IEEE Computer Society Press, 49--55.
G. E. Nasr , A. Harb , G. Meghabghab, Enhanced Simulated Annealing Techniques for Multiprocessor Scheduling, Proceedings of the Twelfth International Florida Artificial Intelligence Research Society Conference, p.124-128, May 01-05, 1999
Nemhauser, G. and Wolsey, L. 1988. Integer and Combinatorial Optimization. John Wiley and Sons, New York.
Noronha, S. and Sarma, V. 1991. Knowledge-based approaches for scheduling problems: A survey. IEEE Trans. Knowl. Data Engin. 3, 2, 160--171.
Page, E. 1965. On monte carlo methods in congestion problems: I. Searching for an optimum in discrete situations. Oper. Res. 13, 2, 291--199.
Palazzari, P., Baldini, L., and Coli, M. 2004. Synthesis of pipelined systems for the contemporaneous execution of periodic and aperiodic tasks with hard real-time constraints. In Proceedings of the International Symposium on Parallel and Distributed Processing. 121a.
Precti Ranjan Panda , Nikil D. Dutt, Low-power memory mapping through reducing address bus activity, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.309-320, Sept. 1999[doi>10.1109/92.784092]
Parker, A., Pizarro, J., and Mlinar, M. 1986. Maha: A program for datapath synthesis. In Proceedings of the ACM/IEEE. Conference on Design Automation. IEEE Press, 461--466.
Paulin, P. and K Night, J. 1987. Force-Directed scheduling in automatic data path synthesis. In Proceedings of the 24<sup>th</sup> ACM/IEEE Design Automation Conference. ACM Press, New York, 195--202.
Paulin, P. and Knight, J. 1989. Force-Directed scheduling for the behavioral synthesis of asics. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 8, 6, 661--679.
Peng, Z. 1986. Synthesis of vlsi systems with the camad design aid. In Proceedings of the 23<sup>rd</sup> ACM/IEEE Design Automation Conference. IEEE Press, 278--284.
Douglas Antony Louis Piriyakumar , Paul Levi , C. Siva Ram Murthy, Optimal Scheduling of Iterative Data-Flow Programs onto Multiprocessors with Non-Negligible Interprocessor Communication, Proceedings of the 7th International Conference on High-Performance Computing and Networking, p.732-743, April 12-14, 1999
Douglas Antony Louis Piriyakumar , C. Siva Ram Murthy , Paul Levi, A New A* Based Optimal Task Scheduling in Heterogeneous Multiprocessor Systems applied to Computer Vision, Proceedings of the International Conference and Exhibition on High-Performance Computing and Networking, p.315-323, April 21-23, 1998
Romeo, F. and Sangiovanni-Vincentelli, A. 1985. Probabilistic hill climbing algorithms: Properties and applications. In Proceedings of the Chapel Hill Conference on Very Large Scale Integration. Computer Science Press, 393--417.
Safir, A. and Zavidovique, B. 1989a. On the synthesis of specific image processing automata by a simulated annealing-based design space search. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 2., IEEE Computer Society, 1374--1377.
Safir, A. and Zavidovique, B. 1989b. On the synthesis of specific image processing automata from emulation results. In Proceedings of the IEEE European Conference on Application Specific Integrated Circuits. IEEE Computer Society, 104--115.
Safir, A. and Zavidovique, B. 1990. Towards a global solution to high level synthesis problems. In Proceedings of the IEEE European Conference on Design Automation. IEEE Computer Society, 283--288.
Sait, S., Ali, S., and Benten, M. 1996. Scheduling and allocation in high-level synthesis using stochastic techniques. Microelectron. J. 27, 8, 693--712.
Schoen, F. 1991. Stochastic techniques for global optimization: A survey of recent advances. J. Global Optim. 1, 207--228.
Shin, H. and Woo, N. 1989. A cost function based optimization technique for scheduling in data path synthesis. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE Computer Society Press, 424--427.
Smith, S. 2003. Is scheduling a solved problem&quest; In Proceedings of the Multi-Disciplinary International Scheduling Conference: Theory and Applications. Sherwood Press, 3--18.
Storer, R., Wu, S., and Vaccari, R. 1992. New search spaces for sequencing problems with application to job shop scheduling. INFORMS Manag. Sci. 38, 10, 1495--1509.
Thomas, D., Hitchcock, C. I., Kowalski, T., Rajan, J., and Walker, R. 1983. Automatic data path synthesis. IEEE Comput. 16, 12, 59--70.
Tsang, E. 1995. Scheduling techniques—A comparative study. Brit. Telecom Technol. J. 13, 1, 16--28.
Tseng, C. and Siewiorek, D. 1986. Automated synthesis of data paths in digital systems. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 5, 3, 379--395.
Vayá, G. P., Martín-Langerwerf, J., Taptimthong, P., and Pirsch, P. 2007. Design space exploration of media processors: A parameterized scheduler. In Proceedings of the IEEE International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. IEEE Computer Society Press, 41--49.
Verhaegh, W., L Ippens, P., Aarts, E., Korst, J., Van Der Werf, A., and Van Meerbergen, J. 1992. Efficiency improvements for force-directed scheduling. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. IEEE Computer Society Press, 286--291.
Wehn, N., Held, M., and Glesner, M. 1991. A novel scheduling and allocation approach for datapath synthesis based on genetic paradigms. In Proceedings of the IFIP Working Conference on Logic and Architecture Synthesis. IEEE Computer Society, 47--56.
Xu, J. 1993. Multiprocessor scheduling of processes with release times, deadlines, precedence, and exclusion relations. IEEE Trans. Softw. Engin. 19, 139--154.
Xu, J. and Parnas, D. L. 1993. On satisfying timing constraints in hard-real-time systems. IEEE Trans. Softw. Engin. 19, 70--84.
Yarkhan, A. and Dongarra, J. 2002. Experiments with scheduling using simulated annealing in a grid environment. http://www.netlib.org/utk/people/JackDongarra/PAPERS/annealing-scheduler.pdf.
Zhou, R. and Hansen, E. 2005. Beam-Stack search: Integrating backtracking with beam search. In Proceedings of the International Conference on Automated Planning and Scheduling (AAAI). 90--98.
