

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1'
================================================================
* Date:           Fri Mar 10 17:35:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.136 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_362_1  |       25|       25|         1|          -|          -|    25|        no|
        |- VITIS_LOOP_474_1  |      620|      620|       124|          -|          -|     5|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_34 = alloca i32 1"   --->   Operation 15 'alloca' 'i_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%nonce_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %nonce"   --->   Operation 16 'read' 'nonce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset"   --->   Operation 17 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [dilithium2/poly.c:493]   --->   Operation 18 'alloca' 'buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_s = alloca i64 1" [dilithium2/poly.c:494]   --->   Operation 19 'alloca' 'state_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_0 = trunc i16 %nonce_read" [dilithium2/symmetric-shake.c:25]   --->   Operation 20 'trunc' 't_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %nonce_read, i32 8, i32 15" [dilithium2/symmetric-shake.c:26]   --->   Operation 21 'partselect' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%store_ln362 = store i5 0, i5 %i_34" [dilithium2/fips202.c:362]   --->   Operation 22 'store' 'store_ln362' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.inc.i.i.i" [dilithium2/fips202.c:362]   --->   Operation 23 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_35 = load i5 %i_34" [dilithium2/fips202.c:362]   --->   Operation 24 'load' 'i_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i5 %i_35" [dilithium2/fips202.c:362]   --->   Operation 25 'zext' 'zext_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp_eq  i5 %i_35, i5 25" [dilithium2/fips202.c:362]   --->   Operation 26 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.54ns)   --->   "%add_ln362 = add i5 %i_35, i5 1" [dilithium2/fips202.c:362]   --->   Operation 28 'add' 'add_ln362' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %for.inc.i.i.i.split, void %pqcrystals_dilithium2_ref_dilithium_shake256_stream_init.exit" [dilithium2/fips202.c:362]   --->   Operation 29 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [dilithium2/fips202.c:361]   --->   Operation 30 'specloopname' 'specloopname_ln361' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_s_addr_4 = getelementptr i64 %state_s, i64 0, i64 %zext_ln362" [dilithium2/fips202.c:363]   --->   Operation 31 'getelementptr' 'state_s_addr_4' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.77ns)   --->   "%store_ln363 = store i64 0, i5 %state_s_addr_4" [dilithium2/fips202.c:363]   --->   Operation 32 'store' 'store_ln363' <Predicate = (!icmp_ln362)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 33 [1/1] (1.32ns)   --->   "%store_ln362 = store i5 %add_ln362, i5 %i_34" [dilithium2/fips202.c:362]   --->   Operation 33 'store' 'store_ln362' <Predicate = (!icmp_ln362)> <Delay = 1.32>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.inc.i.i.i" [dilithium2/fips202.c:362]   --->   Operation 34 'br' 'br_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 35 'alloca' 'idx' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%nblocks_assign = alloca i32 1"   --->   Operation 36 'alloca' 'nblocks_assign' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s"   --->   Operation 37 'call' 'call_ln0' <Predicate = (icmp_ln362)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (1.32ns)   --->   "%store_ln474 = store i3 5, i3 %nblocks_assign" [dilithium2/fips202.c:474]   --->   Operation 38 'store' 'store_ln474' <Predicate = (icmp_ln362)> <Delay = 1.32>
ST_2 : Operation 39 [1/1] (1.32ns)   --->   "%store_ln474 = store i10 0, i10 %idx" [dilithium2/fips202.c:474]   --->   Operation 39 'store' 'store_ln474' <Predicate = (icmp_ln362)> <Delay = 1.32>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (0.00ns)   --->   "%state_pos = call i8 @keccak_absorb, i64 %state_s, i8 136, i6 48, i8 %t_0, i8 %t_1, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:663]   --->   Operation 41 'call' 'state_pos' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 42 [1/2] (3.04ns)   --->   "%state_pos = call i8 @keccak_absorb, i64 %state_s, i8 136, i6 48, i8 %t_0, i8 %t_1, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:663]   --->   Operation 42 'call' 'state_pos' <Predicate = true> <Delay = 3.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %state_pos, i32 3, i32 7" [dilithium2/fips202.c:448]   --->   Operation 43 'partselect' 'i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln450_4 = zext i5 %i" [dilithium2/fips202.c:450]   --->   Operation 44 'zext' 'zext_ln450_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln450_4" [dilithium2/fips202.c:450]   --->   Operation 45 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:450]   --->   Operation 46 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 7.82>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i8 %state_pos" [dilithium2/fips202.c:450]   --->   Operation 47 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln450, i3 0" [dilithium2/fips202.c:450]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln" [dilithium2/fips202.c:450]   --->   Operation 49 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, i64 %zext_ln450" [dilithium2/fips202.c:450]   --->   Operation 50 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:450]   --->   Operation 51 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 52 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load, i64 %shl_ln450" [dilithium2/fips202.c:450]   --->   Operation 52 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (2.77ns)   --->   "%store_ln450 = store i64 %xor_ln450, i5 %state_s_addr" [dilithium2/fips202.c:450]   --->   Operation 53 'store' 'store_ln450' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%state_s_addr_3 = getelementptr i64 %state_s, i64 0, i64 16" [dilithium2/fips202.c:451]   --->   Operation 54 'getelementptr' 'state_s_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [2/2] (2.77ns)   --->   "%state_s_load_4 = load i5 %state_s_addr_3" [dilithium2/fips202.c:451]   --->   Operation 55 'load' 'state_s_load_4' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 6.35>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 56 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/2] (2.77ns)   --->   "%state_s_load_4 = load i5 %state_s_addr_3" [dilithium2/fips202.c:451]   --->   Operation 57 'load' 'state_s_load_4' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 58 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_4, i64 9223372036854775808" [dilithium2/fips202.c:451]   --->   Operation 58 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (2.77ns)   --->   "%store_ln451 = store i64 %xor_ln451, i5 %state_s_addr_3" [dilithium2/fips202.c:451]   --->   Operation 59 'store' 'store_ln451' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln474 = br void %VITIS_LOOP_476_2.i.i" [dilithium2/fips202.c:474]   --->   Operation 60 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.67>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%nblocks_assign_load = load i3 %nblocks_assign" [dilithium2/fips202.c:479]   --->   Operation 61 'load' 'nblocks_assign_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (1.00ns)   --->   "%icmp_ln474 = icmp_eq  i3 %nblocks_assign_load, i3 0" [dilithium2/fips202.c:474]   --->   Operation 62 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 63 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln474 = br i1 %icmp_ln474, void %VITIS_LOOP_476_2.i.i.split, void %for.inc.i.preheader" [dilithium2/fips202.c:474]   --->   Operation 64 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 65 'call' 'call_ln475' <Predicate = (!icmp_ln474)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 66 [1/1] (1.34ns)   --->   "%add_ln479 = add i3 %nblocks_assign_load, i3 7" [dilithium2/fips202.c:479]   --->   Operation 66 'add' 'add_ln479' <Predicate = (!icmp_ln474)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (1.32ns)   --->   "%store_ln474 = store i3 %add_ln479, i3 %nblocks_assign" [dilithium2/fips202.c:474]   --->   Operation 67 'store' 'store_ln474' <Predicate = (!icmp_ln474)> <Delay = 1.32>
ST_10 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1, i8 %buf, i2 %a_offset_read, i19 %a"   --->   Operation 68 'call' 'call_ln0' <Predicate = (icmp_ln474)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 69 'call' 'call_ln475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.07>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%idx_load = load i10 %idx" [dilithium2/fips202.c:474]   --->   Operation 70 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [2/2] (1.74ns)   --->   "%call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf" [dilithium2/fips202.c:474]   --->   Operation 71 'call' 'call_ln474' <Predicate = true> <Delay = 1.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 72 [1/1] (1.74ns)   --->   "%add_ln474 = add i10 %idx_load, i10 136" [dilithium2/fips202.c:474]   --->   Operation 72 'add' 'add_ln474' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (1.32ns)   --->   "%store_ln474 = store i10 %add_ln474, i10 %idx" [dilithium2/fips202.c:474]   --->   Operation 73 'store' 'store_ln474' <Predicate = true> <Delay = 1.32>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [dilithium2/fips202.c:468]   --->   Operation 74 'specloopname' 'specloopname_ln468' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf" [dilithium2/fips202.c:474]   --->   Operation 75 'call' 'call_ln474' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln474 = br void %VITIS_LOOP_476_2.i.i" [dilithium2/fips202.c:474]   --->   Operation 76 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1, i8 %buf, i2 %a_offset_read, i19 %a"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln499 = ret" [dilithium2/poly.c:499]   --->   Operation 78 'ret' 'ret_ln499' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln362', dilithium2/fips202.c:362) of constant 0 on local variable 'i' [13]  (1.32 ns)

 <State 2>: 3.99ns
The critical path consists of the following:
	'load' operation ('i', dilithium2/fips202.c:362) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln362', dilithium2/fips202.c:362) [20]  (1.55 ns)
	'store' operation ('store_ln362', dilithium2/fips202.c:362) of variable 'add_ln362', dilithium2/fips202.c:362 on local variable 'i' [26]  (1.32 ns)
	blocking operation 1.12 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.04ns
The critical path consists of the following:
	'call' operation ('state.pos', dilithium2/fips202.c:663) to 'keccak_absorb' [33]  (3.04 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_s_addr', dilithium2/fips202.c:450) [40]  (0 ns)
	'load' operation ('state_s_load', dilithium2/fips202.c:450) on array 'state.s', dilithium2/poly.c:494 [41]  (2.77 ns)

 <State 7>: 7.82ns
The critical path consists of the following:
	'load' operation ('state_s_load', dilithium2/fips202.c:450) on array 'state.s', dilithium2/poly.c:494 [41]  (2.77 ns)
	'xor' operation ('xor_ln450', dilithium2/fips202.c:450) [42]  (2.28 ns)
	'store' operation ('store_ln450', dilithium2/fips202.c:450) of variable 'xor_ln450', dilithium2/fips202.c:450 on array 'state.s', dilithium2/poly.c:494 [43]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_s_addr_3', dilithium2/fips202.c:451) [44]  (0 ns)
	'load' operation ('state_s_load_4', dilithium2/fips202.c:451) on array 'state.s', dilithium2/poly.c:494 [45]  (2.77 ns)

 <State 9>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load_4', dilithium2/fips202.c:451) on array 'state.s', dilithium2/poly.c:494 [45]  (2.77 ns)
	'xor' operation ('xor_ln451', dilithium2/fips202.c:451) [46]  (0.808 ns)
	'store' operation ('store_ln451', dilithium2/fips202.c:451) of variable 'xor_ln451', dilithium2/fips202.c:451 on array 'state.s', dilithium2/poly.c:494 [47]  (2.77 ns)

 <State 10>: 2.67ns
The critical path consists of the following:
	'load' operation ('nblocks', dilithium2/fips202.c:479) on local variable 'nblocks' [52]  (0 ns)
	'add' operation ('nblocks', dilithium2/fips202.c:479) [61]  (1.35 ns)
	'store' operation ('store_ln474', dilithium2/fips202.c:474) of variable 'nblocks', dilithium2/fips202.c:479 on local variable 'nblocks' [63]  (1.32 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.07ns
The critical path consists of the following:
	'load' operation ('idx_load', dilithium2/fips202.c:474) on local variable 'idx' [57]  (0 ns)
	'add' operation ('add_ln474', dilithium2/fips202.c:474) [62]  (1.75 ns)
	'store' operation ('store_ln474', dilithium2/fips202.c:474) of variable 'add_ln474', dilithium2/fips202.c:474 on local variable 'idx' [64]  (1.32 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
