module instruction_RAM3_mem(addr, out, clk);
  (* src = "instruction_RAM_mem_3.v:47.16-47.20" *)
  input [31:0] addr;
  (* src = "instruction_RAM_mem_3.v:46.11-46.14" *)
  input clk;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.0.0.0_RDATA ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.1.0.0_RDATA ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.2.0.0_RDATA ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.3.0.0_RDATA ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.4.0.0_RDATA ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.5.0.0_RDATA ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.6.0.0_RDATA ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:255.14-255.23" *)
  (* unused_bits = "0 2 3 4 6 7 8 10 11 12 14 15" *)
  wire [15:0] \instruction_memory.7.0.0_RDATA ;
  (* src = "instruction_RAM_mem_3.v:48.20-48.23" *)
  output [31:0] out;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0033003300330033003300330033003300330033003300331133003323332233),
    .INIT_1(256'h0033003302330033003300330033003300330033003300330033003300330033),
    .INIT_2(256'h0033113311330033003301330033003300330033023300330033003300330033),
    .INIT_3(256'h0033003300330033003300330033003300330033003300330033223300331133),
    .INIT_4(256'h0011001100110011001100110011223300330033003300330033003300330033),
    .INIT_5(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_6(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_7(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_8(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_9(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_A(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_B(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_C(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_D(256'h0011001100110011001100110011001100110011001100110011001100110011),
    .INIT_E(256'h0011001101111111001100110011011100110011001100110011001100110011),
    .INIT_F(256'h1111001100110111001100110011001101110011001100110011001100110011),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.0.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.0.0.0_RDATA [15:14], out[3], \instruction_memory.0.0.0_RDATA [12:10], out[2], \instruction_memory.0.0.0_RDATA [8:6], out[1], \instruction_memory.0.0.0_RDATA [4:2], out[0], \instruction_memory.0.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h2003022102302003000312210003200302302012023020232112202302312221),
    .INIT_1(256'h3221100302310221202300233003200330232013222100213003200300012012),
    .INIT_2(256'h2030211211122001322130132021300300022010122132212031300310033001),
    .INIT_3(256'h1020002030111020200201101000101130001001300020003011122022202112),
    .INIT_4(256'h0000100010110000100110000010123132201020000310311020103110201021),
    .INIT_5(256'h1001100000001011100000000010101110000001001110011000000010111000),
    .INIT_6(256'h1000100110000000101110000000001010111000100000011011100010111000),
    .INIT_7(256'h1011000010011000100010111000000000101011100010000001101110001011),
    .INIT_8(256'h1011100010011000000010111000000000101011100000010011100110000000),
    .INIT_9(256'h1000101110001001100000001011100000000010101110001000000110111000),
    .INIT_A(256'h1000000010110000100110001000101110000000001010111000100000011011),
    .INIT_B(256'h1011100010111000100110000000101110000000001010111000000100111001),
    .INIT_C(256'h1110100000101001100011101000000000101001100000101011100010000001),
    .INIT_D(256'h0110100100001000011010010000100001101001000010000110100100001000),
    .INIT_E(256'h0010100010110110001000011000101101101001000010000110100100001000),
    .INIT_F(256'h1110001010001011000100100010000101100001100000001000000100010001),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.1.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.1.0.0_RDATA [15:14], out[7], \instruction_memory.1.0.0_RDATA [12:10], out[6], \instruction_memory.1.0.0_RDATA [8:6], out[5], \instruction_memory.1.0.0_RDATA [4:2], out[4], \instruction_memory.1.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0321230123100323032121000323032232301322113020010222022300010000),
    .INIT_1(256'h2311033310003000031303320323033303320333211123210231023321010232),
    .INIT_2(256'h2322022202220321010103132332033303330220011121112223031303330333),
    .INIT_3(256'h0311013103310111031321100133233123302333233301310331011121310202),
    .INIT_4(256'h0111011001110111011101110000011121112330033323312311213121100331),
    .INIT_5(256'h0111011101110111011101110000011101100111011101110111011101110111),
    .INIT_6(256'h0110011101110111011101110111000001110111011001110111011101110110),
    .INIT_7(256'h0111011101110111011001110111011100000111011101100111011101110111),
    .INIT_8(256'h0111011001110111011101110111011100000111011001110111011101110111),
    .INIT_9(256'h0111011101100111011101110111011101110000011101110110011101110111),
    .INIT_A(256'h0111011101110111011101110110011101110111000001110111011001110111),
    .INIT_B(256'h0111011101110110011101110111011101110111000001110110011101110111),
    .INIT_C(256'h0000011101100111011111100111011101000111011100000111011101100111),
    .INIT_D(256'h1100011101110111010001110111011111000111011101110100011101110111),
    .INIT_E(256'h0000011101110000000001110111011111000111011101110100011101110111),
    .INIT_F(256'h0000000001110111010001000110000100000001010001000000000100000001),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.2.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.2.0.0_RDATA [15:14], out[11], \instruction_memory.2.0.0_RDATA [12:10], out[10], \instruction_memory.2.0.0_RDATA [8:6], out[9], \instruction_memory.2.0.0_RDATA [4:2], out[8], \instruction_memory.2.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h2000022202300000222220020000022222320010201200002222220022232222),
    .INIT_1(256'h0222100121100221310100002000222220010110322121212000200020200010),
    .INIT_2(256'h0010022200002200300020011000022200102210300002200000300111013200),
    .INIT_3(256'h0030112020200030201031313120302020303020203031202020223220122000),
    .INIT_4(256'h0010110000000010100000101000322202300030111101201120102000301020),
    .INIT_5(256'h1000001011000000001000101000100000100111110010000010110000000010),
    .INIT_6(256'h0010100000101100000000100010100010000010001011110100110010000010),
    .INIT_7(256'h0000001010000010110000000010001010001000001000101111000011001000),
    .INIT_8(256'h1000001010000010110000000010001010001000001001111000100000101100),
    .INIT_9(256'h1100100000101000001011000000001000101000100000100010111100001100),
    .INIT_A(256'h0010110000000010100000101100000000100010100010000010001011110000),
    .INIT_B(256'h0000110010000010100000101100000000100010100010000010011110001000),
    .INIT_C(256'h0100001000101000001001000010001000101000001010001000001000101111),
    .INIT_D(256'h0001000011000010000100001100001000010000110000100001000011000010),
    .INIT_E(256'h1010101000010000101000001010000100010000110000100001000011000010),
    .INIT_F(256'h1111101010100001000000100010000010000000001000100010000000001000),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.3.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.3.0.0_RDATA [15:14], out[15], \instruction_memory.3.0.0_RDATA [12:10], out[14], \instruction_memory.3.0.0_RDATA [8:6], out[13], \instruction_memory.3.0.0_RDATA [4:2], out[12], \instruction_memory.3.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h0303022203220321200003230203020302230001022302030222020322222222),
    .INIT_1(256'h0202030301110332030302220333022202330321023302330220032302200322),
    .INIT_2(256'h0322022202220313033302020333022203220302011102230223031303330313),
    .INIT_3(256'h0322033303130322030203130313031203020313030203130313232203220202),
    .INIT_4(256'h0100011101110100011101000111233203220322033303330333033203220333),
    .INIT_5(256'h0111010001110111010001000111011001000111011001110100011101110100),
    .INIT_6(256'h0100011101000111011101000100011101100100010001110111011101100100),
    .INIT_7(256'h0111010001110100011101110100010001110110010001000111011101110110),
    .INIT_8(256'h0110010001110100011101110100010001110110010001110110011101000111),
    .INIT_9(256'h0111011001000111010001110111010001000111011001000100011101110111),
    .INIT_A(256'h0100011101110100011101000111011101000100011101100100010001110111),
    .INIT_B(256'h0111011101100100011101000111011101000100011101100100011101100111),
    .INIT_C(256'h0000010001000111010001110100010001000111010001110110010001000111),
    .INIT_D(256'h0111000001110100011100000111010001110000011101000111000001110100),
    .INIT_E(256'h0111011100000000011100000111000001110000011101000111000001110100),
    .INIT_F(256'h1111011101110000000100010001000100000001000100010001010000000100),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.4.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.4.0.0_RDATA [15:14], out[19], \instruction_memory.4.0.0_RDATA [12:10], out[18], \instruction_memory.4.0.0_RDATA [8:6], out[17], \instruction_memory.4.0.0_RDATA [4:2], out[16], \instruction_memory.4.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h1111321132321111321100000000002232011022000122000122202022020002),
    .INIT_1(256'h1013001100000013332322220200321122313332221111010200020010111010),
    .INIT_2(256'h2202002201020000010000022202103300021111000000023333010201021111),
    .INIT_3(256'h3222020233113202020033102000131100002201300002001111120200000002),
    .INIT_4(256'h0000000011110000000110001110311332222202131111110220331122022221),
    .INIT_5(256'h0001100000001111100000001110111100001111111000011000000011111000),
    .INIT_6(256'h0000000110000000111110000000111011111000000011111111000011110000),
    .INIT_7(256'h1111000000011000000011111000000011101111100000001111111100001111),
    .INIT_8(256'h1111000000011000000011111000000011101111000011111110000110000000),
    .INIT_9(256'h0000111100000001100000001111100000001110111110000000111111110000),
    .INIT_A(256'h1000000011110000000110000000111110000000111011111000000011111111),
    .INIT_B(256'h1111000011110000000110000000111110000000111011110000111111100001),
    .INIT_C(256'h1111110011111111110011111100100011110001100011101111100000001111),
    .INIT_D(256'h1111100011100000111101011000000011111100110000001111000000000000),
    .INIT_E(256'h0000000000000000111011110000000011110111101000001111001011010000),
    .INIT_F(256'h0101000000000000000010000001000000000000010010001100000000000000),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.5.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.5.0.0_RDATA [15:14], out[23], \instruction_memory.5.0.0_RDATA [12:10], out[22], \instruction_memory.5.0.0_RDATA [8:6], out[21], \instruction_memory.5.0.0_RDATA [4:2], out[20], \instruction_memory.5.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h1111003131103331223302200000001002000000022011101101000022200002),
    .INIT_1(256'h2233000000010002000100000000223300002222222022230000000000111110),
    .INIT_2(256'h3330100001010000200000002220001111101110000022222220000000000000),
    .INIT_3(256'h1112000022221110113000120002000211120000111000000000133033100110),
    .INIT_4(256'h1110000000001110000011100000000231303330113100020000000211120002),
    .INIT_5(256'h0000111000000000111011100000000011101111000000001110000000001110),
    .INIT_6(256'h1110000011100000000011101110000000001110111011110000000000001110),
    .INIT_7(256'h0000111000001110000000001110111000000000111011101111000000000000),
    .INIT_8(256'h0000111000001110000000001110111000000000111011110000000011100000),
    .INIT_9(256'h0000000011100000111000000000111011100000000011101110111100000000),
    .INIT_A(256'h1110000000001110000011100000000011101110000000001110111011110000),
    .INIT_B(256'h0000000000001110000011100000000011101110000000001110111100000000),
    .INIT_C(256'h1000111011101111111010001110111011100000111000000000111011101111),
    .INIT_D(256'h0010011000011110010001100001111001000010000011100110001000001110),
    .INIT_E(256'h0000010000000001000011110100000000000111001111100010011100101110),
    .INIT_F(256'h0001000001000000000100000000111100000010000100010001111000000000),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.6.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.6.0.0_RDATA [15:14], out[27], \instruction_memory.6.0.0_RDATA [12:10], out[26], \instruction_memory.6.0.0_RDATA [8:6], out[25], \instruction_memory.6.0.0_RDATA [4:2], out[24], \instruction_memory.6.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:305.439-305.644|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6" *)
  SB_RAM40_4K #(
    .INIT_0(256'h1111000011113333222200000000000000000000000011110011010022222200),
    .INIT_1(256'h2222000000000000000000000000222202002222222222220000000000001111),
    .INIT_2(256'h3333001000110000222200002222000011111111000022222322000000000000),
    .INIT_3(256'h1111000022221111111100100000000011110000111100000000333333330010),
    .INIT_4(256'h1111000000001111000011110000222233333333000000000000000011110000),
    .INIT_5(256'h0000111100000000111111110000000011110000000000001111000000001111),
    .INIT_6(256'h1111000011110000000011111111000000001111111100000000000000001111),
    .INIT_7(256'h0000111100001111000000001111111100000000111111110000000000000000),
    .INIT_8(256'h0000111100001111000000001111111100000000111100000100000011110000),
    .INIT_9(256'h0000000011110000111100000000111111110000000011111111000001000000),
    .INIT_A(256'h1111000000001111000011110000000011111111000000001111111100000000),
    .INIT_B(256'h0100000000001111000011110000000011111111000000001111000001000000),
    .INIT_C(256'h1101111111111111111111011111111111110000111100000000111111110000),
    .INIT_D(256'h0000000000001111000000000000111100000000000011110000000000001111),
    .INIT_E(256'h0000000000000000000011110000000000000000000011110000000000001111),
    .INIT_F(256'h1100000000000000000000000000111100000000000000000000111100000000),
    .READ_MODE(2'h2),
    .WRITE_MODE(2'h2)
  ) \instruction_memory.7.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 1'h0, addr[11:2] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \instruction_memory.7.0.0_RDATA [15:14], out[31], \instruction_memory.7.0.0_RDATA [12:10], out[30], \instruction_memory.7.0.0_RDATA [8:6], out[29], \instruction_memory.7.0.0_RDATA [4:2], out[28], \instruction_memory.7.0.0_RDATA [0] }),
    .RE(1'h1),
    .WADDR(11'h000),
    .WCLK(1'h0),
    .WCLKE(1'h0),
    .WDATA(16'bxx0xxx0xxx0xxx0x),
    .WE(1'h1)
  );
  assign { \instruction_memory.0.0.0_RDATA [13], \instruction_memory.0.0.0_RDATA [9], \instruction_memory.0.0.0_RDATA [5], \instruction_memory.0.0.0_RDATA [1] } = out[3:0];
  assign { \instruction_memory.1.0.0_RDATA [13], \instruction_memory.1.0.0_RDATA [9], \instruction_memory.1.0.0_RDATA [5], \instruction_memory.1.0.0_RDATA [1] } = out[7:4];
  assign { \instruction_memory.2.0.0_RDATA [13], \instruction_memory.2.0.0_RDATA [9], \instruction_memory.2.0.0_RDATA [5], \instruction_memory.2.0.0_RDATA [1] } = out[11:8];
  assign { \instruction_memory.3.0.0_RDATA [13], \instruction_memory.3.0.0_RDATA [9], \instruction_memory.3.0.0_RDATA [5], \instruction_memory.3.0.0_RDATA [1] } = out[15:12];
  assign { \instruction_memory.4.0.0_RDATA [13], \instruction_memory.4.0.0_RDATA [9], \instruction_memory.4.0.0_RDATA [5], \instruction_memory.4.0.0_RDATA [1] } = out[19:16];
  assign { \instruction_memory.5.0.0_RDATA [13], \instruction_memory.5.0.0_RDATA [9], \instruction_memory.5.0.0_RDATA [5], \instruction_memory.5.0.0_RDATA [1] } = out[23:20];
  assign { \instruction_memory.6.0.0_RDATA [13], \instruction_memory.6.0.0_RDATA [9], \instruction_memory.6.0.0_RDATA [5], \instruction_memory.6.0.0_RDATA [1] } = out[27:24];
  assign { \instruction_memory.7.0.0_RDATA [13], \instruction_memory.7.0.0_RDATA [9], \instruction_memory.7.0.0_RDATA [5], \instruction_memory.7.0.0_RDATA [1] } = out[31:28];
endmodule