// Seed: 1342497264
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    output uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    output supply1 id_8,
    output wor id_9,
    input tri id_10,
    input supply0 id_11,
    output wand id_12,
    output uwire id_13,
    input tri0 id_14
);
  assign id_3  = -1;
  assign id_12 = -1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7
);
  logic [-1 : -1 'b0 ==  -1] id_9 = id_0, id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_5,
      id_0,
      id_1,
      id_1,
      id_5,
      id_6,
      id_1,
      id_2,
      id_5,
      id_5,
      id_4
  );
  assign modCall_1.id_12 = 0;
endmodule
