// Seed: 3245095364
`timescale 1ps / 1 ps
module module_0;
  logic id_0 = 1 && id_0 == 1;
  reg   id_1;
  always @(1 or posedge 1) id_1 <= 1;
endmodule
