# vsim -t ns work.test 
# Start time: 22:12:36 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:13:01 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(112): (vlog-2730) Undefined variable: 'byteShiftReg'.
# ** Error: simple_ram_testbench.v(113): near "end": syntax error, unexpected end, expecting ';'
# ** Error: simple_ram_testbench.v(119): Declarations not allowed in unnamed block.
# ** Error: simple_ram_testbench.v(121): Illegal declaration after the statement near line '118'.  Declarations must precede statements.  Look for stray semicolons.
# End time: 22:13:02 on Nov 22,2016, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:13:26 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(115): near "end": syntax error, unexpected end, expecting ';'
# End time: 22:13:26 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:13:40 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:13:40 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:13:41 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:19 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# ** Error: ** while parsing macro expansion: 'DELAY_SIZE' starting at simple_ram_testbench.v(71)
# ** at simple_ram_testbench.v(71): near "=": syntax error, unexpected '='
# ** Error: ** while parsing macro expansion: 'DELAY_SIZE' starting at simple_ram_testbench.v(116)
# ** at simple_ram_testbench.v(116): near "=": syntax error, unexpected '='
# ** Error: simple_ram_testbench.v(116): (vlog-2730) Undefined variable: 'byteShiftReg'.
# ** Error: ** while parsing macro expansion: 'DELAY_SIZE' starting at simple_ram_testbench.v(124)
# ** at simple_ram_testbench.v(124): near "=": syntax error, unexpected '='
# ** Error: simple_ram_testbench.v(124): near ")": syntax error, unexpected ')', expecting ';'
# End time: 22:15:19 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:33 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:15:33 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:15:33 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:51 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:15:51 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:15:51 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:17:37 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(121): Declarations not allowed in unnamed block.
# End time: 22:17:37 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:18:58 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(126): near "i": Syntax error. 'for' loop variable declaration only allowed in SystemVerilog.
# ** Error: simple_ram_testbench.v(126): (vlog-2730) Undefined variable: 'i'.
# ** Error: simple_ram_testbench.v(126): near ")": syntax error, unexpected ')', expecting ';'
# End time: 22:18:58 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:19:31 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:19:31 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:19:32 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:21:03 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:21:03 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:21:03 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:21:50 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:21:50 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:21:50 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:23:54 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:23:54 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:23:55 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:28:10 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# ** Error: simple_ram_testbench.v(136): near "+=": Operator only allowed in SystemVerilog.
# End time: 22:28:10 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/zaqwes/altera/15.0/modelsim_ase/linuxaloem/vlog failed.
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:28:24 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:28:24 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:28:25 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:29:15 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:29:15 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:29:16 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:29:41 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:29:41 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:29:41 on Nov 22,2016
# Loading work.test
vlog *.v; vsim -t ns work.test; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:32:16 on Nov 22,2016
# vlog -reportprogress 300 simple_ram_testbench.v 
# -- Compiling module Mats
# -- Compiling module test
# 
# Top level modules:
# 	Mats
# 	test
# End time: 22:32:16 on Nov 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:32:17 on Nov 22,2016
# Loading work.test
# End time: 22:32:32 on Nov 22,2016, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
