\hypertarget{group___p_o_r_t___peripheral___access___layer}{}\section{P\+O\+RT Peripheral Access Layer}
\label{group___p_o_r_t___peripheral___access___layer}\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___p_o_r_t___register___masks}{P\+O\+R\+T Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}}~(0x40049000u)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}}~(0x4004\+A000u)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}}~(0x4004\+B000u)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}}~(0x4004\+C000u)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}}~(0x4004\+D000u)
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE}}~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga80b01d00368494b63dd2a67eda52b241}{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga54ff5179f8acaef2e1683cedfc0ef453}{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE}} \}
\item 
\#define \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga442cafa4ce211d588393a5f2954198bb}{P\+O\+R\+T\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{P\+O\+R\+T\+A\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4}{P\+O\+R\+T\+C\+\_\+\+P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4}{P\+O\+R\+T\+C\+\_\+\+P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga80b01d00368494b63dd2a67eda52b241}\label{group___p_o_r_t___peripheral___access___layer_ga80b01d00368494b63dd2a67eda52b241}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_BASE\_ADDRS@{PORT\_BASE\_ADDRS}}
\index{PORT\_BASE\_ADDRS@{PORT\_BASE\_ADDRS}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORT\_BASE\_ADDRS}{PORT\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}} \}}

Array initializer of P\+O\+RT peripheral base addresses \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga54ff5179f8acaef2e1683cedfc0ef453}\label{group___p_o_r_t___peripheral___access___layer_ga54ff5179f8acaef2e1683cedfc0ef453}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_BASE\_PTRS@{PORT\_BASE\_PTRS}}
\index{PORT\_BASE\_PTRS@{PORT\_BASE\_PTRS}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORT\_BASE\_PTRS}{PORT\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD}}, \mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE}} \}}

Array initializer of P\+O\+RT peripheral base pointers \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga442cafa4ce211d588393a5f2954198bb}\label{group___p_o_r_t___peripheral___access___layer_ga442cafa4ce211d588393a5f2954198bb}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORT\_IRQS@{PORT\_IRQS}}
\index{PORT\_IRQS@{PORT\_IRQS}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORT\_IRQS}{PORT\_IRQS}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{P\+O\+R\+T\+A\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4}{P\+O\+R\+T\+C\+\_\+\+P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ae07c0b38885bc05763138de5d5198fa4}{P\+O\+R\+T\+C\+\_\+\+P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d}{Not\+Avail\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the P\+O\+RT peripheral type \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}\label{group___p_o_r_t___peripheral___access___layer_ga7c8a7f98a98d8cb125dd57a66720ab30}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTA@{PORTA}}
\index{PORTA@{PORTA}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTA}{PORTA}}
{\footnotesize\ttfamily \#define P\+O\+R\+TA~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}})}

Peripheral P\+O\+R\+TA base pointer \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}\label{group___p_o_r_t___peripheral___access___layer_gae3d20f730f9619aabbf94e2efd1de34c}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTA\_BASE@{PORTA\_BASE}}
\index{PORTA\_BASE@{PORTA\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTA\_BASE}{PORTA\_BASE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+A\+\_\+\+B\+A\+SE~(0x40049000u)}

Peripheral P\+O\+R\+TA base address \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}\label{group___p_o_r_t___peripheral___access___layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTB@{PORTB}}
\index{PORTB@{PORTB}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTB}{PORTB}}
{\footnotesize\ttfamily \#define P\+O\+R\+TB~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}})}

Peripheral P\+O\+R\+TB base pointer \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}\label{group___p_o_r_t___peripheral___access___layer_ga2a668049a5e6c09cf6a7164ffca38a7e}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTB\_BASE@{PORTB\_BASE}}
\index{PORTB\_BASE@{PORTB\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTB\_BASE}{PORTB\_BASE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+B\+\_\+\+B\+A\+SE~(0x4004\+A000u)}

Peripheral P\+O\+R\+TB base address \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}\label{group___p_o_r_t___peripheral___access___layer_ga68fea88642279a70246e026e7221b0a5}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTC@{PORTC}}
\index{PORTC@{PORTC}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTC}{PORTC}}
{\footnotesize\ttfamily \#define P\+O\+R\+TC~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}})}

Peripheral P\+O\+R\+TC base pointer \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}\label{group___p_o_r_t___peripheral___access___layer_ga0018f0edf7f8030868f9cc791275378d}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTC\_BASE@{PORTC\_BASE}}
\index{PORTC\_BASE@{PORTC\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTC\_BASE}{PORTC\_BASE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+C\+\_\+\+B\+A\+SE~(0x4004\+B000u)}

Peripheral P\+O\+R\+TC base address \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}\label{group___p_o_r_t___peripheral___access___layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTD@{PORTD}}
\index{PORTD@{PORTD}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTD}{PORTD}}
{\footnotesize\ttfamily \#define P\+O\+R\+TD~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}})}

Peripheral P\+O\+R\+TD base pointer \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}\label{group___p_o_r_t___peripheral___access___layer_gab88c980d0129f396683260eb978daf15}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTD\_BASE@{PORTD\_BASE}}
\index{PORTD\_BASE@{PORTD\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTD\_BASE}{PORTD\_BASE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+D\+\_\+\+B\+A\+SE~(0x4004\+C000u)}

Peripheral P\+O\+R\+TD base address \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}\label{group___p_o_r_t___peripheral___access___layer_ga7e2386d3b1084b5b875ae3696f550ba9}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTE@{PORTE}}
\index{PORTE@{PORTE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTE}{PORTE}}
{\footnotesize\ttfamily \#define P\+O\+R\+TE~((\mbox{\hyperlink{struct_p_o_r_t___type}{P\+O\+R\+T\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}})}

Peripheral P\+O\+R\+TE base pointer \mbox{\Hypertarget{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}\label{group___p_o_r_t___peripheral___access___layer_ga72d490d67d751071845b3532193b4b93}} 
\index{PORT Peripheral Access Layer@{PORT Peripheral Access Layer}!PORTE\_BASE@{PORTE\_BASE}}
\index{PORTE\_BASE@{PORTE\_BASE}!PORT Peripheral Access Layer@{PORT Peripheral Access Layer}}
\subsubsection{\texorpdfstring{PORTE\_BASE}{PORTE\_BASE}}
{\footnotesize\ttfamily \#define P\+O\+R\+T\+E\+\_\+\+B\+A\+SE~(0x4004\+D000u)}

Peripheral P\+O\+R\+TE base address 