{
  "comments": [
    {
      "key": {
        "uuid": "756c4e15_59dd2770",
        "filename": "dex2oat/dex2oat.cc",
        "patchSetId": 2
      },
      "lineNbr": 764,
      "author": {
        "id": 1037322
      },
      "writtenOn": "2014-10-29T16:29:21Z",
      "side": 1,
      "message": "For intel ISA these are mostly clean supersets \navx2 \u003d\u003d\u003e avx \u003d\u003d\u003e sse4.2 \u003d\u003d\u003e sse4.1 \u003d\u003e ssse3.\nother orthogonal features are\ntsx popcount \n\nSo we could expect \u0027avx2,popcount\u0027 to be passes as a feature set. But not \u0027avx2,avs,sse4_2,sse4_2,popcount\u0027\n\nDo you expect instruction_set_feature will be set to \u0027avx sse4_1 sse4_2\u0027 ?\nIf not, SetSSE4.1 should also SetHasSSSE3 and so on.\n\nThe \u0027HasFeatureX\u0027 queries should centralize the logic of this set inclusion. So optimizer/backend can query for just HasSSE4.1 and get true even for avx.",
      "revId": "597ad0bc889cb0654efb5195590eece337234719",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "b5a166bc_c00f3e1f",
        "filename": "dex2oat/dex2oat.cc",
        "patchSetId": 2
      },
      "lineNbr": 764,
      "author": {
        "id": 1055300
      },
      "writtenOn": "2014-10-31T10:40:49Z",
      "side": 1,
      "message": "There is inclusion of avx2 -\u003e ... -\u003e ssse3. You can find it in instruction_set.h file of this patch",
      "parentUuid": "756c4e15_59dd2770",
      "revId": "597ad0bc889cb0654efb5195590eece337234719",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    }
  ]
}