WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1296971 cumulative IPC: 3.855 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1296971 cumulative IPC: 3.855 (Simulation time: 00 hr 00 min 11 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 3538771 heartbeat IPC: 2.826 cumulative IPC: 2.23 (Simulation time: 00 hr 00 min 29 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 2241802 cumulative IPC: 2.23 (Simulation time: 00 hr 00 min 29 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 2241802 cumulative IPC: 2.23 (Simulation time: 00 hr 00 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_300B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.23 instructions: 5000001 cycles: 2241802
CPU 0 Branch Prediction Accuracy: 98.6% MPKI: 0.5612 Average ROB Occupancy at Mispredict: 194
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0258
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.535
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      31576 HIT:      17811 MISS:      13765
LLC LOAD         ACCESS:      15347 HIT:       5334 MISS:      10013
LLC RFO          ACCESS:       7895 HIT:       4450 MISS:       3445
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7958 HIT:       7954 MISS:          4
LLC TRANSLATION  ACCESS:        376 HIT:         73 MISS:        303
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 514.4 cycles
cpu0_DTLB TOTAL        ACCESS:     863348 HIT:     793964 MISS:      69384
cpu0_DTLB LOAD         ACCESS:     863348 HIT:     793964 MISS:      69384
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.958 cycles
cpu0_ITLB TOTAL        ACCESS:      15466 HIT:      15466 MISS:          0
cpu0_ITLB LOAD         ACCESS:      15466 HIT:      15466 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1089980 HIT:     845984 MISS:     243996
cpu0_L1D LOAD         ACCESS:     664628 HIT:     531612 MISS:     133016
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     424857 HIT:     314363 MISS:     110494
cpu0_L1D TRANSLATION  ACCESS:        495 HIT:          9 MISS:        486
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.88 cycles
cpu0_L1I TOTAL        ACCESS:      19911 HIT:      19911 MISS:          0
cpu0_L1I LOAD         ACCESS:      19911 HIT:      19911 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     179073 HIT:     155447 MISS:      23626
cpu0_L2C LOAD         ACCESS:     104614 HIT:      89267 MISS:      15347
cpu0_L2C RFO          ACCESS:      28652 HIT:      20756 MISS:       7896
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      45321 HIT:      45314 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:        486 HIT:        110 MISS:        376
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 320.3 cycles
cpu0_STLB TOTAL        ACCESS:      60597 HIT:      60178 MISS:        419
cpu0_STLB LOAD         ACCESS:      60597 HIT:      60178 MISS:        419
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 584.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5131
  ROW_BUFFER_MISS:       8617
 AVG DBUS CONGESTED CYCLE: 3.899
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        209
  FULL:        295
