
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tim/image_filter/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tim/image_filter_2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/tim/New/Vivado/2015.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 952.570 ; gain = 31.672 ; free physical = 462 ; free virtual = 4479
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1024.566 ; gain = 212.129 ; free physical = 364 ; free virtual = 4407
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'VCC' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1161]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3296]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (3#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (4#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (5#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (6#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (7#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (8#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (9#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (10#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (11#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (12#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (13#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (14#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (15#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (16#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (17#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (18#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (19#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (20#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (21#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (22#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (23#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized1' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (24#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (25#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (26#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (27#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (28#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (29#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3296]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5064]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (30#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (31#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (31#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (31#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (31#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (31#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (32#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (33#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (34#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (35#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (36#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (37#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (38#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (39#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 40 connections, but only 39 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5218]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (40#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5064]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1F69D31' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5260]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1F69D31' (41#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5260]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_N071UN' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5364]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_N071UN' (42#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5364]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1GN6L8E' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5468]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_2' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_2' (43#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/synth/design_1_auto_us_2.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_2' requires 40 connections, but only 39 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5622]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1GN6L8E' (44#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:5468]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (45#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (46#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (46#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (46#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (46#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (47#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (48#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (49#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (50#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (51#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (52#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (53#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (54#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (55#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (56#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (57#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (58#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (59#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (60#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (61#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'design_1_xbar_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1964]
WARNING: [Synth 8-689] width (192) of port connection 's_axi_rdata' does not match port width (256) of module 'design_1_xbar_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1981]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'design_1_xbar_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1982]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'design_1_xbar_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1984]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'design_1_xbar_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1985]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1914]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1161]
WARNING: [Synth 8-350] instance 'axi_interconnect_0' of module 'design_1_axi_interconnect_0_1' requires 108 connections, but only 106 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:391]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1993]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4898]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized2' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized1' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv__parameterized0' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized0' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (62#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (63#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (64#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4898]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1993]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2163]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FI55ZU' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4645]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized3' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized4' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized2' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv__parameterized0' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer__parameterized0' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv__parameterized1' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized1' (65#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (66#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (67#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FI55ZU' (68#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4645]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1_0' (69#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2163]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_4' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/synth/design_1_axi_vdma_0_4.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/synth/design_1_axi_vdma_0_4.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (70#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (71#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (72#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (73#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (74#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (75#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (76#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (77#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (78#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (79#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (80#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (81#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (82#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (83#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (84#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (85#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (86#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (86#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (87#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-4471] merging register 'DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[4:0]' into 'DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:825]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (88#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (89#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (90#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (91#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (91#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (91#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (92#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16073]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (93#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (94#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (95#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (96#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (97#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (98#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized1' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (99#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10774]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (100#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10774]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized2' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized3' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (101#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (102#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (103#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2453]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2454]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16073]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized4' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized5' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized7' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized6' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo__parameterized0' (104#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_sfifo.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (105#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (106#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (107#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (108#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (109#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (110#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (111#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (111#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (111#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (111#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (111#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (112#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (113#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (114#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (114#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (115#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (115#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (115#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (115#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (115#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (116#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (117#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:17024]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized3' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized8' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized9' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized10' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (118#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (119#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized2' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized11' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized12' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (120#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized7' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized7' (121#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (122#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (123#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (124#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (125#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (126#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (127#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (128#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (129#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (129#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (130#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (130#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (130#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (130#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (130#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (130#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (131#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (132#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized13' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized14' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized15' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized16' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized17' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized8' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized8' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16073]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized5' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized18' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized19' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized20' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized4' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized3' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized21' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized22' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized9' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized9' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (133#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (134#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (135#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (136#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (137#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (138#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (139#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (140#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (141#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_4' (142#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/synth/design_1_axi_vdma_0_4.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_4' requires 67 connections, but only 62 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:574]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_1_0' (143#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_1' of module 'design_1_axi_vdma_1_0' requires 67 connections, but only 62 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:637]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_2_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_2_0' (144#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/synth/design_1_axi_vdma_2_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_2' of module 'design_1_axi_vdma_2_0' requires 67 connections, but only 63 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:700]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (145#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (146#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (147#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (148#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (149#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_1_0/synth/design_1_image_filter_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'image_filter' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'image_filter_control_bus_s_axi' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_control_bus_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_control_bus_s_axi.v:232]
INFO: [Synth 8-256] done synthesizing module 'image_filter_control_bus_s_axi' (150#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_control_bus_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_Block_Mat_exit2020_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Block_Mat_exit2020_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Block_Mat_exit2020_proc.v:78]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Block_Mat_exit2020_proc' (151#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Block_Mat_exit2020_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_s.v:84]
INFO: [Synth 8-256] done synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_s' (152#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_1.v:84]
INFO: [Synth 8-256] done synthesizing module 'image_filter_AXIvideo2Mat_32_480_640_5_1' (153#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_AXIvideo2Mat_32_480_640_5_1.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Resize_Test' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:159]
INFO: [Synth 8-638] synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0_ram' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0_ram' (154#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Resize_Test_k_buf_val_val_0_0' (155#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test_k_buf_val_val_0_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_sitofp_64ns_32_9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_sitofp_64ns_32_9.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_sitofp_7_no_dsp_64' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_sitofp_7_no_dsp_64.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_sitofp_7_no_dsp_64.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (156#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (156#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (157#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (157#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (157#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (157#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (157#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (158#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (159#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (160#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (161#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized55' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized55' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized56' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized56' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized57' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized57' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized58' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized58' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (162#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized59' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized59' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized60' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized60' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized61' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized61' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized62' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized62' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized63' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized63' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized64' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized64' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized65' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized65' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (163#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized66' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized66' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized67' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized67' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized68' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized68' (164#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized69' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized69' (165#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (166#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized70' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized70' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized71' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized71' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized72' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized72' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized73' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized73' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized74' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized74' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized75' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized75' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized76' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized76' (167#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (168#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (169#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_sitofp_7_no_dsp_64' (170#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_sitofp_7_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'image_filter_sitofp_64ns_32_9' (171#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_sitofp_64ns_32_9.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fpext_32ns_64_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fpext_32ns_64_2.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fpext_0_no_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fpext_0_no_dsp_32.vhd:187]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized156' (171#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized77' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized158' (171#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized77' (171#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (171#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (172#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized78' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized160' (172#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized78' (172#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized79' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized162' (172#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized79' (172#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized80' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized164' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized80' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized81' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized81' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized82' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized82' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized83' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized83' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized84' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized84' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized85' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized85' (173#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized86' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized86' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (174#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized87' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized87' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized88' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized88' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized89' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized89' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized90' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized90' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized91' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized91' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized92' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized92' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized93' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized93' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized1' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized1' (175#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fpext_0_no_dsp_32' (176#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fpext_32ns_64_2' (177#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fpext_32ns_64_2.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_44ns_28ns_44_48' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:68]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div_u' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div_u' (178#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_44ns_28ns_44_48_div' (179#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:68]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_44ns_28ns_44_48' (180#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_29ns_32s_32_33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_29ns_32s_32_33_div' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:68]
INFO: [Synth 8-638] synthesizing module 'image_filter_udiv_29ns_32s_32_33_div_u' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_29ns_32s_32_33_div_u' (181#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:10]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_29ns_32s_32_33_div' (182#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:68]
INFO: [Synth 8-256] done synthesizing module 'image_filter_udiv_29ns_32s_32_33' (183#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:129]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_32s_13s_32_5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:39]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_32s_13s_32_5_MulnS_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_32s_13s_32_5_MulnS_0' (184#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_32s_13s_32_5' (185#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:39]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_64s_84_7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_64s_84_7.v:43]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_64s_84_7_MulnS_1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_64s_84_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_64s_84_7_MulnS_1' (186#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_64s_84_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_64s_84_7' (187#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_64s_84_7.v:43]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_84s_102_8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_84s_102_8.v:45]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_20s_84s_102_8_MulnS_2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_84s_102_8.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_84s_102_8_MulnS_2' (188#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_84s_102_8.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_20s_84s_102_8' (189#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_20s_84s_102_8.v:45]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4332]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4452]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4459]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4618]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Resize_Test' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Loop_1_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:87]
INFO: [Synth 8-638] synthesizing module 'image_filter_fsub_32ns_32ns_32_9_full_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fsub_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fsub_7_full_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fsub_7_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized94' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized94' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized95' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized95' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized96' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized96' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized97' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized97' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized98' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized98' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized99' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized99' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized100' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized100' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized101' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized101' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized102' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized102' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized103' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized103' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized104' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized104' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized105' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized105' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized106' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized106' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized107' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized107' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized108' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized108' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized109' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized109' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized110' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized110' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized111' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized111' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized112' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized112' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized113' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized113' (190#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized114' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized114' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized115' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized115' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized116' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized116' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized117' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized117' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized118' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized118' (191#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized119' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized119' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized120' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized120' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized121' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized121' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized122' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized122' (192#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:31768]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized123' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized123' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized124' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized124' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized125' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized125' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized126' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized126' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized127' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized127' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized128' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized128' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized129' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized129' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized130' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized130' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized131' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized131' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized132' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized132' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized133' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized133' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized134' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized134' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized135' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized135' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (193#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:35563]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized136' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized136' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized137' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized137' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized138' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized138' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized139' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized139' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized140' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized140' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized141' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized141' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized142' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized288' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized288' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized142' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized143' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized290' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized290' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized143' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized144' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized292' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized292' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized144' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized145' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized294' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized294' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized145' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (194#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (195#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27894]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28590]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized146' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized296' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized296' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized146' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized147' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized298' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized298' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized147' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized148' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized300' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized300' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized148' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized149' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized302' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized302' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized149' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized150' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized304' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized304' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized150' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized151' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized306' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized306' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized151' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized152' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized308' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized308' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized152' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized153' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized310' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized310' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized153' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized154' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized312' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized312' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized154' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized155' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized314' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized314' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized155' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized156' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized316' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized316' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized156' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized157' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized318' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized318' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized157' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized158' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized320' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized320' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized158' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized159' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized322' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized322' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized159' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized160' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized324' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized324' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized160' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized161' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized326' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized326' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized161' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized162' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized328' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized328' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized162' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized163' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized330' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized330' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized163' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized164' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized332' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized332' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized164' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized165' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized334' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized334' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized165' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized166' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized336' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized336' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized166' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized167' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized338' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized338' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized167' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized168' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized340' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized340' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized168' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized169' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized342' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized342' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized169' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized170' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized344' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized344' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized170' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized171' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized346' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized346' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized171' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized172' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized348' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized348' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized172' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized173' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized350' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized350' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized173' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized174' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized352' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized352' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized174' (196#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (197#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (198#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized175' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized354' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized354' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized175' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized176' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized356' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized356' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized176' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized177' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized358' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized358' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized177' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized178' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized360' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized360' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized178' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized179' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized362' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized362' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized179' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized180' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized364' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized364' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized180' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized181' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized366' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized366' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized181' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized3' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized3' (199#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fsub_7_full_dsp_32' (200#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fsub_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fsub_32ns_32ns_32_9_full_dsp' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fsub_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fmul_32ns_32ns_32_5_max_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fmul_3_max_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized182' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized182' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized183' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized183' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized184' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized184' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized185' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized185' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized186' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized186' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized187' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized187' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized188' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized188' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized189' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized189' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized190' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized190' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized191' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized191' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized192' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized192' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized193' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized193' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized194' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized194' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized195' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized195' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized196' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized196' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (201#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (202#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:45311]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47243]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized197' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized197' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized198' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized198' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized199' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized199' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized200' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized200' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized201' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized201' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized202' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized202' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized203' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized203' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized204' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized204' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized205' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized205' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized4 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized206' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized206' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized207' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized207' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized208' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized208' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized209' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized209' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized210' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized210' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized211' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized211' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized212' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized212' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized213' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized213' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized214' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized214' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized215' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized215' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized216' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized216' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized217' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized217' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized218' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized218' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized219' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized219' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized220' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized220' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized221' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized221' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized222' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized222' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized223' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized223' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized224' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized224' (203#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48650]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized225' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized225' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized226' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized226' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized227' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized227' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized228' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized228' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized229' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized229' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized230' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized230' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized231' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized231' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized232' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized232' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized233' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized233' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized234' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized234' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized235' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized235' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized236' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized236' (204#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (205#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47527]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (206#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:48347]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (207#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49392]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized237' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized237' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized238' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized238' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized239' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized239' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized240' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized240' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized241' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized241' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized242' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized242' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized243' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized243' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized5' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized5' (208#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fmul_3_max_dsp_32' (209#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fmul_32ns_32ns_32_5_max_dsp' (210#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fmul_32ns_32ns_32_5_max_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:1060]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Loop_1_proc' (211#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_Block_loopexit24_i_proc1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:259]
INFO: [Synth 8-256] done synthesizing module 'image_filter_Block_loopexit24_i_proc1' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Block_loopexit24_i_proc1.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_sqrtf1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_sqrtf1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_sqrtf1.v:72]
INFO: [Synth 8-638] synthesizing module 'image_filter_fsqrt_32ns_32ns_32_28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fsqrt_32ns_32ns_32_28.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_fsqrt_26_no_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fsqrt_26_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized492' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized492' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42719]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized244' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized494' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized494' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized244' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized245' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized496' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized496' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized245' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41944]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized246' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized498' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized498' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized246' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized247' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized500' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized500' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized247' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized248' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized502' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized502' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized248' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized249' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized504' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized504' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized249' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (212#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized250' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized506' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized506' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized250' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized251' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized508' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized508' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized251' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized252' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized510' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized510' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized252' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized253' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized512' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized512' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized253' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized254' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized514' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized514' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized254' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized255' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized516' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized516' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized255' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized0' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized256' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized518' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized518' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized256' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized257' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized520' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized520' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized257' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized258' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized522' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized522' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized258' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized259' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized524' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized524' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized259' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized260' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized526' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized526' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized260' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized261' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized528' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized528' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized261' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized1' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized262' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized530' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized530' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized262' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized263' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized532' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized532' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized263' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized264' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized534' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized534' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized264' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized265' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized536' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized536' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized265' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized266' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized538' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized538' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized266' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized267' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized540' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized540' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized267' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized2' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized268' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized542' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized542' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized268' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized269' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized544' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized544' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized269' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized270' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized546' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized546' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized270' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized271' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized548' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized548' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized271' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized272' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized550' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized550' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized272' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized273' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized552' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized552' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized273' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized3' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized274' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized554' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized554' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized274' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized275' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized556' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized556' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized275' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized276' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized558' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized558' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized276' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized277' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized560' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized560' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized277' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized278' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized562' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized562' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized278' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized279' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized564' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized564' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized279' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized4' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized280' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized566' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized566' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized280' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized281' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized568' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized568' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized281' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized282' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized570' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized570' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized282' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized283' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized572' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized572' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized283' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized284' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized574' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized574' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized284' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized285' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized576' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized576' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized285' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized5' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized286' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized578' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized578' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized286' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized287' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized580' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized580' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized287' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized288' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized582' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized582' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized288' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized289' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized584' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized584' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized289' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized290' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized586' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized586' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized290' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized291' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized588' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized588' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized291' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized6' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized292' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized590' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized590' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized292' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized293' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized592' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized592' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized293' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized294' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized594' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized594' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized294' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized295' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized596' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized596' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized295' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized296' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized598' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized598' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized296' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized297' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized600' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized600' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized297' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized7' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized298' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized602' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized602' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized298' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized299' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized604' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized604' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized299' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized300' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized606' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized606' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized300' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized301' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized301' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized302' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized302' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized303' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized303' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized8' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized304' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized304' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized305' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized305' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized306' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized306' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized307' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized307' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized308' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized308' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized309' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized309' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized9' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized310' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized310' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized311' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized311' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized312' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized312' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized313' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized313' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized314' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized314' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized315' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized315' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized10' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized316' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized316' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized317' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized317' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized318' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized318' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized319' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized319' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized320' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized320' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized321' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized321' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized11' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized322' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized322' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized323' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized323' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized324' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized324' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized325' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized325' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized326' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized326' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized12' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized327' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized327' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized328' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized328' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized329' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized329' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized330' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized330' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized331' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized331' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized13' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized332' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized332' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized333' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized333' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized334' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized334' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized335' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized335' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized336' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized336' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized14' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized337' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized337' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized338' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized338' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized15' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized339' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized339' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized340' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized340' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized341' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized341' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized15' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized342' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized342' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized343' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized343' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized16' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized344' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized344' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized345' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized345' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized346' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized346' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized16' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized347' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized347' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized348' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized348' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized17' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized349' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized349' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized350' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized350' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized351' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized351' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized17' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized352' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized352' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized353' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized353' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized18' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized354' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized354' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized355' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized355' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized356' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized356' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized18' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized357' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized357' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized358' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized358' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized359' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized359' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized360' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized360' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized361' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized361' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized19' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized362' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized362' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized363' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized363' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized364' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized364' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized365' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized365' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized366' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized366' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized20' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized367' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized367' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized368' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized368' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized369' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized369' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized370' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized370' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized371' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized371' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized21' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized372' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized372' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized373' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized373' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized374' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized374' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized375' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized375' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized376' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized376' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized22' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized377' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized377' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized378' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized378' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized379' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized379' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized380' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized380' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized381' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized381' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized23' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41626]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized382' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized382' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized383' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized383' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized384' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized384' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized385' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized385' (213#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:41944]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_exp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42322]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized386' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized386' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized387' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized387' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized388' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized388' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized389' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized389' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized390' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized390' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized391' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized391' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized392' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized392' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized393' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized393' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized394' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized394' (214#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_exp' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42322]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized395' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized395' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized396' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized396' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized397' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized397' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized398' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized398' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized399' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized399' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized400' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized400' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized401' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized401' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized402' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized402' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized403' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized403' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized404' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized404' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized405' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized405' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized406' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized406' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized407' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized407' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized408' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized408' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized409' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized409' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized410' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized410' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized411' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized411' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized412' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized412' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized413' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized413' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized414' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized414' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized415' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized415' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized416' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized416' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized417' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized417' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (215#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42719]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized418' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized418' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized419' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized419' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized420' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized420' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized421' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized421' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized422' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized422' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized423' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized423' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized424' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized424' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized7' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized7' (216#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_fsqrt_26_no_dsp_32' (217#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/ip/image_filter_ap_fsqrt_26_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fsqrt_32ns_32ns_32_28' (218#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_fsqrt_32ns_32ns_32_28.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_sqrtf1' (219#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_sqrtf1.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel_shiftReg' (220#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel' (221#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1_shiftReg' (222#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_rows_V_channel1' (223#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel_shiftReg' (224#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel' (225#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1_shiftReg' (226#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_cols_V_channel1' (227#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel_shiftReg' (228#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel' (229#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1_shiftReg' (230#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_rows_V_channel1' (231#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_rows_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel_shiftReg' (232#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel' (233#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1_shiftReg' (234#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_cols_V_channel1' (235#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_cols_V_channel1.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel_shiftReg' (236#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_rows_V_channel' (237#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel_shiftReg' (238#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_cols_V_channel' (239#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V_shiftReg' (240#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_1_data_stream_0_V' (241#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_0_2_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_0_2_data_stream_0_V' (242#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_0_2_data_stream_0_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V_shiftReg' (243#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_img_resized_data_stream_0_V' (244#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_img_resized_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_tmp_loc_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_tmp_loc_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_tmp_loc_channel_shiftReg' (245#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_tmp_loc_channel' (246#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_tmp_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel_shiftReg' (247#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_p_0_i_i_loc_channel' (248#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/FIFO_image_filter_p_0_i_i_loc_channel.v:45]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (249#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_1_0' (250#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_1_0/synth/design_1_image_filter_1_0.v:57]
WARNING: [Synth 8-689] width (3) of port connection 'input2_TSTRB' does not match port width (4) of module 'design_1_image_filter_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:776]
WARNING: [Synth 8-689] width (3) of port connection 'input_stream_TSTRB' does not match port width (4) of module 'design_1_image_filter_1_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:785]
WARNING: [Synth 8-350] instance 'image_filter_1' of module 'design_1_image_filter_1_0' requires 38 connections, but only 37 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:767]
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_fh_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_fh_0_0/synth/design_1_image_filter_fh_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh.v:12]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_control_bus_s_axi' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_control_bus_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_control_bus_s_axi.v:220]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_control_bus_s_axi' (251#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_control_bus_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Block_Mat_exit712_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit712_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit712_proc.v:56]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Block_Mat_exit712_proc' (252#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit712_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_AXIvideo2Mat_32_480_640_5_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_AXIvideo2Mat_32_480_640_5_s.v:84]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_AXIvideo2Mat_32_480_640_5_s' (253#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_AXIvideo2Mat_32_480_640_5_s.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_PadImage_480_640_51_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:67]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:49]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer_ram' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:22]
INFO: [Synth 8-3876] $readmem data file './image_filter_fh_PadImage_480_640_51_s_linebuffer_ram.dat' is read successfully [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:25]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer_ram' (254#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_PadImage_480_640_51_s_linebuffer' (255#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s_linebuffer.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:560]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_PadImage_480_640_51_s' (256#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_PadImage_480_640_51_s.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Block_Mat_exit71218_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:261]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Block_Mat_exit71218_proc' (257#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Block_Mat_exit71218_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_FilterTest_480_640_1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:87]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram' (258#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0.v:54]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_fsub_32ns_32ns_32_8_full_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_ap_fsub_6_full_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized855' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized855' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized425' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized857' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized857' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized425' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized426' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized859' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized859' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized426' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized427' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized861' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized861' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized427' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized428' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized863' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized863' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized428' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized43' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized429' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized865' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized865' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized429' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized43' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized5 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized44' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized430' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized867' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized867' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized430' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized44' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized431' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized869' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized869' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized431' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized432' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized871' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized871' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized432' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized433' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized873' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized873' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized433' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized434' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized875' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized875' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized434' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized435' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized877' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized877' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized435' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized436' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized879' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized879' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized436' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized437' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized881' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized881' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized437' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized438' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized883' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized883' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized438' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized439' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized885' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized885' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized439' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized440' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized887' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized887' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized440' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized441' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized889' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized889' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized441' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized442' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized891' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized891' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized442' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized443' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized893' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized893' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized443' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized444' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized895' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized895' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized444' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized445' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized445' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized446' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized446' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized447' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized447' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized448' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized448' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized449' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized449' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl__parameterized0' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized45' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized450' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized450' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized451' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized451' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized45' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized6 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized6' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized452' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized452' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized453' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized453' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized5' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized46' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized454' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized454' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized455' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized455' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized46' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized7 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized7' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized456' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized456' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized457' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized457' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized6' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized458' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized458' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized459' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized459' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized460' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized460' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized461' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized461' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized462' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized462' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized463' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized463' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized464' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized464' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized465' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized465' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized466' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized466' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized467' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized467' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized468' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized468' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized469' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized469' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized470' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized470' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized471' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized949' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized949' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized471' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized472' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized951' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized951' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized472' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized473' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized953' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized953' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized473' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized474' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized955' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized955' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized474' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized475' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized957' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized957' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized475' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized47' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized476' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized959' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized959' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized476' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized47' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized477' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized961' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized961' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized477' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized478' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized963' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized963' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized478' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized479' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized965' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized965' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized479' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized480' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized967' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized967' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized480' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized481' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized969' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized969' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized481' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized482' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized971' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized971' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized482' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized483' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized973' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized973' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized483' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized484' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized975' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized975' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized484' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized485' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized977' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized977' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized485' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized486' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized979' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized979' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized486' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp__parameterized0' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp__parameterized0 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp__parameterized0' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized487' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized981' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized981' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized487' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized488' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized983' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized983' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized488' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized489' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized985' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized985' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized489' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized490' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized987' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized987' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized490' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized491' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized989' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized989' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized491' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized492' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized991' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized991' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized492' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized493' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized993' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized993' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized493' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized9' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized9' (259#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_ap_fsub_6_full_dsp_32' (260#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fsub_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_fsub_32ns_32ns_32_8_full_dsp' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_fadd_32ns_32ns_32_8_full_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_ap_fadd_6_full_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized994' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized994' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized494' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized996' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized996' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized494' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized495' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized998' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized998' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized495' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized496' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1000' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1000' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized496' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized497' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1002' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1002' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized497' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized48' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized498' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1004' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1004' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized498' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized48' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized8 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized8' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized49' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized499' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1006' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1006' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized499' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized49' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized500' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1008' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1008' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized500' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized501' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1010' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1010' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized501' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized502' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1012' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1012' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized502' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized503' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1014' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1014' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized503' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized504' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1016' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1016' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized504' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized505' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1018' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1018' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized505' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized506' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1020' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1020' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized506' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized507' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1022' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1022' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized507' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized508' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1024' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1024' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized508' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized509' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1026' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1026' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized509' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized510' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1028' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1028' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized510' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized511' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1030' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1030' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized511' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized512' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1032' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1032' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized512' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized513' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1034' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1034' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized513' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:32189]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized514' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1036' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1036' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized514' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized515' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1038' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1038' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized515' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized516' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1040' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1040' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized516' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized517' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1042' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1042' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized517' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized518' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1044' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1044' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized518' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl__parameterized1' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:36678]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized50' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized519' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1046' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1046' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized519' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized520' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1048' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1048' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized520' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized50' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized9 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized9' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized521' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1050' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1050' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized521' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized522' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1052' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1052' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized522' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized7' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized51' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized523' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1054' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1054' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized523' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized524' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1056' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1056' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized524' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized51' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized10 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized10' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized525' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1058' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1058' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized525' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized526' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1060' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1060' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized526' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized8' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized527' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1062' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1062' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized527' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized528' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1064' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1064' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized528' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized529' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1066' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1066' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized529' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized530' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1068' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1068' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized530' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized531' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1070' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1070' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized531' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized532' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1072' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1072' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized532' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized533' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1074' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1074' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized533' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized534' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1076' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1076' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized534' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized535' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1078' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1078' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized535' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized536' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1080' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1080' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized536' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized537' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1082' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1082' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized537' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized538' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1084' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1084' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized538' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized539' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1086' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1086' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized539' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized540' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1088' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1088' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized540' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized541' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1090' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1090' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized541' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized542' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1092' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1092' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized542' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized543' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1094' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1094' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized543' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized544' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1096' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1096' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized544' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized52' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized545' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1098' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1098' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized545' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized52' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized546' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1100' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1100' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized546' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized547' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1102' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1102' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized547' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized548' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1104' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1104' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized548' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized549' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1106' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1106' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized549' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized550' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1108' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1108' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized550' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized551' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1110' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1110' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized551' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized552' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1112' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1112' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized552' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized553' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1114' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1114' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized553' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized554' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1116' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1116' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized554' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized555' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1118' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1118' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized555' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49765]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp__parameterized1' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49775]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp__parameterized1 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51363]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp__parameterized1' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51327]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized1' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:55913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized556' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1120' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1120' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized556' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized557' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1122' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1122' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized557' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized558' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1124' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1124' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized558' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized559' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1126' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1126' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized559' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized560' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1128' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1128' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized560' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized561' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1130' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1130' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized561' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized562' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1132' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1132' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized562' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized11' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized11' (261#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_ap_fadd_6_full_dsp_32' (262#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fadd_6_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_fadd_32ns_32ns_32_8_full_dsp' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_fmul_32ns_32ns_32_5_max_dsp' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_ap_fmul_3_max_dsp_32' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-3919] null assignment ignored [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83680]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1133' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1133' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized563' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1135' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1135' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized563' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized564' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1137' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1137' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized564' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized565' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1139' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1139' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized565' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized566' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1141' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1141' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized566' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized567' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1143' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1143' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized567' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized568' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1145' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1145' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized568' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized569' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1147' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1147' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized569' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized13 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized13 does not have driver. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized13' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized13' (263#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_ap_fmul_3_max_dsp_32' (264#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/ip/image_filter_fh_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_fmul_32ns_32ns_32_5_max_dsp' (265#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_fmul_32ns_32ns_32_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3_MulnS_0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3_MulnS_0' (266#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_mul_6ns_8ns_14_3' (267#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_mul_6ns_8ns_14_3.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10749]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_FilterTest_480_640_1' (268#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Loop_1_proc' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Loop_1_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Loop_1_proc.v:66]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Loop_1_proc' (269#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Loop_1_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'image_filter_fh_Mat2AXIvideo_32_480_640_5_s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Mat2AXIvideo_32_480_640_5_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Mat2AXIvideo_32_480_640_5_s.v:81]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh_Mat2AXIvideo_32_480_640_5_s' (270#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_Mat2AXIvideo_32_480_640_5_s.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel_shiftReg' (271#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_rows_V_channel' (272#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel_shiftReg' (273#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_cols_V_channel' (274#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel_shiftReg' (275#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_rows_V_channel' (276#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_rows_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel_shiftReg' (277#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_cols_V_channel' (278#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_cols_V_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V_shiftReg' (279#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_0_data_stream_0_V' (280#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_0_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V_shiftReg' (281#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_1_data_stream_0_V' (282#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_1_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel_shiftReg' (283#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel' (284#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_FILTER_SIZE_4_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V_shiftReg' (285#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_12_data_stream_0_V' (286#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_12_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V_shiftReg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V_shiftReg' (287#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_image_filter_fh_img_2_data_stream_0_V' (288#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/FIFO_image_filter_fh_img_2_data_stream_0_V.v:45]
INFO: [Synth 8-4471] merging register 'image_filter_fh_PadImage_480_640_51_U0_ap_start_reg' into 'image_filter_fh_Loop_1_proc_U0_ap_start_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh.v:380]
INFO: [Synth 8-256] done synthesizing module 'image_filter_fh' (289#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_fh_0_0' (290#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_image_filter_fh_0_0/synth/design_1_image_filter_fh_0_0.v:57]
WARNING: [Synth 8-689] width (3) of port connection 'input_stream_TSTRB' does not match port width (4) of module 'design_1_image_filter_fh_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:814]
WARNING: [Synth 8-350] instance 'image_filter_fh_0' of module 'design_1_image_filter_fh_0_0' requires 38 connections, but only 34 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:805]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:1325]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:1326]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (291#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (292#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (293#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:739]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_3' (294#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/synth/design_1_processing_system7_0_3.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_3' requires 209 connections, but only 173 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:840]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2363]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3701]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (295#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3701]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3826]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (296#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3826]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3958]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (297#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3958]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4083]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (298#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4083]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_PJ7QT3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4215]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_PJ7QT3' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4215]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4340]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (299#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (300#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (301#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (302#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (303#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (304#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (305#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (305#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (306#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (307#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (308#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (308#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (308#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (309#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (310#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized2' (310#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (311#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (312#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:4340]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_8' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_8/synth/design_1_xbar_8.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized8' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized9' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized10' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized11' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized12' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized13' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized14' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave__parameterized0' (313#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (314#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar__parameterized0' (314#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_8' (315#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_8/synth/design_1_xbar_8.v:57]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_wstrb' does not match port width (20) of module 'design_1_xbar_8' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3273]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_8' requires 40 connections, but only 38 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:3255]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_3' (316#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:2363]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_3' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/synth/design_1_rst_processing_system7_0_100M_3.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (317#1) [/media/tim/New/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (318#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (319#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (320#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (321#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (322#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_3' (323#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/synth/design_1_rst_processing_system7_0_100M_3.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_3' requires 10 connections, but only 7 given [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1149]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (324#1) [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (325#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (326#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (327#1) [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:40 ; elapsed = 00:20:01 . Memory (MB): peak = 1591.926 ; gain = 779.488 ; free physical = 194 ; free virtual = 3829
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47693]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:47601]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:51492]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:55 ; elapsed = 00:20:18 . Memory (MB): peak = 1591.926 ; gain = 779.488 ; free physical = 216 ; free virtual = 3829
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'design_1_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:76]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_1/inst/image_filter_Loop_1_proc_U0/image_filter_fsub_32ns_32ns_32_9_full_dsp_U51/image_filter_ap_fsub_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_1/inst/image_filter_sqrtf1_U0/image_filter_fsqrt_32ns_32ns_32_28_U60/image_filter_ap_fsqrt_26_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:42391]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U33/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U34/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U35/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U36/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U37/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U38/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U39/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U40/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fadd_32ns_32ns_32_8_full_dsp_U41/image_filter_fh_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U17/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U18/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U19/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U20/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U21/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U22/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U23/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U24/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U25/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U26/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U27/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U28/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U29/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U30/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U31/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U32/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U42/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U43/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U44/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U45/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U46/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U47/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U48/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U49/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/image_filter_fh_0/inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_fsub_32ns_32ns_32_8_full_dsp_U50/image_filter_fh_ap_fsub_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/18022bbe/hdl/floating_point_v7_0_vh_rfs.vhd:49976]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_3/design_1_processing_system7_0_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_3/design_1_rst_processing_system7_0_100M_3.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/project_1/project_1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/project_1/project_1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_4/design_1_axi_vdma_0_4_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_2_0/design_1_axi_vdma_2_0_clocks.xdc] for cell 'design_1_i/axi_vdma_2/U0'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tim/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 157 instances were transformed.
  FDE => FDRE: 144 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2113.824 ; gain = 0.000 ; free physical = 108 ; free virtual = 3293
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:22:29 ; elapsed = 00:25:10 . Memory (MB): peak = 2113.828 ; gain = 1301.391 ; free physical = 180 ; free virtual = 3174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:22:29 ; elapsed = 00:25:11 . Memory (MB): peak = 2113.828 ; gain = 1301.391 ; free physical = 176 ; free virtual = 3175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0/U0. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1/U0. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2/U0. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 135).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s03_couplers/auto_us/inst. (constraint file  /home/tim/project_1/project_1.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/image_filter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/image_filter_fh_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:22:30 ; elapsed = 00:25:12 . Memory (MB): peak = 2113.828 ; gain = 1301.391 ; free physical = 171 ; free virtual = 3175
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address5" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address6" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address7" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmacntrl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:3430]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/02703168/hdl/src/vhdl/axi_vdma.vhd:3998]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[42].remd_tmp_reg[43]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '44' to '43' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_44ns_28ns_44_48.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '29' to '28' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_udiv_29ns_32s_32_33.v:52]
INFO: [Synth 8-4471] merging register 'tmp_62_cast_reg_2832_reg[5:0]' into 'tmp_60_cast_reg_2827_reg[5:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4352]
INFO: [Synth 8-4471] merging register 'v_V_2_reg_3565_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4615]
INFO: [Synth 8-4471] merging register 'v1_V_reg_3675_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4628]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3675_pp0_it49_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4629]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3675_pp0_it50_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4630]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3675_pp0_it51_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4631]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3675_pp0_it52_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4632]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v1_V_reg_3675_pp0_it53_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4270]
INFO: [Synth 8-4471] merging register 'p_u_V_reg_3680_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4634]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3680_pp0_it49_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4635]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3680_pp0_it50_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4636]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3680_pp0_it51_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4637]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3680_pp0_it52_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4638]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_p_u_V_reg_3680_pp0_it53_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4272]
INFO: [Synth 8-4471] merging register 'v_V_reg_3685_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4640]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3685_pp0_it49_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4641]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3685_pp0_it50_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4642]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3685_pp0_it51_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4643]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3685_pp0_it52_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4644]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_v_V_reg_3685_pp0_it53_reg[1:0]' into 'u_V_reg_3559_reg[1:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:4137]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg_t_reg_2766_reg' and it is trimmed from '32' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:3270]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_lshr_f_reg_2756_reg' and it is trimmed from '31' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:3012]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_neg_t1_reg_2761_reg' and it is trimmed from '32' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:3262]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_lshr_f1_reg_2746_reg' and it is trimmed from '31' to '26' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Resize_Test.v:3011]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp1_fu_1822_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1894_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_1966_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_101_fu_1672_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_105_fu_1701_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_51_fu_1432_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_55_fu_1461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_67_fu_1512_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_71_fu_1541_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_83_fu_1592_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_87_fu_1621_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_941_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2570_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'p_Val2_s_fu_100_reg[63:0]' into 'acc_V_1_fu_96_reg[63:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_Loop_1_proc.v:659]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_18_fu_280_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_23_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_4_fu_29_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_152_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond_fu_164_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_198_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_1_fu_41_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_2_fu_47_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_3_fu_53_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_4_fu_59_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_s_fu_35_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it4_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11209]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it5_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11513]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it6_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11514]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it7_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11515]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it8_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11516]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it9_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11517]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it10_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11116]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it11_reg[63:32]' into 'tmp_8_reg_27770_reg[63:32]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11092]
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_inverse_area_4_reg_29468_pp0_it54_reg[31:27]' into 'inverse_area_4_reg_29468_reg[31:27]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:11076]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_10_addr_reg_29037_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7296]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_11_addr_reg_29031_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7297]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_12_addr_reg_29025_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7298]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_13_addr_reg_29019_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7299]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_14_addr_reg_29013_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7300]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_15_addr_reg_29007_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7301]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_16_addr_reg_29001_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7302]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_18_addr_reg_28878_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7304]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_19_addr_reg_28872_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7305]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_1_addr_reg_29091_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7306]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_20_addr_reg_28866_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7307]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_21_addr_reg_28860_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7308]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_22_addr_reg_28854_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7309]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_23_addr_reg_28848_reg[9:0]' into 'linebuf_51_val_17_addr_reg_28884_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7310]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_25_addr_reg_27863_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7312]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_26_addr_reg_27857_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7313]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_27_addr_reg_27851_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7314]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_28_addr_reg_27845_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7315]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_29_addr_reg_27839_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7316]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_2_addr_reg_29085_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7317]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_30_addr_reg_27833_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7318]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_31_addr_reg_27827_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7319]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_32_addr_reg_27821_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7320]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_33_addr_reg_27815_reg[9:0]' into 'linebuf_51_val_24_addr_reg_27869_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7321]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_35_addr_reg_28188_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7323]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_36_addr_reg_28182_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7324]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_37_addr_reg_28176_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7325]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_38_addr_reg_28170_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7326]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_39_addr_reg_28164_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7327]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_3_addr_reg_29079_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7328]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_40_addr_reg_28158_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7329]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_41_addr_reg_28152_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7330]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_42_addr_reg_28146_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7331]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_43_addr_reg_28140_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7332]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_44_addr_reg_28134_reg[9:0]' into 'linebuf_51_val_34_addr_reg_28194_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7333]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_46_addr_reg_28662_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7335]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_47_addr_reg_28656_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7336]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_48_addr_reg_28650_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7337]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_49_addr_reg_28644_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7338]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_4_addr_reg_29073_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7339]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_50_addr_reg_28638_reg[9:0]' into 'linebuf_51_val_45_addr_reg_28668_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7340]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_5_addr_reg_29067_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7341]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_6_addr_reg_29061_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7342]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_7_addr_reg_29055_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7343]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_8_addr_reg_29049_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7344]
INFO: [Synth 8-4471] merging register 'linebuf_51_val_9_addr_reg_29043_reg[9:0]' into 'linebuf_51_val_0_addr_reg_29097_reg[9:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7345]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it11_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7270]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it10_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7269]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it9_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7269]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it8_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7275]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it7_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7274]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it6_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7273]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it5_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7272]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_8_reg_27770_pp0_it4_reg' and it is trimmed from '32' to '10' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_fh_v1_0/0bac0dc5/hdl/verilog/image_filter_fh_FilterTest_480_640_1.v:7271]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_fu_6616_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_36_fu_7039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_7045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_7051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_6869_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_40_fu_7057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_7063_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_6604_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "exitcond_fu_6616_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "tmp_36_fu_7039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_7045_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_7051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_6869_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_40_fu_7057_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_7063_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_6604_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_106_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_pipe1 |                              001 |                              001
              wait_pipe2 |                              010 |                              010
            execute_xfer |                              011 |                              100
              check_done |                              100 |                              101
           calc_cmd_addr |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'sequential' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:23:04 ; elapsed = 00:25:49 . Memory (MB): peak = 2113.828 ; gain = 1301.391 ; free physical = 176 ; free virtual = 3213
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |axi_vdma                                  |           3|     15253|
|2     |design_1_clk_wiz_0_0_clk_wiz__GC0         |           1|         3|
|3     |image_filter_udiv_44ns_28ns_44_48         |           2|     14374|
|4     |image_filter_udiv_29ns_32s_32_33          |           2|      7377|
|5     |image_filter_Resize_Test__GCB0            |           1|     25816|
|6     |image_filter_Resize_Test__GCB1            |           1|      5886|
|7     |image_filter__GC0                         |           1|     17647|
|8     |image_filter_fh_FilterTest_480_640_1__GB0 |           1|     33011|
|9     |image_filter_fh_FilterTest_480_640_1__GB1 |           1|      8877|
|10    |image_filter_fh_FilterTest_480_640_1__GB2 |           1|     11384|
|11    |image_filter_fh_FilterTest_480_640_1__GB3 |           1|     29248|
|12    |image_filter_fh_FilterTest_480_640_1__GB4 |           1|      9590|
|13    |image_filter_fh_FilterTest_480_640_1__GB5 |           1|     21379|
|14    |image_filter_fh__GC0                      |           1|      3928|
|15    |design_1__GC0                             |           1|     16823|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:23:11 ; elapsed = 00:25:55 . Memory (MB): peak = 2113.828 ; gain = 1301.391 ; free physical = 167 ; free virtual = 3207
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'image_filter_mul_32s_13s_32_5_U35/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' into 'image_filter_mul_32s_13s_32_5_U35/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:26]
INFO: [Synth 8-4471] merging register 'image_filter_mul_32s_13s_32_5_U34/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' into 'image_filter_mul_32s_13s_32_5_U34/image_filter_mul_32s_13s_32_5_MulnS_0_U/b_reg0_reg[12:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_filter_mul_32s_13s_32_5_U35/image_filter_mul_32s_13s_32_5_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:25]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_filter_mul_32s_13s_32_5_U34/image_filter_mul_32s_13s_32_5_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/image_filter_v1_0/5c733e7a/hdl/verilog/image_filter_mul_32s_13s_32_5.v:25]
INFO: [Synth 8-5546] ROM "tmp_19_fu_758_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_941_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_828_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_918_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_152_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_s_fu_35_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_1_fu_41_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_2_fu_47_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_3_fu_53_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_4_fu_59_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "exitcond_flatten_fu_106_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15:0]' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15:0]' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-3917] design axi_vdma has port mm2s_buffer_empty driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_buffer_almost_empty driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_buffer_full driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_buffer_almost_full driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_fsync_out driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_fsync_out driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_prmtr_update driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_prmtr_update driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[30] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[20] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[19] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[18] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[17] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[16] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[6] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[5] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arburst[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arvalid driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_rready driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_prmry_reset_out_n driven by constant 1
INFO: [Synth 8-3917] design axi_vdma has port s2mm_prmry_reset_out_n driven by constant 1
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[63] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[62] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[61] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[60] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[59] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[58] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[57] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[56] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[55] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[54] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[53] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[52] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[51] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[50] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[49] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[48] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[47] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[46] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[45] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[44] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[43] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[42] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[41] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[40] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[39] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[38] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[37] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[36] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[35] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[34] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[33] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[32] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[31] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[30] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[29] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_arready
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[31]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[30]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[29]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[28]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[27]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[26]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[25]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[24]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[23]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[22]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[21]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[20]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[19]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[18]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[17]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[16]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[15]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[14]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[13]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[12]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[11]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[10]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[9]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[8]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[7]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[6]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[5]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[4]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[3]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[2]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[0]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rresp[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rresp[0]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rlast
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rvalid
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[3]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[2]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[0]
INFO: [Synth 8-5545] ROM "tmp_67_fu_1512_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_51_fu_1432_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_101_fu_1672_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_83_fu_1592_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2570_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U42/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U43/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U40/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff0_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff1_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff2_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff3_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: register image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff4_reg is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: operator image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/tmp_product is absorbed into DSP image_filter_mul_20s_84s_102_8_U41/image_filter_mul_20s_84s_102_8_MulnS_2_U/buff5_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U36/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U37/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U38/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/a_reg0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg, operation Mode is: ((PCIN>>17)+(ACIN''*B'')')'.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register B is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff0_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg.
DSP Report: Generating DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg, operation Mode is: ((PCIN>>17)+(ACIN2*B'')')'.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff1_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff2_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: register image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff3_reg is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
DSP Report: operator image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/tmp_product is absorbed into DSP image_filter_mul_20s_64s_84_7_U39/image_filter_mul_20s_64s_84_7_MulnS_1_U/buff4_reg.
INFO: [Synth 8-5545] ROM "tmp_18_fu_280_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_4_fu_29_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(18)
WARNING: [Synth 8-3331] design image_filter_fh_FilterTest_480_640_1__GB0 has unconnected port ap_rst
WARNING: [Synth 8-3331] design image_filter_fh_FilterTest_480_640_1__GB2 has unconnected port ap_rst
WARNING: [Synth 8-3331] design image_filter_fh_FilterTest_480_640_1__GB3 has unconnected port ap_rst
DSP Report: Generating DSP buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register a_reg0_reg is absorbed into DSP buff0_reg.
DSP Report: register b_reg0_reg is absorbed into DSP buff0_reg.
DSP Report: register buff0_reg is absorbed into DSP buff0_reg.
DSP Report: operator tmp_product is absorbed into DSP buff0_reg.
INFO: [Synth 8-5545] ROM "tmp_s_fu_6604_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "exitcond_fu_6616_p2" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:23:26 ; elapsed = 00:29:28 . Memory (MB): peak = 2149.477 ; gain = 1337.039 ; free physical = 129 ; free virtual = 1835
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:23:26 ; elapsed = 00:29:28 . Memory (MB): peak = 2149.477 ; gain = 1337.039 ; free physical = 129 ; free virtual = 1835

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |axi_vdma                                  |           3|     15508|
|2     |design_1_clk_wiz_0_0_clk_wiz__GC0         |           1|         3|
|3     |image_filter_udiv_44ns_28ns_44_48         |           2|     18116|
|4     |image_filter_udiv_29ns_32s_32_33          |           2|      8971|
|5     |image_filter_Resize_Test__GCB0            |           1|     24866|
|6     |image_filter_Resize_Test__GCB1            |           1|      6072|
|7     |image_filter__GC0                         |           1|     18958|
|8     |image_filter_fh_FilterTest_480_640_1__GB0 |           1|     35150|
|9     |image_filter_fh_FilterTest_480_640_1__GB1 |           1|      9897|
|10    |image_filter_fh_FilterTest_480_640_1__GB2 |           1|     12400|
|11    |image_filter_fh_FilterTest_480_640_1__GB3 |           1|     31994|
|12    |image_filter_fh_FilterTest_480_640_1__GB4 |           1|     10417|
|13    |image_filter_fh_FilterTest_480_640_1__GB5 |           1|     22784|
|14    |image_filter_fh__GC0                      |           1|      4489|
|15    |design_1__GC0                             |           1|     17353|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][28] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][28] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][27] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][26] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][25] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][24] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][23] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][22] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][21] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][20] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][19] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][18] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][17] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][16] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][15] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][14] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][13] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][12] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][11] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][10] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][9] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][8] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[28].remd_tmp_reg[29][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U32 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][11] )
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][27] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][26] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][25] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][24] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][23] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][22] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][21] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][20] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][19] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][18] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][17] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][16] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][15] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][14] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][13] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][12] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][11] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][10] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][9] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][8] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[1].dividend_tmp_reg[2][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[1].dividend_tmp_reg[2][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[2].dividend_tmp_reg[3][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[2].dividend_tmp_reg[3][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[2].dividend_tmp_reg[3][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[3].dividend_tmp_reg[4][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[4].dividend_tmp_reg[5][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[5].dividend_tmp_reg[6][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[6].dividend_tmp_reg[7][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][2] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][1] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[7].dividend_tmp_reg[8][0] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][8] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][7] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][6] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][5] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][4] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
WARNING: [Synth 8-3332] Sequential element (\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[8].dividend_tmp_reg[9][3] ) is unused and will be removed from module image_filter_udiv_29ns_32s_32_33.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/dividend_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/image_filter_1/\inst/image_filter_Resize_Test_U0/image_filter_udiv_29ns_32s_32_33_U33 /\image_filter_udiv_29ns_32s_32_33_div_U/image_filter_udiv_29ns_32s_32_33_div_u_0/loop[0].dividend_tmp_reg[1][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:23:49 ; elapsed = 00:31:18 . Memory (MB): peak = 2157.480 ; gain = 1345.043 ; free physical = 110 ; free virtual = 1529
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:23:49 ; elapsed = 00:31:18 . Memory (MB): peak = 2157.480 ; gain = 1345.043 ; free physical = 110 ; free virtual = 1529

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |axi_vdma                                  |           3|     10155|
|2     |design_1_clk_wiz_0_0_clk_wiz__GC0         |           1|         3|
|3     |image_filter_udiv_44ns_28ns_44_48         |           2|     14379|
|4     |image_filter_udiv_29ns_32s_32_33          |           1|      6652|
|5     |image_filter_Resize_Test__GCB0            |           1|     15642|
|6     |image_filter_Resize_Test__GCB1            |           1|      4064|
|7     |image_filter__GC0                         |           1|     14892|
|8     |image_filter_fh_FilterTest_480_640_1__GB0 |           1|     31086|
|9     |image_filter_fh_FilterTest_480_640_1__GB1 |           1|      8902|
|10    |image_filter_fh_FilterTest_480_640_1__GB2 |           1|     11520|
|11    |image_filter_fh_FilterTest_480_640_1__GB3 |           1|     30109|
|12    |image_filter_fh_FilterTest_480_640_1__GB4 |           1|      9387|
|13    |image_filter_fh_FilterTest_480_640_1__GB5 |           1|     19192|
|14    |image_filter_fh__GC0                      |           1|      2949|
|15    |design_1__GC0                             |           1|     15119|
|16    |image_filter_udiv_29ns_32s_32_33__1       |           1|      6261|
+------+------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:23:49 ; elapsed = 00:31:19 . Memory (MB): peak = 2157.480 ; gain = 1345.043 ; free physical = 109 ; free virtual = 1529
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:24:08 ; elapsed = 00:32:47 . Memory (MB): peak = 2157.480 ; gain = 1345.043 ; free physical = 107 ; free virtual = 1428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:25:03 ; elapsed = 00:34:09 . Memory (MB): peak = 2283.559 ; gain = 1471.121 ; free physical = 104 ; free virtual = 1310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------+------------+----------+
|      |RTL Partition                             |Replication |Instances |
+------+------------------------------------------+------------+----------+
|1     |axi_vdma                                  |           3|     10155|
|2     |design_1_clk_wiz_0_0_clk_wiz__GC0         |           1|         3|
|3     |image_filter_udiv_44ns_28ns_44_48         |           2|     11462|
|4     |image_filter_udiv_29ns_32s_32_33          |           1|      6652|
|5     |image_filter_Resize_Test__GCB0            |           1|     15642|
|6     |image_filter_fh_FilterTest_480_640_1__GB0 |           1|     31086|
|7     |image_filter_fh_FilterTest_480_640_1__GB1 |           1|      8902|
|8     |image_filter_fh_FilterTest_480_640_1__GB2 |           1|     11520|
|9     |image_filter_fh_FilterTest_480_640_1__GB3 |           1|     30109|
|10    |image_filter_fh_FilterTest_480_640_1__GB4 |           1|      9387|
|11    |image_filter_fh_FilterTest_480_640_1__GB5 |           1|     19110|
|12    |image_filter_fh__GC0                      |           1|      2949|
|13    |design_1__GC0                             |           1|     15119|
|14    |image_filter_udiv_29ns_32s_32_33__1       |           1|      6261|
|15    |design_1_image_filter_1_0_GT0             |           1|     18956|
+------+------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_Resize_Test_U0/k_buf_val_val_0_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_Resize_Test_U0/k_buf_val_val_1_0_U/image_filter_Resize_Test_k_buf_val_val_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_8  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_9  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_10  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_11  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_12  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_13  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_14  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_15  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_16  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_17  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_18  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_19  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_20  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_21  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_22  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_23  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_24  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_25  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_26  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_27  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_28  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_29  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_30  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/img_0_2_data_stream_0_V_U/mem_reg_0_31  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_24_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_25_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_26_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_27_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_28_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_29_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_30_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_31_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_32_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_34_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_35_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_36_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_37_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_38_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_39_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_40_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_41_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_42_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_43_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_45_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_46_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_47_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_48_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_49_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_6_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_7_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_8_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_9_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_10_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_11_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_12_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_13_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_14_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_15_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_16_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_17_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_18_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_19_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_20_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_21_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_22_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_23_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_5_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_4_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_3_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_2_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_1_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_FilterTest_480_640_1_U0/linebuf_51_val_0_U/image_filter_fh_FilterTest_480_640_1_linebuf_51_val_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/image_filter_fh_PadImage_480_640_51_U0/linebuffer_U/image_filter_fh_PadImage_480_640_51_s_linebuffer_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:27:02 ; elapsed = 00:36:27 . Memory (MB): peak = 2448.977 ; gain = 1636.539 ; free physical = 97 ; free virtual = 1171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_1 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_1 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_1 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_1 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_1 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_1 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \inst/image_filter_fh_FilterTest_480_640_1_U0/image_filter_fh_mul_6ns_8ns_14_3_U57/image_filter_fh_mul_6ns_8ns_14_3_MulnS_0_U :b[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/tim/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:11 ; elapsed = 00:36:38 . Memory (MB): peak = 2448.977 ; gain = 1636.539 ; free physical = 115 ; free virtual = 1167
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:14 ; elapsed = 00:36:41 . Memory (MB): peak = 2448.977 ; gain = 1636.539 ; free physical = 114 ; free virtual = 1166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:27:41 ; elapsed = 00:37:15 . Memory (MB): peak = 2448.977 ; gain = 1636.539 ; free physical = 176 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:27:41 ; elapsed = 00:37:15 . Memory (MB): peak = 2448.977 ; gain = 1636.539 ; free physical = 176 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:27:41 ; elapsed = 00:37:16 . Memory (MB): peak = 2448.977 ; gain = 1636.539 ; free physical = 176 ; free virtual = 1188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |  2638|
|4     |DSP48E1    |    10|
|5     |DSP48E1_1  |     8|
|6     |DSP48E1_10 |    34|
|7     |DSP48E1_11 |     1|
|8     |DSP48E1_2  |     8|
|9     |DSP48E1_3  |    12|
|10    |DSP48E1_4  |     2|
|11    |DSP48E1_5  |     1|
|12    |DSP48E1_6  |    35|
|13    |DSP48E1_7  |     7|
|14    |DSP48E1_8  |     7|
|15    |DSP48E1_9  |     7|
|16    |GND        |     5|
|17    |LUT1       |  6110|
|18    |LUT2       |  7536|
|19    |LUT3       | 13535|
|20    |LUT4       |  4529|
|21    |LUT5       |  7098|
|22    |LUT6       |  8718|
|23    |MMCME2_ADV |     1|
|24    |MUXCY      |  2658|
|25    |MUXCY_L    |   584|
|26    |MUXF7      |    68|
|27    |PS7        |     1|
|28    |RAM32M     |    10|
|29    |RAM32X1D   |     2|
|30    |RAMB18E1   |     9|
|31    |RAMB36E1   |     3|
|32    |RAMB36E1_1 |    50|
|33    |RAMB36E1_2 |    32|
|34    |RAMB36E1_3 |     1|
|35    |RAMB36E1_4 |     3|
|36    |SRL16      |     1|
|37    |SRL16E     |  6162|
|38    |SRLC32E    |   770|
|39    |VCC        |     1|
|40    |XORCY      |  1582|
|41    |FDCE       |   132|
|42    |FDE        |   144|
|43    |FDPE       |    90|
|44    |FDR        |     8|
|45    |FDRE       | 50187|
|46    |FDSE       |   539|
|47    |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:27:46 ; elapsed = 00:37:22 . Memory (MB): peak = 2448.977 ; gain = 1636.539 ; free physical = 172 ; free virtual = 1187
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4574 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:28:17 ; elapsed = 00:35:04 . Memory (MB): peak = 2452.891 ; gain = 978.422 ; free physical = 1421 ; free virtual = 3204
Synthesis Optimization Complete : Time (s): cpu = 00:30:52 ; elapsed = 00:40:03 . Memory (MB): peak = 2452.891 ; gain = 1640.453 ; free physical = 1414 ; free virtual = 3203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1055 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 876 instances
  FDE => FDRE: 144 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
5093 Infos, 636 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:31:37 ; elapsed = 00:41:42 . Memory (MB): peak = 2452.891 ; gain = 1500.320 ; free physical = 1240 ; free virtual = 3180
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2480.996 ; gain = 28.105 ; free physical = 1214 ; free virtual = 3179
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2480.996 ; gain = 0.000 ; free physical = 1199 ; free virtual = 3178
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2480.996 ; gain = 0.000 ; free physical = 1199 ; free virtual = 3178
INFO: [Common 17-206] Exiting Vivado at Fri Jun  5 15:35:01 2015...
