#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x61e2b4298c00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61e2b4293a30 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
P_0x61e2b429a140 .param/l "depth" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x61e2b429a180 .param/l "max_transfers" 1 3 214, +C4<00000000000000000000000001100100>;
P_0x61e2b429a1c0 .param/l "width" 0 3 3, +C4<00000000000000000000000000000100>;
v0x61e2b42cea30_0 .var "a_count", 32 0;
v0x61e2b42ceb30_0 .var "a_data", 3 0;
v0x61e2b42cebf0_0 .var/queue "a_queue", 4;
v0x61e2b42cecc0_0 .net "a_ready", 0 0, L_0x61e2b4297d10;  1 drivers
v0x61e2b42cedb0_0 .var "a_valid", 0 0;
v0x61e2b42ceef0_0 .var "b_count", 32 0;
v0x61e2b42cefb0_0 .var "b_data", 3 0;
v0x61e2b42cf070_0 .var/queue "b_queue", 4;
v0x61e2b42cf110_0 .net "b_ready", 0 0, L_0x61e2b42d0390;  1 drivers
v0x61e2b42cf1b0_0 .var "b_valid", 0 0;
v0x61e2b42cf2a0_0 .var "clk", 0 0;
v0x61e2b42cf340_0 .var/2u "cycle", 31 0;
v0x61e2b42cf420_0 .var "n_cycles", 32 0;
v0x61e2b42cf500_0 .var "rst", 0 0;
v0x61e2b42cf5a0_0 .var "sum_count", 32 0;
v0x61e2b42cf680_0 .net "sum_data", 3 0, L_0x61e2b42d1c30;  1 drivers
v0x61e2b42cf740_0 .var "sum_data_expected", 3 0;
v0x61e2b42cf930_0 .var "sum_ready", 0 0;
v0x61e2b42cfa20_0 .net "sum_valid", 0 0, L_0x61e2b42d1850;  1 drivers
v0x61e2b42cfb10_0 .var "was_reset", 0 0;
S_0x61e2b4293230 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 160, 3 160 0, S_0x61e2b4293a30;
 .timescale 0 0;
v0x61e2b42905f0_0 .var/2s "i", 31 0;
S_0x61e2b42c63c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 170, 3 170 0, S_0x61e2b4293a30;
 .timescale 0 0;
v0x61e2b42906f0_0 .var/2s "i", 31 0;
S_0x61e2b42c65b0 .scope module, "dut" "a_plus_b_using_fifos" 3 35, 4 1 0, S_0x61e2b4293a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "a_valid";
    .port_info 3 /OUTPUT 1 "a_ready";
    .port_info 4 /INPUT 4 "a_data";
    .port_info 5 /INPUT 1 "b_valid";
    .port_info 6 /OUTPUT 1 "b_ready";
    .port_info 7 /INPUT 4 "b_data";
    .port_info 8 /OUTPUT 1 "sum_valid";
    .port_info 9 /INPUT 1 "sum_ready";
    .port_info 10 /OUTPUT 4 "sum_data";
P_0x61e2b42a9ca0 .param/l "depth" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x61e2b42a9ce0 .param/l "width" 0 4 3, +C4<00000000000000000000000000000100>;
L_0x61e2b42d0e50 .functor AND 1, L_0x61e2b4299100, L_0x61e2b42d05a0, C4<1>, C4<1>;
L_0x61e2b42d10d0 .functor NOT 1, L_0x61e2b4299100, C4<0>, C4<0>, C4<0>;
L_0x61e2b42d1260 .functor NOT 1, L_0x61e2b42d05a0, C4<0>, C4<0>, C4<0>;
L_0x61e2b42d12d0 .functor AND 1, L_0x61e2b42d10d0, L_0x61e2b42d1260, C4<1>, C4<1>;
L_0x61e2b42d1340 .functor AND 1, L_0x61e2b42d1630, L_0x61e2b42d05a0, C4<1>, C4<1>;
L_0x61e2b42d13b0 .functor OR 1, L_0x61e2b42d12d0, L_0x61e2b42d1340, C4<0>, C4<0>;
L_0x61e2b42d14b0 .functor AND 1, L_0x61e2b42d1630, L_0x61e2b4299100, C4<1>, C4<1>;
L_0x61e2b42d1520 .functor OR 1, L_0x61e2b42d12d0, L_0x61e2b42d14b0, C4<0>, C4<0>;
v0x61e2b42cd4c0_0 .net *"_ivl_10", 0 0, L_0x61e2b42d1340;  1 drivers
v0x61e2b42cd5c0_0 .net *"_ivl_14", 0 0, L_0x61e2b42d14b0;  1 drivers
v0x61e2b42cd6a0_0 .net *"_ivl_4", 0 0, L_0x61e2b42d10d0;  1 drivers
v0x61e2b42cd790_0 .net *"_ivl_6", 0 0, L_0x61e2b42d1260;  1 drivers
v0x61e2b42cd870_0 .net "a_data", 3 0, v0x61e2b42ceb30_0;  1 drivers
v0x61e2b42cd930_0 .net "a_down_data", 3 0, L_0x61e2b42911a0;  1 drivers
v0x61e2b42cd9f0_0 .net "a_down_ready", 0 0, L_0x61e2b42d13b0;  1 drivers
v0x61e2b42cda90_0 .net "a_down_valid", 0 0, L_0x61e2b4299100;  1 drivers
v0x61e2b42cdb30_0 .net "a_ready", 0 0, L_0x61e2b4297d10;  alias, 1 drivers
v0x61e2b42cdc60_0 .net "a_valid", 0 0, v0x61e2b42cedb0_0;  1 drivers
v0x61e2b42cdd30_0 .net "b_data", 3 0, v0x61e2b42cefb0_0;  1 drivers
v0x61e2b42cddd0_0 .net "b_down_data", 3 0, L_0x61e2b42d0950;  1 drivers
v0x61e2b42cdec0_0 .net "b_down_ready", 0 0, L_0x61e2b42d1520;  1 drivers
v0x61e2b42cdf60_0 .net "b_down_valid", 0 0, L_0x61e2b42d05a0;  1 drivers
v0x61e2b42ce000_0 .net "b_ready", 0 0, L_0x61e2b42d0390;  alias, 1 drivers
v0x61e2b42ce0d0_0 .net "b_valid", 0 0, v0x61e2b42cf1b0_0;  1 drivers
v0x61e2b42ce1a0_0 .net "clk", 0 0, v0x61e2b42cf2a0_0;  1 drivers
v0x61e2b42ce350_0 .net "none_valid", 0 0, L_0x61e2b42d12d0;  1 drivers
v0x61e2b42ce3f0_0 .net "rst", 0 0, v0x61e2b42cf500_0;  1 drivers
v0x61e2b42ce490_0 .net "sum_data", 3 0, L_0x61e2b42d1c30;  alias, 1 drivers
v0x61e2b42ce580_0 .net "sum_ready", 0 0, v0x61e2b42cf930_0;  1 drivers
v0x61e2b42ce620_0 .net "sum_up_data", 3 0, L_0x61e2b42d1030;  1 drivers
v0x61e2b42ce710_0 .net "sum_up_ready", 0 0, L_0x61e2b42d1630;  1 drivers
v0x61e2b42ce7b0_0 .net "sum_up_valid", 0 0, L_0x61e2b42d0e50;  1 drivers
v0x61e2b42ce880_0 .net "sum_valid", 0 0, L_0x61e2b42d1850;  alias, 1 drivers
L_0x61e2b42d1030 .arith/sum 4, L_0x61e2b42911a0, L_0x61e2b42d0950;
S_0x61e2b42c6860 .scope module, "fifo_a" "ff_fifo_wrapped_in_valid_ready" 4 32, 5 1 0, S_0x61e2b42c65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "up_valid";
    .port_info 3 /OUTPUT 1 "up_ready";
    .port_info 4 /INPUT 4 "up_data";
    .port_info 5 /OUTPUT 1 "down_valid";
    .port_info 6 /INPUT 1 "down_ready";
    .port_info 7 /OUTPUT 4 "down_data";
P_0x61e2b42abc30 .param/l "depth" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x61e2b42abc70 .param/l "width" 0 5 3, +C4<00000000000000000000000000000100>;
L_0x61e2b4297d10 .functor NOT 1, L_0x61e2b42d02d0, C4<0>, C4<0>, C4<0>;
L_0x61e2b4298a60 .functor AND 1, v0x61e2b42cedb0_0, L_0x61e2b4297d10, C4<1>, C4<1>;
L_0x61e2b4299100 .functor NOT 1, L_0x61e2b428b070, C4<0>, C4<0>, C4<0>;
L_0x61e2b4290450 .functor AND 1, L_0x61e2b4299100, L_0x61e2b42d13b0, C4<1>, C4<1>;
v0x61e2b42c7fd0_0 .net "clk", 0 0, v0x61e2b42cf2a0_0;  alias, 1 drivers
v0x61e2b42c8090_0 .net "down_data", 3 0, L_0x61e2b42911a0;  alias, 1 drivers
v0x61e2b42c8160_0 .net "down_ready", 0 0, L_0x61e2b42d13b0;  alias, 1 drivers
v0x61e2b42c8230_0 .net "down_valid", 0 0, L_0x61e2b4299100;  alias, 1 drivers
v0x61e2b42c82d0_0 .net "fifo_empty", 0 0, L_0x61e2b428b070;  1 drivers
v0x61e2b42c8370_0 .net "fifo_full", 0 0, L_0x61e2b42d02d0;  1 drivers
v0x61e2b42c8440_0 .net "fifo_pop", 0 0, L_0x61e2b4290450;  1 drivers
v0x61e2b42c8510_0 .net "fifo_push", 0 0, L_0x61e2b4298a60;  1 drivers
v0x61e2b42c85e0_0 .net "rst", 0 0, v0x61e2b42cf500_0;  alias, 1 drivers
v0x61e2b42c86b0_0 .net "up_data", 3 0, v0x61e2b42ceb30_0;  alias, 1 drivers
v0x61e2b42c8780_0 .net "up_ready", 0 0, L_0x61e2b4297d10;  alias, 1 drivers
v0x61e2b42c8820_0 .net "up_valid", 0 0, v0x61e2b42cedb0_0;  alias, 1 drivers
S_0x61e2b42c6b90 .scope module, "fifo" "flip_flop_fifo" 5 31, 6 1 0, S_0x61e2b42c6860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 4 "write_data";
    .port_info 5 /OUTPUT 4 "read_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x61e2b42c6d90 .param/l "depth" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x61e2b42c6dd0 .param/l "max_ptr" 1 6 19, +C4<11>;
P_0x61e2b42c6e10 .param/l "pointer_width" 1 6 18, +C4<00000000000000000000000000000010>;
P_0x61e2b42c6e50 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
L_0x61e2b42911a0 .functor BUFZ 4, L_0x61e2b42cfe00, C4<0000>, C4<0000>, C4<0000>;
L_0x61e2b4291840 .functor XNOR 1, v0x61e2b42c7d30_0, v0x61e2b42c78e0_0, C4<0>, C4<0>;
L_0x61e2b428b070 .functor AND 1, L_0x61e2b42d0030, L_0x61e2b4291840, C4<1>, C4<1>;
L_0x61e2b42d01c0 .functor XOR 1, v0x61e2b42c7d30_0, v0x61e2b42c78e0_0, C4<0>, C4<0>;
L_0x61e2b42d02d0 .functor AND 1, L_0x61e2b42d0030, L_0x61e2b42d01c0, C4<1>, C4<1>;
v0x61e2b4291340_0 .net *"_ivl_0", 3 0, L_0x61e2b42cfe00;  1 drivers
v0x61e2b4291410_0 .net *"_ivl_10", 0 0, L_0x61e2b4291840;  1 drivers
v0x61e2b4291960_0 .net *"_ivl_14", 0 0, L_0x61e2b42d01c0;  1 drivers
v0x61e2b428b210_0 .net *"_ivl_2", 3 0, L_0x61e2b42cfea0;  1 drivers
L_0x73777ddb7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61e2b428b310_0 .net *"_ivl_5", 1 0, L_0x73777ddb7018;  1 drivers
v0x61e2b42c72c0_0 .net "clk", 0 0, v0x61e2b42cf2a0_0;  alias, 1 drivers
v0x61e2b42c7380 .array "data", 3 0, 3 0;
v0x61e2b42c7440_0 .net "empty", 0 0, L_0x61e2b428b070;  alias, 1 drivers
v0x61e2b42c7500_0 .net "equal_ptrs", 0 0, L_0x61e2b42d0030;  1 drivers
v0x61e2b42c75c0_0 .net "full", 0 0, L_0x61e2b42d02d0;  alias, 1 drivers
v0x61e2b42c7680_0 .net "pop", 0 0, L_0x61e2b4290450;  alias, 1 drivers
v0x61e2b42c7740_0 .net "push", 0 0, L_0x61e2b4298a60;  alias, 1 drivers
v0x61e2b42c7800_0 .var "rd_ptr", 1 0;
v0x61e2b42c78e0_0 .var "rd_ptr_odd_circle", 0 0;
v0x61e2b42c79a0_0 .net "read_data", 3 0, L_0x61e2b42911a0;  alias, 1 drivers
v0x61e2b42c7a80_0 .net "rst", 0 0, v0x61e2b42cf500_0;  alias, 1 drivers
v0x61e2b42c7b40_0 .var "wr_ptr", 1 0;
v0x61e2b42c7d30_0 .var "wr_ptr_odd_circle", 0 0;
v0x61e2b42c7df0_0 .net "write_data", 3 0, v0x61e2b42ceb30_0;  alias, 1 drivers
E_0x61e2b425dca0 .event posedge, v0x61e2b42c72c0_0;
E_0x61e2b425da60 .event posedge, v0x61e2b42c7a80_0, v0x61e2b42c72c0_0;
L_0x61e2b42cfe00 .array/port v0x61e2b42c7380, L_0x61e2b42cfea0;
L_0x61e2b42cfea0 .concat [ 2 2 0 0], v0x61e2b42c7800_0, L_0x73777ddb7018;
L_0x61e2b42d0030 .cmp/eq 2, v0x61e2b42c7b40_0, v0x61e2b42c7800_0;
S_0x61e2b42c8960 .scope module, "fifo_b" "ff_fifo_wrapped_in_valid_ready" 4 56, 5 1 0, S_0x61e2b42c65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "up_valid";
    .port_info 3 /OUTPUT 1 "up_ready";
    .port_info 4 /INPUT 4 "up_data";
    .port_info 5 /OUTPUT 1 "down_valid";
    .port_info 6 /INPUT 1 "down_ready";
    .port_info 7 /OUTPUT 4 "down_data";
P_0x61e2b42a9aa0 .param/l "depth" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x61e2b42a9ae0 .param/l "width" 0 5 3, +C4<00000000000000000000000000000100>;
L_0x61e2b42d0390 .functor NOT 1, L_0x61e2b42d0d90, C4<0>, C4<0>, C4<0>;
L_0x61e2b42d0450 .functor AND 1, v0x61e2b42cf1b0_0, L_0x61e2b42d0390, C4<1>, C4<1>;
L_0x61e2b42d05a0 .functor NOT 1, L_0x61e2b42d0b70, C4<0>, C4<0>, C4<0>;
L_0x61e2b42d0660 .functor AND 1, L_0x61e2b42d05a0, L_0x61e2b42d1520, C4<1>, C4<1>;
v0x61e2b42ca540_0 .net "clk", 0 0, v0x61e2b42cf2a0_0;  alias, 1 drivers
v0x61e2b42ca600_0 .net "down_data", 3 0, L_0x61e2b42d0950;  alias, 1 drivers
v0x61e2b42ca6c0_0 .net "down_ready", 0 0, L_0x61e2b42d1520;  alias, 1 drivers
v0x61e2b42ca760_0 .net "down_valid", 0 0, L_0x61e2b42d05a0;  alias, 1 drivers
v0x61e2b42ca800_0 .net "fifo_empty", 0 0, L_0x61e2b42d0b70;  1 drivers
v0x61e2b42ca8a0_0 .net "fifo_full", 0 0, L_0x61e2b42d0d90;  1 drivers
v0x61e2b42ca940_0 .net "fifo_pop", 0 0, L_0x61e2b42d0660;  1 drivers
v0x61e2b42caa10_0 .net "fifo_push", 0 0, L_0x61e2b42d0450;  1 drivers
v0x61e2b42caae0_0 .net "rst", 0 0, v0x61e2b42cf500_0;  alias, 1 drivers
v0x61e2b42cab80_0 .net "up_data", 3 0, v0x61e2b42cefb0_0;  alias, 1 drivers
v0x61e2b42cac50_0 .net "up_ready", 0 0, L_0x61e2b42d0390;  alias, 1 drivers
v0x61e2b42cacf0_0 .net "up_valid", 0 0, v0x61e2b42cf1b0_0;  alias, 1 drivers
S_0x61e2b42c8d30 .scope module, "fifo" "flip_flop_fifo" 5 31, 6 1 0, S_0x61e2b42c8960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 4 "write_data";
    .port_info 5 /OUTPUT 4 "read_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x61e2b42c8f10 .param/l "depth" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x61e2b42c8f50 .param/l "max_ptr" 1 6 19, +C4<11>;
P_0x61e2b42c8f90 .param/l "pointer_width" 1 6 18, +C4<00000000000000000000000000000010>;
P_0x61e2b42c8fd0 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
L_0x61e2b42d0950 .functor BUFZ 4, L_0x61e2b42d0770, C4<0000>, C4<0000>, C4<0000>;
L_0x61e2b42d0b00 .functor XNOR 1, v0x61e2b42ca250_0, v0x61e2b42c9e20_0, C4<0>, C4<0>;
L_0x61e2b42d0b70 .functor AND 1, L_0x61e2b42d0a10, L_0x61e2b42d0b00, C4<1>, C4<1>;
L_0x61e2b42d0c80 .functor XOR 1, v0x61e2b42ca250_0, v0x61e2b42c9e20_0, C4<0>, C4<0>;
L_0x61e2b42d0d90 .functor AND 1, L_0x61e2b42d0a10, L_0x61e2b42d0c80, C4<1>, C4<1>;
v0x61e2b42c9350_0 .net *"_ivl_0", 3 0, L_0x61e2b42d0770;  1 drivers
v0x61e2b42c9430_0 .net *"_ivl_10", 0 0, L_0x61e2b42d0b00;  1 drivers
v0x61e2b42c94f0_0 .net *"_ivl_14", 0 0, L_0x61e2b42d0c80;  1 drivers
v0x61e2b42c95c0_0 .net *"_ivl_2", 3 0, L_0x61e2b42d0810;  1 drivers
L_0x73777ddb7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61e2b42c96a0_0 .net *"_ivl_5", 1 0, L_0x73777ddb7060;  1 drivers
v0x61e2b42c97d0_0 .net "clk", 0 0, v0x61e2b42cf2a0_0;  alias, 1 drivers
v0x61e2b42c98c0 .array "data", 3 0, 3 0;
v0x61e2b42c9980_0 .net "empty", 0 0, L_0x61e2b42d0b70;  alias, 1 drivers
v0x61e2b42c9a40_0 .net "equal_ptrs", 0 0, L_0x61e2b42d0a10;  1 drivers
v0x61e2b42c9b00_0 .net "full", 0 0, L_0x61e2b42d0d90;  alias, 1 drivers
v0x61e2b42c9bc0_0 .net "pop", 0 0, L_0x61e2b42d0660;  alias, 1 drivers
v0x61e2b42c9c80_0 .net "push", 0 0, L_0x61e2b42d0450;  alias, 1 drivers
v0x61e2b42c9d40_0 .var "rd_ptr", 1 0;
v0x61e2b42c9e20_0 .var "rd_ptr_odd_circle", 0 0;
v0x61e2b42c9ee0_0 .net "read_data", 3 0, L_0x61e2b42d0950;  alias, 1 drivers
v0x61e2b42c9fc0_0 .net "rst", 0 0, v0x61e2b42cf500_0;  alias, 1 drivers
v0x61e2b42ca060_0 .var "wr_ptr", 1 0;
v0x61e2b42ca250_0 .var "wr_ptr_odd_circle", 0 0;
v0x61e2b42ca310_0 .net "write_data", 3 0, v0x61e2b42cefb0_0;  alias, 1 drivers
L_0x61e2b42d0770 .array/port v0x61e2b42c98c0, L_0x61e2b42d0810;
L_0x61e2b42d0810 .concat [ 2 2 0 0], v0x61e2b42c9d40_0, L_0x73777ddb7060;
L_0x61e2b42d0a10 .cmp/eq 2, v0x61e2b42ca060_0, v0x61e2b42c9d40_0;
S_0x61e2b42cae50 .scope module, "fifo_sum" "ff_fifo_wrapped_in_valid_ready" 4 87, 5 1 0, S_0x61e2b42c65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "up_valid";
    .port_info 3 /OUTPUT 1 "up_ready";
    .port_info 4 /INPUT 4 "up_data";
    .port_info 5 /OUTPUT 1 "down_valid";
    .port_info 6 /INPUT 1 "down_ready";
    .port_info 7 /OUTPUT 4 "down_data";
P_0x61e2b42aa860 .param/l "depth" 0 5 3, +C4<00000000000000000000000000000100>;
P_0x61e2b42aa8a0 .param/l "width" 0 5 3, +C4<00000000000000000000000000000100>;
L_0x61e2b42d1630 .functor NOT 1, L_0x61e2b42d20b0, C4<0>, C4<0>, C4<0>;
L_0x61e2b42d1770 .functor AND 1, L_0x61e2b42d0e50, L_0x61e2b42d1630, C4<1>, C4<1>;
L_0x61e2b42d1850 .functor NOT 1, L_0x61e2b42d1e90, C4<0>, C4<0>, C4<0>;
L_0x61e2b42d1930 .functor AND 1, L_0x61e2b42d1850, v0x61e2b42cf930_0, C4<1>, C4<1>;
v0x61e2b42ccb50_0 .net "clk", 0 0, v0x61e2b42cf2a0_0;  alias, 1 drivers
v0x61e2b42ccc10_0 .net "down_data", 3 0, L_0x61e2b42d1c30;  alias, 1 drivers
v0x61e2b42cccd0_0 .net "down_ready", 0 0, v0x61e2b42cf930_0;  alias, 1 drivers
v0x61e2b42ccda0_0 .net "down_valid", 0 0, L_0x61e2b42d1850;  alias, 1 drivers
v0x61e2b42cce40_0 .net "fifo_empty", 0 0, L_0x61e2b42d1e90;  1 drivers
v0x61e2b42ccee0_0 .net "fifo_full", 0 0, L_0x61e2b42d20b0;  1 drivers
v0x61e2b42ccfb0_0 .net "fifo_pop", 0 0, L_0x61e2b42d1930;  1 drivers
v0x61e2b42cd080_0 .net "fifo_push", 0 0, L_0x61e2b42d1770;  1 drivers
v0x61e2b42cd150_0 .net "rst", 0 0, v0x61e2b42cf500_0;  alias, 1 drivers
v0x61e2b42cd1f0_0 .net "up_data", 3 0, L_0x61e2b42d1030;  alias, 1 drivers
v0x61e2b42cd2c0_0 .net "up_ready", 0 0, L_0x61e2b42d1630;  alias, 1 drivers
v0x61e2b42cd360_0 .net "up_valid", 0 0, L_0x61e2b42d0e50;  alias, 1 drivers
S_0x61e2b42cb2c0 .scope module, "fifo" "flip_flop_fifo" 5 31, 6 1 0, S_0x61e2b42cae50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 4 "write_data";
    .port_info 5 /OUTPUT 4 "read_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x61e2b42cb4a0 .param/l "depth" 0 6 3, +C4<00000000000000000000000000000100>;
P_0x61e2b42cb4e0 .param/l "max_ptr" 1 6 19, +C4<11>;
P_0x61e2b42cb520 .param/l "pointer_width" 1 6 18, +C4<00000000000000000000000000000010>;
P_0x61e2b42cb560 .param/l "width" 0 6 3, +C4<00000000000000000000000000000100>;
L_0x61e2b42d1c30 .functor BUFZ 4, L_0x61e2b42d1aa0, C4<0000>, C4<0000>, C4<0000>;
L_0x61e2b42d1e20 .functor XNOR 1, v0x61e2b42cc8b0_0, v0x61e2b42cc3f0_0, C4<0>, C4<0>;
L_0x61e2b42d1e90 .functor AND 1, L_0x61e2b42d1d30, L_0x61e2b42d1e20, C4<1>, C4<1>;
L_0x61e2b42d1fa0 .functor XOR 1, v0x61e2b42cc8b0_0, v0x61e2b42cc3f0_0, C4<0>, C4<0>;
L_0x61e2b42d20b0 .functor AND 1, L_0x61e2b42d1d30, L_0x61e2b42d1fa0, C4<1>, C4<1>;
v0x61e2b42cb8e0_0 .net *"_ivl_0", 3 0, L_0x61e2b42d1aa0;  1 drivers
v0x61e2b42cb9c0_0 .net *"_ivl_10", 0 0, L_0x61e2b42d1e20;  1 drivers
v0x61e2b42cba80_0 .net *"_ivl_14", 0 0, L_0x61e2b42d1fa0;  1 drivers
v0x61e2b42cbb50_0 .net *"_ivl_2", 3 0, L_0x61e2b42d1b40;  1 drivers
L_0x73777ddb70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61e2b42cbc30_0 .net *"_ivl_5", 1 0, L_0x73777ddb70a8;  1 drivers
v0x61e2b42cbd60_0 .net "clk", 0 0, v0x61e2b42cf2a0_0;  alias, 1 drivers
v0x61e2b42cbe00 .array "data", 3 0, 3 0;
v0x61e2b42cbec0_0 .net "empty", 0 0, L_0x61e2b42d1e90;  alias, 1 drivers
v0x61e2b42cbf80_0 .net "equal_ptrs", 0 0, L_0x61e2b42d1d30;  1 drivers
v0x61e2b42cc0d0_0 .net "full", 0 0, L_0x61e2b42d20b0;  alias, 1 drivers
v0x61e2b42cc190_0 .net "pop", 0 0, L_0x61e2b42d1930;  alias, 1 drivers
v0x61e2b42cc250_0 .net "push", 0 0, L_0x61e2b42d1770;  alias, 1 drivers
v0x61e2b42cc310_0 .var "rd_ptr", 1 0;
v0x61e2b42cc3f0_0 .var "rd_ptr_odd_circle", 0 0;
v0x61e2b42cc4b0_0 .net "read_data", 3 0, L_0x61e2b42d1c30;  alias, 1 drivers
v0x61e2b42cc590_0 .net "rst", 0 0, v0x61e2b42cf500_0;  alias, 1 drivers
v0x61e2b42cc6c0_0 .var "wr_ptr", 1 0;
v0x61e2b42cc8b0_0 .var "wr_ptr_odd_circle", 0 0;
v0x61e2b42cc970_0 .net "write_data", 3 0, L_0x61e2b42d1030;  alias, 1 drivers
L_0x61e2b42d1aa0 .array/port v0x61e2b42cbe00, L_0x61e2b42d1b40;
L_0x61e2b42d1b40 .concat [ 2 2 0 0], v0x61e2b42cc310_0, L_0x73777ddb70a8;
L_0x61e2b42d1d30 .cmp/eq 2, v0x61e2b42cc6c0_0, v0x61e2b42cc310_0;
    .scope S_0x61e2b42c6b90;
T_0 ;
    %wait E_0x61e2b425da60;
    %load/vec4 v0x61e2b42c7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42c7b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42c7d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61e2b42c7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x61e2b42c7b40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42c7b40_0, 0;
    %load/vec4 v0x61e2b42c7d30_0;
    %inv;
    %assign/vec4 v0x61e2b42c7d30_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x61e2b42c7b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x61e2b42c7b40_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61e2b42c6b90;
T_1 ;
    %wait E_0x61e2b425da60;
    %load/vec4 v0x61e2b42c7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42c7800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42c78e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61e2b42c7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x61e2b42c7800_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42c7800_0, 0;
    %load/vec4 v0x61e2b42c78e0_0;
    %inv;
    %assign/vec4 v0x61e2b42c78e0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x61e2b42c7800_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x61e2b42c7800_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61e2b42c6b90;
T_2 ;
    %wait E_0x61e2b425dca0;
    %load/vec4 v0x61e2b42c7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x61e2b42c7df0_0;
    %load/vec4 v0x61e2b42c7b40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e2b42c7380, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61e2b42c8d30;
T_3 ;
    %wait E_0x61e2b425da60;
    %load/vec4 v0x61e2b42c9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42ca060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42ca250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x61e2b42c9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x61e2b42ca060_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42ca060_0, 0;
    %load/vec4 v0x61e2b42ca250_0;
    %inv;
    %assign/vec4 v0x61e2b42ca250_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x61e2b42ca060_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x61e2b42ca060_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x61e2b42c8d30;
T_4 ;
    %wait E_0x61e2b425da60;
    %load/vec4 v0x61e2b42c9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42c9d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42c9e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x61e2b42c9bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x61e2b42c9d40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42c9d40_0, 0;
    %load/vec4 v0x61e2b42c9e20_0;
    %inv;
    %assign/vec4 v0x61e2b42c9e20_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x61e2b42c9d40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x61e2b42c9d40_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61e2b42c8d30;
T_5 ;
    %wait E_0x61e2b425dca0;
    %load/vec4 v0x61e2b42c9c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x61e2b42ca310_0;
    %load/vec4 v0x61e2b42ca060_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e2b42c98c0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61e2b42cb2c0;
T_6 ;
    %wait E_0x61e2b425da60;
    %load/vec4 v0x61e2b42cc590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42cc6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cc8b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x61e2b42cc250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x61e2b42cc6c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42cc6c0_0, 0;
    %load/vec4 v0x61e2b42cc8b0_0;
    %inv;
    %assign/vec4 v0x61e2b42cc8b0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x61e2b42cc6c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x61e2b42cc6c0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61e2b42cb2c0;
T_7 ;
    %wait E_0x61e2b425da60;
    %load/vec4 v0x61e2b42cc590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42cc310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cc3f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x61e2b42cc190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x61e2b42cc310_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61e2b42cc310_0, 0;
    %load/vec4 v0x61e2b42cc3f0_0;
    %inv;
    %assign/vec4 v0x61e2b42cc3f0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x61e2b42cc310_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x61e2b42cc310_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61e2b42cb2c0;
T_8 ;
    %wait E_0x61e2b425dca0;
    %load/vec4 v0x61e2b42cc250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x61e2b42cc970_0;
    %load/vec4 v0x61e2b42cc6c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e2b42cbe00, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61e2b4293a30;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e2b42cf340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e2b42cfb10_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x61e2b4293a30;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e2b42cf2a0_0, 0, 1;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x61e2b42cf2a0_0;
    %inv;
    %store/vec4 v0x61e2b42cf2a0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x61e2b4293a30;
T_11 ;
    %pushi/vec4 10000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$display", "Timeout!" {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x61e2b4293a30;
T_12 ;
    %wait E_0x61e2b425dca0;
    %vpi_call/w 3 60 "$write", "time %7d cycle %5d", $time, v0x61e2b42cf340_0 {0 0 0};
    %load/vec4 v0x61e2b42cf340_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x61e2b42cf340_0, 0;
    %load/vec4 v0x61e2b42cf500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call/w 3 63 "$write", " rst" {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 63 "$write", "    " {0 0 0};
T_12.1 ;
    %load/vec4 v0x61e2b42cedb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 3 65 "$write", " a_valid" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 65 "$write", "        " {0 0 0};
T_12.3 ;
    %load/vec4 v0x61e2b42cecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call/w 3 66 "$write", " a_ready" {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 66 "$write", "        " {0 0 0};
T_12.5 ;
    %load/vec4 v0x61e2b42cedb0_0;
    %load/vec4 v0x61e2b42cecc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %vpi_call/w 3 69 "$write", " %h", v0x61e2b42ceb30_0 {0 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 71 "$write", "  " {0 0 0};
T_12.7 ;
    %load/vec4 v0x61e2b42cf1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %vpi_call/w 3 73 "$write", " b_valid" {0 0 0};
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 73 "$write", "        " {0 0 0};
T_12.9 ;
    %load/vec4 v0x61e2b42cf110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %vpi_call/w 3 74 "$write", " b_ready" {0 0 0};
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 74 "$write", "        " {0 0 0};
T_12.11 ;
    %load/vec4 v0x61e2b42cf1b0_0;
    %load/vec4 v0x61e2b42cf110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %vpi_call/w 3 77 "$write", " %h", v0x61e2b42cefb0_0 {0 0 0};
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 79 "$write", "  " {0 0 0};
T_12.13 ;
    %load/vec4 v0x61e2b42cfa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %vpi_call/w 3 81 "$write", " sum_valid" {0 0 0};
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 81 "$write", "          " {0 0 0};
T_12.15 ;
    %load/vec4 v0x61e2b42cf930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %vpi_call/w 3 82 "$write", " sum_ready" {0 0 0};
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 82 "$write", "          " {0 0 0};
T_12.17 ;
    %load/vec4 v0x61e2b42cfa20_0;
    %load/vec4 v0x61e2b42cf930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %vpi_call/w 3 85 "$write", " %h", v0x61e2b42cf680_0 {0 0 0};
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 87 "$write", "  " {0 0 0};
T_12.19 ;
    %vpi_call/w 3 89 "$display" {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x61e2b4293a30;
T_13 ;
    %wait E_0x61e2b425dca0;
    %load/vec4 v0x61e2b42cf500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v0x61e2b42cebf0_0;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v0x61e2b42cf070_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e2b42cfb10_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x61e2b42cfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x61e2b42cedb0_0;
    %load/vec4 v0x61e2b42cecc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %ix/load 4, 0, 0;
    %load/vec4 v0x61e2b42ceb30_0;
    %store/qb/v v0x61e2b42cebf0_0, 4, 4;
T_13.4 ;
    %load/vec4 v0x61e2b42cf1b0_0;
    %load/vec4 v0x61e2b42cf110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %ix/load 4, 0, 0;
    %load/vec4 v0x61e2b42cefb0_0;
    %store/qb/v v0x61e2b42cf070_0, 4, 4;
T_13.6 ;
    %load/vec4 v0x61e2b42cfa20_0;
    %load/vec4 v0x61e2b42cf930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %vpi_func 3 125 "$size" 32, v0x61e2b42cebf0_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/1 T_13.12, 4;
    %flag_mov 8, 4;
    %vpi_func 3 125 "$size" 32, v0x61e2b42cf070_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_13.12;
    %jmp/0xz  T_13.10, 4;
    %vpi_call/w 3 127 "$display", "\012ERROR: unexpected sum %h", v0x61e2b42cf680_0 {0 0 0};
    %jmp T_13.11;
T_13.10 ;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x61e2b42cebf0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x61e2b42cf070_0;
    %add;
    %store/vec4 v0x61e2b42cf740_0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x61e2b42cebf0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x61e2b42cf070_0;
    %load/vec4 v0x61e2b42cf740_0;
    %load/vec4 v0x61e2b42cf680_0;
    %cmp/ne;
    %jmp/0xz  T_13.13, 6;
    %vpi_call/w 3 142 "$display", "\012ERROR: downstream data mismatch. Expected %h, actual %h", v0x61e2b42cf740_0, v0x61e2b42cf680_0 {0 0 0};
T_13.13 ;
T_13.11 ;
T_13.8 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x61e2b4293a30;
T_14 ;
    %vpi_func 3 156 "$size" 32, v0x61e2b42cebf0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 3 158 "$write", "\012ERROR: data is left sitting in the model a_queue:" {0 0 0};
    %fork t_1, S_0x61e2b4293230;
    %jmp t_0;
    .scope S_0x61e2b4293230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e2b42905f0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x61e2b42905f0_0;
    %vpi_func 3 160 "$size" 32, v0x61e2b42cebf0_0 {0 0 0};
    %cmp/s;
    %jmp/0xz T_14.3, 5;
    %vpi_func 3 161 "$size" 32, v0x61e2b42cebf0_0 {0 0 0};
    %load/vec4 v0x61e2b42905f0_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v0x61e2b42cebf0_0;
    %vpi_call/w 3 161 "$write", " %h", S<0,vec4,u4> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61e2b42905f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x61e2b42905f0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x61e2b4293a30;
t_0 %join;
    %vpi_call/w 3 163 "$display" {0 0 0};
T_14.0 ;
    %vpi_func 3 166 "$size" 32, v0x61e2b42cf070_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %vpi_call/w 3 168 "$write", "\012ERROR: data is left sitting in the model b_queue:" {0 0 0};
    %fork t_3, S_0x61e2b42c63c0;
    %jmp t_2;
    .scope S_0x61e2b42c63c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e2b42906f0_0, 0, 32;
T_14.6 ;
    %load/vec4 v0x61e2b42906f0_0;
    %vpi_func 3 170 "$size" 32, v0x61e2b42cf070_0 {0 0 0};
    %cmp/s;
    %jmp/0xz T_14.7, 5;
    %vpi_func 3 171 "$size" 32, v0x61e2b42cf070_0 {0 0 0};
    %load/vec4 v0x61e2b42906f0_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v0x61e2b42cf070_0;
    %vpi_call/w 3 171 "$write", " %h", S<0,vec4,u4> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61e2b42906f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x61e2b42906f0_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %end;
    .scope S_0x61e2b4293a30;
t_2 %join;
    %vpi_call/w 3 173 "$display" {0 0 0};
T_14.4 ;
    %end;
    .thread T_14, $final;
    .scope S_0x61e2b4293a30;
T_15 ;
    %wait E_0x61e2b425dca0;
    %load/vec4 v0x61e2b42cf500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x61e2b42cf420_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x61e2b42cea30_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x61e2b42ceef0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x61e2b42cf5a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x61e2b42cf420_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x61e2b42cf420_0, 0;
    %load/vec4 v0x61e2b42cedb0_0;
    %load/vec4 v0x61e2b42cecc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x61e2b42cea30_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x61e2b42cea30_0, 0;
T_15.2 ;
    %load/vec4 v0x61e2b42cf1b0_0;
    %load/vec4 v0x61e2b42cf110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x61e2b42ceef0_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x61e2b42ceef0_0, 0;
T_15.4 ;
    %load/vec4 v0x61e2b42cfa20_0;
    %load/vec4 v0x61e2b42cf930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x61e2b42cf5a0_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x61e2b42cf5a0_0, 0;
T_15.6 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x61e2b4293a30;
T_16 ;
    %vpi_call/w 3 203 "$display", "\012\012number of sum transfers : %0d per %0d cycles", v0x61e2b42cf5a0_0, v0x61e2b42cf420_0 {0 0 0};
    %load/vec4 v0x61e2b42cea30_0;
    %load/vec4 v0x61e2b42ceef0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x61e2b42cea30_0;
    %load/vec4 v0x61e2b42cf5a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 3 207 "$display", "\012ERROR: number of transfers do not match: a: %0d b: %0s sum %0d", v0x61e2b42cea30_0, v0x61e2b42ceef0_0, v0x61e2b42cf5a0_0 {0 0 0};
T_16.0 ;
    %end;
    .thread T_16, $final;
    .scope S_0x61e2b4293a30;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cedb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cf1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cf930_0, 0;
    %pushi/vec4 3, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cf500_0, 0;
    %pushi/vec4 3, 0, 32;
T_17.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.3, 5;
    %jmp/1 T_17.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_17.2;
T_17.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cf500_0, 0;
    %vpi_call/w 3 242 "$display", "*** Run back-to-back" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cedb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cf930_0, 0;
    %pushi/vec4 20, 0, 32;
T_17.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.5, 5;
    %jmp/1 T_17.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_17.4;
T_17.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 250 "$display", "*** Supplying only \042a\042" {0 0 0};
T_17.6 ;
    %load/vec4 v0x61e2b42cf110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_17.7, 8;
    %wait E_0x61e2b425dca0;
    %jmp T_17.6;
T_17.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cf1b0_0, 0;
    %pushi/vec4 20, 0, 32;
T_17.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.9, 5;
    %jmp/1 T_17.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_17.8;
T_17.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 261 "$display", "*** Supplying only \042b\042" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cf1b0_0, 0;
T_17.10 ;
    %load/vec4 v0x61e2b42cecc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_17.11, 8;
    %wait E_0x61e2b425dca0;
    %jmp T_17.10;
T_17.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cedb0_0, 0;
    %pushi/vec4 20, 0, 32;
T_17.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.13, 5;
    %jmp/1 T_17.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_17.12;
T_17.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 274 "$display", "*** Applying backpressure" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cedb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cf1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cf930_0, 0;
    %pushi/vec4 20, 0, 32;
T_17.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.15, 5;
    %jmp/1 T_17.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_17.14;
T_17.15 ;
    %pop/vec4 1;
    %vpi_call/w 3 282 "$display", "*** Random" {0 0 0};
T_17.16 ;
    %load/vec4 v0x61e2b42cf5a0_0;
    %cmpi/ne 100, 0, 33;
    %jmp/0xz T_17.17, 4;
    %load/vec4 v0x61e2b42cea30_0;
    %cmpi/u 100, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz  T_17.18, 5;
    %jmp T_17.19;
T_17.18 ;
    %vpi_call/w 3 287 "$error" {0 0 0};
T_17.19 ;
    %load/vec4 v0x61e2b42cea30_0;
    %pushi/vec4 100, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61e2b42cea30_0;
    %pushi/vec4 99, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61e2b42cedb0_0;
    %and;
    %load/vec4 v0x61e2b42cecc0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cedb0_0, 0;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x61e2b42cedb0_0;
    %inv;
    %load/vec4 v0x61e2b42cecc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %vpi_func 3 296 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x61e2b42cedb0_0, 0;
T_17.22 ;
T_17.21 ;
    %load/vec4 v0x61e2b42ceef0_0;
    %cmpi/u 100, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz  T_17.24, 5;
    %jmp T_17.25;
T_17.24 ;
    %vpi_call/w 3 300 "$error" {0 0 0};
T_17.25 ;
    %load/vec4 v0x61e2b42ceef0_0;
    %pushi/vec4 100, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61e2b42ceef0_0;
    %pushi/vec4 99, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x61e2b42cf1b0_0;
    %and;
    %load/vec4 v0x61e2b42cf110_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61e2b42cf1b0_0, 0;
    %jmp T_17.27;
T_17.26 ;
    %load/vec4 v0x61e2b42cf1b0_0;
    %inv;
    %load/vec4 v0x61e2b42cf110_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.28, 8;
    %vpi_func 3 309 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x61e2b42cf1b0_0, 0;
T_17.28 ;
T_17.27 ;
    %vpi_func 3 312 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x61e2b42cf930_0, 0;
    %wait E_0x61e2b425dca0;
    %jmp T_17.16;
T_17.17 ;
    %vpi_call/w 3 317 "$display", "*** Draining the results" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61e2b42cf930_0, 0;
    %pushi/vec4 11, 0, 32;
T_17.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.31, 5;
    %jmp/1 T_17.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61e2b425dca0;
    %jmp T_17.30;
T_17.31 ;
    %pop/vec4 1;
    %vpi_call/w 3 322 "$display", "%s PASS", "./tb.sv" {0 0 0};
    %vpi_call/w 3 323 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x61e2b4293a30;
T_18 ;
    %wait E_0x61e2b425dca0;
    %load/vec4 v0x61e2b42cf500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61e2b42ceb30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x61e2b42cedb0_0;
    %load/vec4 v0x61e2b42cecc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %vpi_func 3 333 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %assign/vec4 v0x61e2b42ceb30_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x61e2b4293a30;
T_19 ;
    %wait E_0x61e2b425dca0;
    %load/vec4 v0x61e2b42cf500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x61e2b42cefb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x61e2b42cf1b0_0;
    %load/vec4 v0x61e2b42cf110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %vpi_func 3 339 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %assign/vec4 v0x61e2b42cefb0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./tb.sv";
    "./a_plus_b_using_fifos.sv";
    "./ff_fifo_wrapped_in_valid_ready.sv";
    "./flip_flop_fifo.sv";
