
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.88

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.52 source latency rd_ptr[4]$_DFFE_PN0P_/CLK ^
  -0.51 target latency mem[4][0]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_valid$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net34 (net)
                  0.08    0.00    0.74 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    19    0.10    0.19    0.22    0.96 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.19    0.00    0.96 ^ rd_valid$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.96   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.22    0.52 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_5_0_clk (net)
                  0.06    0.00    0.52 ^ rd_valid$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.52   clock reconvergence pessimism
                          0.37    0.89   library removal time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: wr_data[1] (input port clocked by core_clock)
Endpoint: mem[14][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wr_data[1] (in)
                                         wr_data[1] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__buf_4)
    16    0.06    0.17    0.19    0.39 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                         net4 (net)
                  0.17    0.00    0.39 ^ mem[14][1]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.07    0.22    0.52 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.52 ^ mem[14][1]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.52   clock reconvergence pessimism
                         -0.14    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net34 (net)
                  0.08    0.00    0.74 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    19    0.10    0.19    0.22    0.96 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.19    0.00    0.97 ^ wr_ptr[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.22    5.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    5.52 ^ wr_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.52   clock reconvergence pessimism
                          0.18    5.69   library recovery time
                                  5.69   data required time
-----------------------------------------------------------------------------
                                  5.69   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.22    0.52 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.52 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.11    0.38    0.90 ^ rd_ptr[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[1] (net)
                  0.11    0.00    0.90 ^ _205_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.24    1.14 ^ _205_/X (sky130_fd_sc_hd__buf_4)
                                         _061_ (net)
                  0.19    0.00    1.14 ^ _206_/A (sky130_fd_sc_hd__clkinvlp_4)
     3    0.02    0.13    0.19    1.33 v _206_/Y (sky130_fd_sc_hd__clkinvlp_4)
                                         _136_ (net)
                  0.13    0.00    1.33 v _313_/A (sky130_fd_sc_hd__fa_2)
     6    0.02    0.11    0.54    1.86 v _313_/SUM (sky130_fd_sc_hd__fa_2)
                                         net17 (net)
                  0.11    0.00    1.86 v _172_/B (sky130_fd_sc_hd__nor3b_1)
     1    0.01    0.23    0.25    2.11 ^ _172_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _048_ (net)
                  0.23    0.00    2.11 ^ _173_/D (sky130_fd_sc_hd__nand4b_2)
     2    0.01    0.14    0.18    2.30 v _173_/Y (sky130_fd_sc_hd__nand4b_2)
                                         _049_ (net)
                  0.14    0.00    2.30 v _174_/A2 (sky130_fd_sc_hd__a211oi_4)
     6    0.04    0.48    0.51    2.81 ^ _174_/Y (sky130_fd_sc_hd__a211oi_4)
                                         net15 (net)
                  0.48    0.00    2.81 ^ output14/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.12    2.92 ^ output14/X (sky130_fd_sc_hd__clkbuf_1)
                                         full (net)
                  0.03    0.00    2.92 ^ full (out)
                                  2.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net34 (net)
                  0.08    0.00    0.74 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    19    0.10    0.19    0.22    0.96 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.19    0.00    0.97 ^ wr_ptr[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.22    5.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.06    0.00    5.52 ^ wr_ptr[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.52   clock reconvergence pessimism
                          0.18    5.69   library recovery time
                                  5.69   data required time
-----------------------------------------------------------------------------
                                  5.69   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)


Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.22    0.52 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.06    0.00    0.52 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.11    0.38    0.90 ^ rd_ptr[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         rd_ptr[1] (net)
                  0.11    0.00    0.90 ^ _205_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.19    0.24    1.14 ^ _205_/X (sky130_fd_sc_hd__buf_4)
                                         _061_ (net)
                  0.19    0.00    1.14 ^ _206_/A (sky130_fd_sc_hd__clkinvlp_4)
     3    0.02    0.13    0.19    1.33 v _206_/Y (sky130_fd_sc_hd__clkinvlp_4)
                                         _136_ (net)
                  0.13    0.00    1.33 v _313_/A (sky130_fd_sc_hd__fa_2)
     6    0.02    0.11    0.54    1.86 v _313_/SUM (sky130_fd_sc_hd__fa_2)
                                         net17 (net)
                  0.11    0.00    1.86 v _172_/B (sky130_fd_sc_hd__nor3b_1)
     1    0.01    0.23    0.25    2.11 ^ _172_/Y (sky130_fd_sc_hd__nor3b_1)
                                         _048_ (net)
                  0.23    0.00    2.11 ^ _173_/D (sky130_fd_sc_hd__nand4b_2)
     2    0.01    0.14    0.18    2.30 v _173_/Y (sky130_fd_sc_hd__nand4b_2)
                                         _049_ (net)
                  0.14    0.00    2.30 v _174_/A2 (sky130_fd_sc_hd__a211oi_4)
     6    0.04    0.48    0.51    2.81 ^ _174_/Y (sky130_fd_sc_hd__a211oi_4)
                                         net15 (net)
                  0.48    0.00    2.81 ^ output14/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.12    2.92 ^ output14/X (sky130_fd_sc_hd__clkbuf_1)
                                         full (net)
                  0.03    0.00    2.92 ^ full (out)
                                  2.92   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  1.88   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.7400333285331726

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4888180494308472

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4971

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.01806928589940071

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8577

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.52 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ rd_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.90 ^ rd_ptr[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.24    1.14 ^ _205_/X (sky130_fd_sc_hd__buf_4)
   0.19    1.33 v _206_/Y (sky130_fd_sc_hd__clkinvlp_4)
   0.54    1.86 v _313_/SUM (sky130_fd_sc_hd__fa_2)
   0.25    2.11 ^ _172_/Y (sky130_fd_sc_hd__nor3b_1)
   0.18    2.30 v _173_/Y (sky130_fd_sc_hd__nand4b_2)
   0.51    2.81 ^ _174_/Y (sky130_fd_sc_hd__a211oi_4)
   0.15    2.96 v _181_/Y (sky130_fd_sc_hd__nor2b_2)
   0.18    3.14 v _187_/X (sky130_fd_sc_hd__buf_6)
   0.22    3.36 v _197_/X (sky130_fd_sc_hd__and3_4)
   0.00    3.36 v mem[10][7]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.36   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.30    5.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    5.51 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.52 ^ mem[10][7]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.52   clock reconvergence pessimism
  -0.25    5.27   library setup time
           5.27   data required time
---------------------------------------------------------
           5.27   data required time
          -3.36   data arrival time
---------------------------------------------------------
           1.91   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.89 ^ wr_ptr[4]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.97 v _302_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.97 v wr_ptr[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.97   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.30    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.22    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.52   clock reconvergence pessimism
  -0.04    0.48   library hold time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -0.97   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.5188

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5188

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.9235

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
1.8765

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
64.186762

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-03   1.15e-04   1.37e-09   1.66e-03  35.7%
Combinational          7.78e-04   9.18e-04   9.02e-10   1.70e-03  36.4%
Clock                  7.81e-04   5.16e-04   3.01e-10   1.30e-03  27.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.10e-03   1.55e-03   2.57e-09   4.65e-03 100.0%
                          66.7%      33.3%       0.0%
