// Seed: 1004565913
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assert property (-1'b0);
  wire id_26;
  wire id_27;
  wire id_28;
  assign id_22 = -1;
  wire id_29;
  id_30(
      id_11, 1'b0, $realtime
  );
  assign id_18 = id_19;
  id_31(
      .id_0(), .id_1(), .id_2(id_20), .id_3($realtime), .id_4(-1), .id_5()
  ); id_32(
      1, {1 & $realtime, 1}
  );
  wire id_33;
  specify
    (id_34 + => id_35) = (id_1  : $realtime : id_33, -1  : id_10  : 1);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_32;
  module_0 modCall_1 (
      id_4,
      id_32,
      id_11,
      id_27,
      id_9,
      id_5,
      id_28,
      id_2,
      id_25,
      id_12,
      id_27,
      id_11,
      id_1,
      id_5,
      id_8,
      id_12,
      id_5,
      id_27,
      id_25,
      id_15,
      id_28,
      id_5,
      id_27,
      id_26,
      id_11
  );
  wire id_33, id_34, id_35;
  real id_36;
  assign id_2 = 1'h0;
endmodule
