****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:19:46 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_attn_cont_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0133     -0.0133

  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)                            0.0170      0.9300    0.0000     -0.0133 r    (56.73,18.00)     s, n
  i_img2_jtag_attn_cont_reg_reg_3_/Q (EDFCNQD1BWP16P90CPD)                             0.0053      0.9120    0.0386      0.0254 f    (56.48,18.00)     s, n
  i_img2_jtag_attn_cont_reg_3_ (net)                                1      0.0009
  U531/A2 (AOI22D1BWP16P90CPD)                                                         0.0053      0.9300    0.0000      0.0254 f    (55.78,16.94)
  U531/ZN (AOI22D1BWP16P90CPD)                                                         0.0079      0.9120    0.0072      0.0326 r    (55.91,16.86)
  n253 (net)                                                        1      0.0011
  U532/B (IOAI21D1BWP16P90CPD)                                                         0.0079      0.9300    0.0001      0.0327 r    (56.86,19.79)
  U532/ZN (IOAI21D1BWP16P90CPD)                                                        0.0070      0.9120    0.0069      0.0396 f    (57.00,19.74)
  n111 (net)                                                        1      0.0009
  i_img2_jtag_attn_cont_shift_reg_reg_3_/D (DFCNQD1BWP16P90CPD)                        0.0070      0.9300    0.0000      0.0396 f    (55.96,18.54)     s, n
  data arrival time                                                                                                      0.0396

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0060     -0.0060
  clock reconvergence pessimism                                                                             -0.0072     -0.0132
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)                       0.0170      1.0700    0.0000     -0.0132 r    (57.63,18.58)     s, n
  clock uncertainty                                                                                          0.0430      0.0298
  library hold time                                                                                1.0000    0.0098      0.0396
  data required time                                                                                                     0.0396
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0396
  data arrival time                                                                                                     -0.0396
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                      -0.0000



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  tdi (in)                                                                             0.0040      0.9120    0.0009      0.5009 f    (61.75,13.65)
  tdi (net)                                                         1      0.0012
  FTB_1__39/I (BUFFD1BWP16P90CPD)                                                      0.0040      0.9300    0.0001      0.5009 f    (58.94,12.82)     s
  FTB_1__39/Z (BUFFD1BWP16P90CPD)                                                      0.0335      0.9120    0.0241      0.5251 f    (59.09,12.82)     s
  aps_rename_1_ (net)                                               7      0.0118
  FTB_2__40/I (BUFFD12BWP16P90CPDULVT)                                                 0.0335      0.9300    0.0006      0.5257 f    (59.20,18.58)     s
  FTB_2__40/Z (BUFFD12BWP16P90CPDULVT)                                                 0.0193      0.9120    0.0203      0.5460 f    (59.99,18.58)     s
  dbg_datm_si[0] (net)                                              1      0.1005
  dbg_datm_si[0] (out)                                                                 0.0195      0.9300    0.0029      0.5489 f    (61.75,17.01)
  data arrival time                                                                                                      0.5489

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0430      0.0430
  output external delay                                                                                     -0.5000     -0.4570
  data required time                                                                                                    -0.4570
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4570
  data arrival time                                                                                                     -0.5489
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            1.0060



  Startpoint: dbg_rstatn[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  input external delay                                                                                       0.5000      0.5000

  dbg_rstatn[0] (in)                                                                   0.0042      0.9120    0.0011      0.5011 f    (61.75,15.33)
  dbg_rstatn[0] (net)                                               1      0.0016
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                         0.0042      0.9300    0.0001      0.5012 f    (56.14,16.24)     s, n
  data arrival time                                                                                                      0.5012

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0068     -0.0068
  clock reconvergence pessimism                                                                             -0.0000     -0.0068
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                        0.0167      1.0700    0.0000     -0.0068 r    (57.81,16.27)     s, n
  clock uncertainty                                                                                          0.0430      0.0362
  library hold time                                                                                1.0000    0.0106      0.0469
  data required time                                                                                                     0.0469
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     0.0469
  data arrival time                                                                                                     -0.5012
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.4543



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                          Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (propagated)                                                                          -0.0132     -0.0132

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                        0.0171      0.9300    0.0000     -0.0132 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                         0.0130      0.9120    0.0323      0.0191 r    (56.30,21.46)     s, n
  n414 (net)                                                        2      0.0041
  BUFT_RR_56/I (BUFFD12BWP16P90CPDULVT)                                                0.0130      0.9300    0.0002      0.0193 r    (58.03,19.15)
  BUFT_RR_56/Z (BUFFD12BWP16P90CPDULVT)                                                0.0202      0.9120    0.0180      0.0373 r    (58.82,19.15)
  dbg_resetn_flevel[0] (net)                                        1      0.1008
  dbg_resetn_flevel[0] (out)                                                           0.0207      0.9300    0.0040      0.0413 r    (61.75,16.77)
  data arrival time                                                                                                      0.0413

  clock clock (rise edge)                                                                                    0.0000      0.0000
  clock network delay (ideal)                                                                                0.0000      0.0000
  clock reconvergence pessimism                                                                             -0.0000      0.0000
  clock uncertainty                                                                                          0.0430      0.0430
  output external delay                                                                                     -0.5000     -0.4570
  data required time                                                                                                    -0.4570
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    -0.4570
  data arrival time                                                                                                     -0.0413
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                            0.4983



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_59_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_58_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0080     -0.0080

  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0175      0.9300    0.0000     -0.0080 r    (42.24,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0071      0.9420    0.0547      0.0467 f    (41.99,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[59] (net)                               1      0.0008
  APSHOLD_101/I (CKBD1BWP16P90CPD)                                                          0.0071      0.9300    0.0001      0.0468 f    (41.30,24.91)
  APSHOLD_101/Z (CKBD1BWP16P90CPD)                                                          0.0086      0.9420    0.0170      0.0638 f    (41.45,24.91)
  APSHOLD_net_50 (net)                                                   1      0.0006
  U353/A1 (CKOR2D2BWP16P90CPD)                                                              0.0086      0.9300    0.0001      0.0638 f    (41.65,25.44)
  U353/Z (CKOR2D2BWP16P90CPD)                                                               0.0105      0.9420    0.0276      0.0914 f    (42.03,25.49)
  n363 (net)                                                             1      0.0011
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/D (DFCNQD1BWP16P90CPDILVT)                         0.0105      0.9300    0.0002      0.0916 f    (41.56,28.40)     s, n
  data arrival time                                                                                                           0.0916

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0002     -0.0002
  clock reconvergence pessimism                                                                                  -0.0072     -0.0074
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0175      1.0700    0.0000     -0.0074 r    (43.23,28.37)     s, n
  clock uncertainty                                                                                               0.0530      0.0456
  library hold time                                                                                     1.0000    0.0142      0.0597
  data required time                                                                                                          0.0598
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0598
  data arrival time                                                                                                          -0.0916
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0318



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0079      0.9420    0.0016      0.5016 r    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__39/I (BUFFD1BWP16P90CPD)                                                           0.0079      0.9300    0.0002      0.5018 r    (58.94,12.82)     s
  FTB_1__39/Z (BUFFD1BWP16P90CPD)                                                           0.0583      0.9420    0.0428      0.5446 r    (59.09,12.82)     s
  aps_rename_1_ (net)                                                    7      0.0116
  FTB_2__40/I (BUFFD12BWP16P90CPDULVT)                                                      0.0585      0.9300    0.0016      0.5462 r    (59.20,18.58)     s
  FTB_2__40/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0306      0.9420    0.0351      0.5812 r    (59.99,18.58)     s
  dbg_datm_si[0] (net)                                                   1      0.1004
  dbg_datm_si[0] (out)                                                                      0.0364      0.9300    0.0151      0.5963 r    (61.75,17.01)
  data arrival time                                                                                                           0.5963

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.5963
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0433



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0547      0.9420    0.0198      0.5198 r    (61.75,11.49)
  trstn (net)                                                           26      0.0387
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0678      0.9300    0.0109      0.5306 r    (53.11,11.61)     s, n
  data arrival time                                                                                                           0.5306

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0113     -0.0113
  clock reconvergence pessimism                                                                                  -0.0000     -0.0113
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0268      1.0700    0.0000     -0.0113 r    (53.94,11.66)     s, n
  clock uncertainty                                                                                               0.0530      0.0417
  library hold time                                                                                     1.0000    0.0599      0.1016
  data required time                                                                                                          0.1016
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.1016
  data arrival time                                                                                                          -0.5306
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4290



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0160     -0.0160

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0261      0.9300    0.0000     -0.0160 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0218      0.9420    0.0618      0.0458 r    (56.30,21.46)     s, n
  n414 (net)                                                             2      0.0040
  BUFT_RR_56/I (BUFFD12BWP16P90CPDULVT)                                                     0.0218      0.9300    0.0008      0.0466 r    (58.03,19.15)
  BUFT_RR_56/Z (BUFFD12BWP16P90CPDULVT)                                                     0.0301      0.9420    0.0292      0.0758 r    (58.82,19.15)
  dbg_resetn_flevel[0] (net)                                             1      0.1007
  dbg_resetn_flevel[0] (out)                                                                0.0384      0.9300    0.0173      0.0931 r    (61.75,16.77)
  data arrival time                                                                                                           0.0931

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.0931
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5401



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_59_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_58_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0055     -0.0055

  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0129      0.9300    0.0000     -0.0055 r    (42.24,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_59_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0056      0.9270    0.0385      0.0330 f    (41.99,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[59] (net)                               1      0.0008
  APSHOLD_101/I (CKBD1BWP16P90CPD)                                                          0.0056      0.9300    0.0001      0.0330 f    (41.30,24.91)
  APSHOLD_101/Z (CKBD1BWP16P90CPD)                                                          0.0056      0.9270    0.0111      0.0442 f    (41.45,24.91)
  APSHOLD_net_50 (net)                                                   1      0.0006
  U353/A1 (CKOR2D2BWP16P90CPD)                                                              0.0056      0.9300    0.0000      0.0442 f    (41.65,25.44)
  U353/Z (CKOR2D2BWP16P90CPD)                                                               0.0073      0.9270    0.0177      0.0619 f    (42.03,25.49)
  n363 (net)                                                             1      0.0011
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/D (DFCNQD1BWP16P90CPDILVT)                         0.0073      0.9300    0.0001      0.0620 f    (41.56,28.40)     s, n
  data arrival time                                                                                                           0.0620

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0004     -0.0004
  clock reconvergence pessimism                                                                                  -0.0048     -0.0052
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0129      1.0700    0.0000     -0.0052 r    (43.23,28.37)     s, n
  clock uncertainty                                                                                               0.0480      0.0428
  library hold time                                                                                     1.0000    0.0095      0.0522
  data required time                                                                                                          0.0523
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0523
  data arrival time                                                                                                          -0.0620
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0097



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0056      0.9270    0.0012      0.5012 r    (61.75,13.65)
  tdi (net)                                                              1      0.0012
  FTB_1__39/I (BUFFD1BWP16P90CPD)                                                           0.0056      0.9300    0.0001      0.5013 r    (58.94,12.82)     s
  FTB_1__39/Z (BUFFD1BWP16P90CPD)                                                           0.0431      0.9270    0.0306      0.5319 r    (59.09,12.82)     s
  aps_rename_1_ (net)                                                    7      0.0118
  FTB_2__40/I (BUFFD12BWP16P90CPDULVT)                                                      0.0432      0.9300    0.0010      0.5329 r    (59.20,18.58)     s
  FTB_2__40/Z (BUFFD12BWP16P90CPDULVT)                                                      0.0251      0.9270    0.0272      0.5601 r    (59.99,18.58)     s
  dbg_datm_si[0] (net)                                                   1      0.1004
  dbg_datm_si[0] (out)                                                                      0.0270      0.9300    0.0080      0.5681 r    (61.75,17.01)
  data arrival time                                                                                                           0.5681

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5681
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0201



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0404      0.9270    0.0148      0.5148 r    (61.75,11.49)
  trstn (net)                                                           26      0.0389
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0491      0.9300    0.0074      0.5222 r    (53.11,11.61)     s, n
  data arrival time                                                                                                           0.5222

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0074     -0.0074
  clock reconvergence pessimism                                                                                  -0.0000     -0.0074
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0213      1.0700    0.0000     -0.0074 r    (53.94,11.66)     s, n
  clock uncertainty                                                                                               0.0480      0.0406
  library hold time                                                                                     1.0000    0.0373      0.0778
  data required time                                                                                                          0.0778
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0778
  data arrival time                                                                                                          -0.5222
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4444



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0116     -0.0116

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0210      0.9300    0.0000     -0.0116 r    (56.55,21.46)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0168      0.9270    0.0444      0.0328 r    (56.30,21.46)     s, n
  n414 (net)                                                             2      0.0041
  BUFT_RR_56/I (BUFFD12BWP16P90CPDULVT)                                                     0.0168      0.9300    0.0005      0.0333 r    (58.03,19.15)
  BUFT_RR_56/Z (BUFFD12BWP16P90CPDULVT)                                                     0.0248      0.9270    0.0231      0.0564 r    (58.82,19.15)
  dbg_resetn_flevel[0] (net)                                             1      0.1008
  dbg_resetn_flevel[0] (out)                                                                0.0276      0.9300    0.0097      0.0661 r    (61.75,16.77)
  data arrival time                                                                                                           0.0661

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0661
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5181


1
