{"vcs1":{"timestamp_begin":1730360184.494136361, "rt":1.92, "ut":0.33, "st":0.30}}
{"vcselab":{"timestamp_begin":1730360186.511164999, "rt":1.67, "ut":0.26, "st":0.22}}
{"link":{"timestamp_begin":1730360188.269895020, "rt":0.36, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730360183.691781827}
{"VCS_COMP_START_TIME": 1730360183.691781827}
{"VCS_COMP_END_TIME": 1730360190.566521301}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331068}}
{"stitch_vcselab": {"peak_mem": 231552}}
