{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547173982961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547173982962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 10:33:02 2019 " "Processing started: Fri Jan 11 10:33:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547173982962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547173982962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547173982962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1547173983913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_sim " "Found entity 1: sc_computer_sim" {  } { { "sc_computer_sim.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/sc_computer_sim.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file source/in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "source/in_port.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "source/clock_and_mem_clock.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "source/io_output.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984032 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "source/sc_instmen.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "source/sc_datamem.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "source/sc_cpu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_module " "Found entity 1: sc_computer_module" {  } { { "source/sc_computer.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "source/dffe32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "source/dff32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "source/cla32.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 2 2 " "Found 2 design units, including 2 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984092 ""} { "Info" "ISGN_ENTITY_NAME" "2 even7 " "Found entity 2: even7" {  } { { "source/alu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "source/sc_computer.bdf" "" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_even.v 2 2 " "Found 2 design units, including 2 entities, in source file source/out_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_even " "Found entity 1: out_even" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984098 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg_even " "Found entity 2: sevenseg_even" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984098 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1547173984101 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "source/sevenseg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173984101 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed out_even.v(19) " "Verilog HDL Port Declaration warning at out_even.v(19): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1547173984102 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments out_even.v(18) " "HDL info at out_even.v(18): see declaration for object \"ledsegments\"" {  } { { "source/out_even.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_even.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173984102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sc_computer " "Elaborating entity \"sc_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547173984457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:inst7 " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:inst7\"" {  } { { "source/sc_computer.bdf" "inst7" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { { 432 824 992 512 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547173984460 "|sc_computer|out_port_seg:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547173984460 "|sc_computer|out_port_seg:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:inst7\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:inst7\|sevenseg:display_1\"" {  } { { "source/out_port_seg.v" "display_1" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer_module sc_computer_module:inst " "Elaborating entity \"sc_computer_module\" for hierarchy \"sc_computer_module:inst\"" {  } { { "source/sc_computer.bdf" "inst" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { { 216 544 776 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_computer_module:inst\|sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\"" {  } { { "source/sc_computer.v" "cpu" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_computer_module:inst\|sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|dff32:ip\"" {  } { { "source/sc_cpu.v" "ip" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\"" {  } { { "source/sc_cpu.v" "cu" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_computer_module:inst\|sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "source/sc_cpu.v" "alu_b" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_computer_module:inst\|sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "source/sc_cpu.v" "reg_wn" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_computer_module:inst\|sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "source/sc_cpu.v" "nextpc" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\"" {  } { { "source/sc_cpu.v" "rf" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit\"" {  } { { "source/sc_cpu.v" "al_unit" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984500 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "even alu.v(24) " "Verilog HDL Always Construct warning at alu.v(24): variable \"even\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/alu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1547173984502 "|sc_computer|sc_computer_module:inst|sc_cpu:cpu|alu:al_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "even7 sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit\|even7:even7_inst " "Elaborating entity \"even7\" for hierarchy \"sc_computer_module:inst\|sc_cpu:cpu\|alu:al_unit\|even7:even7_inst\"" {  } { { "source/alu.v" "even7_inst" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_computer_module:inst\|sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\"" {  } { { "source/sc_computer.v" "imem" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "source/sc_instmen.v" "irom" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/junior/DigitalComponentDesign/projects/exam/asm/even_instmem.mif " "Parameter \"init_file\" = \"E:/junior/DigitalComponentDesign/projects/exam/asm/even_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984594 ""}  } { { "source/lpm_rom_irom.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547173984594 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_43n1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_43n1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1547173984676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43n1 " "Found entity 1: altsyncram_43n1" {  } { { "db/altsyncram_43n1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_43n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43n1 sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_43n1:auto_generated " "Elaborating entity \"altsyncram_43n1\" for hierarchy \"sc_computer_module:inst\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_43n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_computer_module:inst\|sc_datamem:dmem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\"" {  } { { "source/sc_computer.v" "dmem" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "source/sc_datamem.v" "dram" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/source/sc_datamem.mif " "Parameter \"init_file\" = \"E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/source/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984714 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547173984714 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_qjs1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_qjs1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1547173984801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qjs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjs1 " "Found entity 1: altsyncram_qjs1" {  } { { "db/altsyncram_qjs1.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/altsyncram_qjs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173984802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173984802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjs1 sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_qjs1:auto_generated " "Elaborating entity \"altsyncram_qjs1\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_qjs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output sc_computer_module:inst\|sc_datamem:dmem\|io_output:io_output_reg " "Elaborating entity \"io_output\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|io_output:io_output_reg\"" {  } { { "source/sc_datamem.v" "io_output_reg" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg " "Elaborating entity \"io_input\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\"" {  } { { "source/sc_datamem.v" "io_input_reg" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_datamem.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input.v" "io_imput_mux2x32" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984815 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input.v(30) " "Verilog HDL Case Statement warning at io_input.v(30): incomplete case statement has no default case item" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1547173984816 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input.v(30) " "Verilog HDL Always Construct warning at io_input.v(30): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1547173984816 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input.v(30) " "Inferred latch for \"y\[0\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984816 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input.v(30) " "Inferred latch for \"y\[1\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984816 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input.v(30) " "Inferred latch for \"y\[2\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984816 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input.v(30) " "Inferred latch for \"y\[3\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984816 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input.v(30) " "Inferred latch for \"y\[4\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input.v(30) " "Inferred latch for \"y\[5\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input.v(30) " "Inferred latch for \"y\[6\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input.v(30) " "Inferred latch for \"y\[7\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input.v(30) " "Inferred latch for \"y\[8\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input.v(30) " "Inferred latch for \"y\[9\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input.v(30) " "Inferred latch for \"y\[10\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input.v(30) " "Inferred latch for \"y\[11\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input.v(30) " "Inferred latch for \"y\[12\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input.v(30) " "Inferred latch for \"y\[13\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input.v(30) " "Inferred latch for \"y\[14\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input.v(30) " "Inferred latch for \"y\[15\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984817 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input.v(30) " "Inferred latch for \"y\[16\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input.v(30) " "Inferred latch for \"y\[17\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input.v(30) " "Inferred latch for \"y\[18\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input.v(30) " "Inferred latch for \"y\[19\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input.v(30) " "Inferred latch for \"y\[20\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input.v(30) " "Inferred latch for \"y\[21\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input.v(30) " "Inferred latch for \"y\[22\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input.v(30) " "Inferred latch for \"y\[23\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input.v(30) " "Inferred latch for \"y\[24\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984818 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input.v(30) " "Inferred latch for \"y\[25\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984819 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input.v(30) " "Inferred latch for \"y\[26\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984819 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input.v(30) " "Inferred latch for \"y\[27\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984819 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input.v(30) " "Inferred latch for \"y\[28\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984819 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input.v(30) " "Inferred latch for \"y\[29\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984819 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input.v(30) " "Inferred latch for \"y\[30\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984819 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input.v(30) " "Inferred latch for \"y\[31\]\" at io_input.v(30)" {  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547173984819 "|sc_computer|sc_computer_module:inst|sc_datamem:dmem|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst2 " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst2\"" {  } { { "source/sc_computer.bdf" "inst2" { Schematic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_computer.bdf" { { 232 304 488 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173984821 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod1\"" {  } { { "source/out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Div0\"" {  } { { "source/out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod0\"" {  } { { "source/out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod1\"" {  } { { "source/out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Div0\"" {  } { { "source/out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod0\"" {  } { { "source/out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Mod1\"" {  } { { "source/out_port_seg.v" "Mod1" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Div0\"" {  } { { "source/out_port_seg.v" "Div0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Mod0\"" {  } { { "source/out_port_seg.v" "Mod0" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987095 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1547173987095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Mod1\"" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987172 ""}  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547173987172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173987248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173987248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173987266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173987266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173987312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173987312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Div0\"" {  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173987336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547173987336 ""}  } { { "source/out_port_seg.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/out_port_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547173987336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547173987409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547173987409 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547173988471 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547173988471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547173988472 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547173988472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547173988472 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547173988472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547173988472 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547173988472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch sc_computer_module:inst\|sc_datamem:dmem\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_module:inst\|sc_cpu:cpu\|sc_cu:cu\|aluc\[0\]" {  } { { "source/sc_cu.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/sc_cu.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1547173988472 ""}  } { { "source/io_input.v" "" { Text "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/source/io_input.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1547173988472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1547173993327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547173996763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547173996763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5513 " "Implemented 5513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547173997507 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547173997507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5395 " "Implemented 5395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547173997507 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547173997507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547173997507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547173997562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 10:33:17 2019 " "Processing ended: Fri Jan 11 10:33:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547173997562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547173997562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547173997562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547173997562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547174000287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547174000289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 10:33:19 2019 " "Processing started: Fri Jan 11 10:33:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547174000289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547174000289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547174000289 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547174000512 ""}
{ "Info" "0" "" "Project  = sc_computer" {  } {  } 0 0 "Project  = sc_computer" 0 0 "Fitter" 0 0 1547174000513 ""}
{ "Info" "0" "" "Revision = sc_computer" {  } {  } 0 0 "Revision = sc_computer" 0 0 "Fitter" 0 0 1547174000513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1547174000757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sc_computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sc_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547174000809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547174000877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547174000877 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547174001385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547174001428 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547174002418 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1547174002486 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1547174011104 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1547174011121 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1547174011313 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_and_mem_clock:inst2\|clock_out~CLKENA0 1024 global CLKCTRL_G2 " "clock_and_mem_clock:inst2\|clock_out~CLKENA0 with 1024 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1547174011325 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547174011325 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RESET~inputCLKENA0 1024 global CLKCTRL_G4 " "RESET~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1547174011325 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547174011325 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sc_computer_module:inst\|sc_datamem:dmem\|dmem_clk~CLKENA0 138 global CLKCTRL_G3 " "sc_computer_module:inst\|sc_datamem:dmem\|dmem_clk~CLKENA0 with 138 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1547174011325 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547174011325 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1547174011325 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1547174011503 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547174011518 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1547174012892 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1547174012896 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1547174012897 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012963 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1547174012963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1547174012982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1547174012983 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1547174012985 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1547174012985 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_and_mem_clock:inst2\|clock_out " "   1.000 clock_and_mem_clock:inst2\|clock_out" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012986 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " "   1.000 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547174012986 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1547174012986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547174013070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547174013077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547174013087 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547174013094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547174013094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547174013102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547174013462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1547174013469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547174013469 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW0 " "Node \"SW0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW1 " "Node \"SW1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW2 " "Node \"SW2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW3 " "Node \"SW3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW4 " "Node \"SW4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW5 " "Node \"SW5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW6 " "Node \"SW6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW7 " "Node \"SW7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW8 " "Node \"SW8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW9 " "Node \"SW9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547174014055 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1547174014055 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547174014057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547174022482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547174026305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547174026322 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547174031143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547174031143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547174033766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.1% " "2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1547174055649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1547174060709 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547174060709 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1547174225168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:28 " "Fitter routing operations ending: elapsed time is 00:03:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547174252059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.00 " "Total time spent on timing analysis during the Fitter is 9.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1547174259291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547174259465 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1547174259465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547174269405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547174269503 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1547174269503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547174278739 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547174289187 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1547174290361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/junior/DigitalComponentDesign/projects/exam/mysc/project/output_files/sc_computer.fit.smsg " "Generated suppressed messages file E:/junior/DigitalComponentDesign/projects/exam/mysc/project/output_files/sc_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547174290826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5734 " "Peak virtual memory: 5734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547174292945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 10:38:12 2019 " "Processing ended: Fri Jan 11 10:38:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547174292945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:53 " "Elapsed time: 00:04:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547174292945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:48 " "Total CPU time (on all processors): 00:04:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547174292945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547174292945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547174295120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547174295121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 10:38:14 2019 " "Processing started: Fri Jan 11 10:38:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547174295121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547174295121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547174295121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547174307224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547174311227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 10:38:31 2019 " "Processing ended: Fri Jan 11 10:38:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547174311227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547174311227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547174311227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547174311227 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1547174312051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547174313736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547174313738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 10:38:33 2019 " "Processing started: Fri Jan 11 10:38:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547174313738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547174313738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547174313738 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1547174313972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1547174315709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547174315784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547174315784 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1547174317416 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1547174317586 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1547174317586 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out " "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317634 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " "create_clock -period 1.000 -name sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317634 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317634 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317650 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174317650 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1547174317663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174317664 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547174317666 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547174317685 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174319031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174319031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.980 " "Worst-case setup slack is -18.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.980          -20964.663 clock_and_mem_clock:inst2\|clock_out  " "  -18.980          -20964.663 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.489             -76.854 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -15.489             -76.854 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.393           -1867.186 CLK  " "  -15.393           -1867.186 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174319038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.006 " "Worst-case hold slack is -9.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.006            -806.369 CLK  " "   -9.006            -806.369 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.023            -897.549 clock_and_mem_clock:inst2\|clock_out  " "   -5.023            -897.549 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.342             -20.719 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -4.342             -20.719 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174319233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174319240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174319247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.345 " "Worst-case minimum pulse width slack is -3.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.345            -423.446 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.345            -423.446 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -878.953 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -878.953 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -324.727 CLK  " "   -2.174            -324.727 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174319255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174319255 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547174320517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547174320582 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547174320582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547174331474 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331854 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174331854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174331857 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174332326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174332326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.020 " "Worst-case setup slack is -19.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.020          -21002.085 clock_and_mem_clock:inst2\|clock_out  " "  -19.020          -21002.085 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.655           -1892.525 CLK  " "  -15.655           -1892.525 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.492             -76.941 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -15.492             -76.941 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174332333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.840 " "Worst-case hold slack is -8.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.840            -791.466 CLK  " "   -8.840            -791.466 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.922            -847.271 clock_and_mem_clock:inst2\|clock_out  " "   -4.922            -847.271 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.411             -21.120 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -4.411             -21.120 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174332528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174332535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174332542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.469 " "Worst-case minimum pulse width slack is -3.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.469            -433.362 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.469            -433.362 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -840.461 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -840.461 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -331.258 CLK  " "   -2.174            -331.258 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174332551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174332551 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547174333813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547174333997 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547174333997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547174344888 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345252 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174345252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174345435 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174345435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.687 " "Worst-case setup slack is -12.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.687          -13401.595 clock_and_mem_clock:inst2\|clock_out  " "  -12.687          -13401.595 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.173           -1330.828 CLK  " "  -11.173           -1330.828 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.800             -48.175 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -9.800             -48.175 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174345442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.024 " "Worst-case hold slack is -5.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.024            -432.005 CLK  " "   -5.024            -432.005 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713            -394.009 clock_and_mem_clock:inst2\|clock_out  " "   -2.713            -394.009 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.568             -12.303 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.568             -12.303 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174345631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174345639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174345646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -318.239 CLK  " "   -2.174            -318.239 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -226.391 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -226.391 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.815            -195.339 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -1.815            -195.339 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174345655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174345655 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547174346910 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~15  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~25  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~34  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~36  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~45  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347621 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174347621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174347820 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174347820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.848 " "Worst-case setup slack is -11.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.848          -12500.182 clock_and_mem_clock:inst2\|clock_out  " "  -11.848          -12500.182 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.441           -1242.109 CLK  " "  -10.441           -1242.109 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.190             -45.241 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -9.190             -45.241 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174347829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174347829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.818 " "Worst-case hold slack is -4.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.818            -424.994 CLK  " "   -4.818            -424.994 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645            -447.674 clock_and_mem_clock:inst2\|clock_out  " "   -2.645            -447.674 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.391             -11.483 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.391             -11.483 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174348031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174348040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174348048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -312.201 CLK  " "   -2.174            -312.201 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -183.603 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -183.603 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.640            -170.612 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -1.640            -170.612 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174348056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174348056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547174350980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547174350984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547174351194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 10:39:11 2019 " "Processing ended: Fri Jan 11 10:39:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547174351194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547174351194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547174351194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547174351194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547174353357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547174353358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 10:39:13 2019 " "Processing started: Fri Jan 11 10:39:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547174353358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547174353358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547174353358 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1547174355469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547174355609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 10:39:15 2019 " "Processing ended: Fri Jan 11 10:39:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547174355609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547174355609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547174355609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547174355609 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus II Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547174356357 ""}
