{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 09:23:55 2021 " "Info: Processing started: Tue Oct 12 09:23:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Noisuy_CNC -c Noisuy_CNC " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Noisuy_CNC -c Noisuy_CNC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Noisuy_CNC EPM1270T144C3 " "Info: Selected device EPM1270T144C3 for design \"Noisuy_CNC\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C3 " "Info: Device EPM570T144C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "Critical Warning: No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PulseX " "Info: Pin PulseX not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PulseX } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PulseX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DirX " "Info: Pin DirX not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DirX } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DirX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag_T " "Info: Pin flag_T not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { flag_T } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag_T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flag_full " "Info: Pin flag_full not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { flag_full } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag_full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LS " "Info: Pin LS not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LS } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[7\] " "Info: Pin N\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[7] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[7\] " "Info: Pin Nx\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[7] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { WR } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[6\] " "Info: Pin N\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[6] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[5\] " "Info: Pin N\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[5] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[4\] " "Info: Pin N\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[4] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[3\] " "Info: Pin N\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[3] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[6\] " "Info: Pin Nx\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[6] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[2\] " "Info: Pin N\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[2] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[5\] " "Info: Pin Nx\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[5] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[1\] " "Info: Pin N\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[1] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[4\] " "Info: Pin Nx\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[4] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[0\] " "Info: Pin N\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { N[0] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[3\] " "Info: Pin Nx\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[3] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[2\] " "Info: Pin Nx\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[2] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[1\] " "Info: Pin Nx\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[1] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Nx\[0\] " "Info: Pin Nx\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Nx[0] } } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Nx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 18 4 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 18 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 25 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.345 ns register register " "Info: Estimated most critical path is register to register delay of 25.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer\[5\] 1 REG LAB_X5_Y10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y10; Fanout = 9; REG Node = 'timer\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer[5] } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.611 ns) 1.204 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[1\]~COUT 2 COMB LAB_X5_Y10 1 " "Info: 2: + IC(0.593 ns) + CELL(0.611 ns) = 1.204 ns; Loc. = LAB_X5_Y10; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[1\]~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { timer[5] lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 1.713 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~31 3 COMB LAB_X5_Y10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 1.713 ns; Loc. = LAB_X5_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.611 ns) 2.807 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 4 COMB LAB_X5_Y10 2 " "Info: 4: + IC(0.483 ns) + CELL(0.611 ns) = 2.807 ns; Loc. = LAB_X5_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 2.884 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 5 COMB LAB_X5_Y10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 2.884 ns; Loc. = LAB_X5_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 2.961 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~17 6 COMB LAB_X5_Y10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 2.961 ns; Loc. = LAB_X5_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.249 ns) 3.210 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~22 7 COMB LAB_X5_Y10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.249 ns) = 3.210 ns; Loc. = LAB_X5_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 3.981 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0 8 COMB LAB_X5_Y10 14 " "Info: 8: + IC(0.000 ns) + CELL(0.771 ns) = 3.981 ns; Loc. = LAB_X5_Y10; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.571 ns) 5.383 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[38\]~37 9 COMB LAB_X8_Y10 2 " "Info: 9: + IC(0.831 ns) + CELL(0.571 ns) = 5.383 ns; Loc. = LAB_X8_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[38\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.686 ns) 7.725 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~27 10 COMB LAB_X5_Y9 2 " "Info: 10: + IC(1.656 ns) + CELL(0.686 ns) = 7.725 ns; Loc. = LAB_X5_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 8.496 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~5 11 COMB LAB_X5_Y9 14 " "Info: 11: + IC(0.000 ns) + CELL(0.771 ns) = 8.496 ns; Loc. = LAB_X5_Y9; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.125 ns) 10.299 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[44\]~1 12 COMB LAB_X8_Y10 5 " "Info: 12: + IC(1.678 ns) + CELL(0.125 ns) = 10.299 ns; Loc. = LAB_X8_Y10; Fanout = 5; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[44\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.611 ns) 12.091 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~2 13 COMB LAB_X7_Y9 2 " "Info: 13: + IC(1.181 ns) + CELL(0.611 ns) = 12.091 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.249 ns) 12.340 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~27 14 COMB LAB_X7_Y9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.249 ns) = 12.340 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 13.111 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~5 15 COMB LAB_X7_Y9 14 " "Info: 15: + IC(0.000 ns) + CELL(0.771 ns) = 13.111 ns; Loc. = LAB_X7_Y9; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_7\|add_sub_cella\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.462 ns) 14.548 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[52\]~12 16 COMB LAB_X8_Y10 2 " "Info: 16: + IC(0.975 ns) + CELL(0.462 ns) = 14.548 ns; Loc. = LAB_X8_Y10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[52\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.686 ns) 16.524 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~7 17 COMB LAB_X8_Y9 2 " "Info: 17: + IC(1.290 ns) + CELL(0.686 ns) = 16.524 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 17.295 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~0 18 COMB LAB_X8_Y9 13 " "Info: 18: + IC(0.000 ns) + CELL(0.771 ns) = 17.295 ns; Loc. = LAB_X8_Y9; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_8\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.125 ns) 18.732 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[60\]~19 19 COMB LAB_X8_Y10 3 " "Info: 19: + IC(1.312 ns) + CELL(0.125 ns) = 18.732 ns; Loc. = LAB_X8_Y10; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|StageOut\[60\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~19 } "NODE_NAME" } } { "db/alt_u_div_7le.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/alt_u_div_7le.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.611 ns) 20.896 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~22 20 COMB LAB_X13_Y9 1 " "Info: 20: + IC(1.553 ns) + CELL(0.611 ns) = 20.896 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~19 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 20.973 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~27 21 COMB LAB_X13_Y9 1 " "Info: 21: + IC(0.000 ns) + CELL(0.077 ns) = 20.973 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 21.482 ns lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~0 22 COMB LAB_X13_Y9 7 " "Info: 22: + IC(0.000 ns) + CELL(0.509 ns) = 21.482 ns; Loc. = LAB_X13_Y9; Fanout = 7; COMB Node = 'lpm_divide:Mod0\|lpm_divide_8pl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_7le:divider\|add_sub_k7c:add_sub_9\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.125 ns) 22.221 ns Equal1~4 23 COMB LAB_X13_Y9 1 " "Info: 23: + IC(0.614 ns) + CELL(0.125 ns) = 22.221 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 Equal1~4 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.168 ns) + CELL(0.571 ns) 22.960 ns Equal1~5 24 COMB LAB_X13_Y9 1 " "Info: 24: + IC(0.168 ns) + CELL(0.571 ns) = 22.960 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'Equal1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Equal1~4 Equal1~5 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.168 ns) + CELL(0.571 ns) 23.699 ns Equal1~6 25 COMB LAB_X13_Y9 1 " "Info: 25: + IC(0.168 ns) + CELL(0.571 ns) = 23.699 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Equal1~5 Equal1~6 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.369 ns) 25.345 ns clk1 26 REG LAB_X10_Y9 18 " "Info: 26: + IC(1.277 ns) + CELL(0.369 ns) = 25.345 ns; Loc. = LAB_X10_Y9; Fanout = 18; REG Node = 'clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { Equal1~6 clk1 } "NODE_NAME" } } { "Noisuy_CNC.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/Noisuy_CNC/Noisuy_CNC.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.566 ns ( 45.63 % ) " "Info: Total cell delay = 11.566 ns ( 45.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.779 ns ( 54.37 % ) " "Info: Total interconnect delay = 13.779 ns ( 54.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.345 ns" { timer[5] lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~31 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[38]~37 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[44]~1 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~2 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_7|add_sub_cella[2]~5 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[52]~12 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~7 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_8|add_sub_cella[2]~0 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|StageOut[60]~19 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_8pl:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_7le:divider|add_sub_k7c:add_sub_9|add_sub_cella[2]~0 Equal1~4 Equal1~5 Equal1~6 clk1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 09:23:56 2021 " "Info: Processing ended: Tue Oct 12 09:23:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
