Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_axi_simulation_behav xil_defaultlib.tb_axi_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'user_rdata' might have multiple concurrent drivers [C:/github/amba_bus/axi_simulation.sv:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axilite_m
Compiling module xil_defaultlib.axilite_s
Compiling module xil_defaultlib.tb_axi_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_axi_simulation_behav
