rm -rf obj_dir
rm -f VexRiscv.v*.bin
rm -f VexRiscv.v*.bin
cp ../../../../VexRiscv.v*.bin . | true
verilator -cc  ../../../../VexRiscv.v  -O3 -CFLAGS -std=c++11 -LDFLAGS -pthread  -CFLAGS -DIBUS_CACHED -CFLAGS -DDBUS_CACHED -CFLAGS -DREDO=10 -CFLAGS -pthread -CFLAGS -DTHREAD_COUNT=4 -CFLAGS -O3  -O3 -CFLAGS -DTIMER_INTERRUPT -CFLAGS -DEXTERNAL_INTERRUPT -CFLAGS -DSTALL=1 -CFLAGS -DKERNEL_MUL_ACC -CFLAGS -DISA_TEST -CFLAGS -DMUL -CFLAGS -DDIV -CFLAGS -DDEBUG_PLUGIN -CFLAGS -DDEBUG_PLUGIN_STD -CFLAGS -DTRACE_START=0 --gdbbt  -Wno-UNOPTFLAT -Wno-WIDTH --x-assign unique --exe main.cpp
make  -j4 -C obj_dir/ -f VVexRiscv.mk VVexRiscv
make[1]: Entering directory '/home/smor264/Desktop/P4Riscv/VexRiscv/src/test/cpp/regression_mulacc/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -std=c++11 -DIBUS_CACHED -DDBUS_CACHED -DREDO=10 -pthread -DTHREAD_COUNT=4 -O3 -DTIMER_INTERRUPT -DEXTERNAL_INTERRUPT -DSTALL=1 -DKERNEL_MUL_ACC -DISA_TEST -DMUL -DDIV -DDEBUG_PLUGIN -DDEBUG_PLUGIN_STD -DTRACE_START=0   -c -o main.o ../main.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -std=c++11 -DIBUS_CACHED -DDBUS_CACHED -DREDO=10 -pthread -DTHREAD_COUNT=4 -O3 -DTIMER_INTERRUPT -DEXTERNAL_INTERRUPT -DSTALL=1 -DKERNEL_MUL_ACC -DISA_TEST -DMUL -DDIV -DDEBUG_PLUGIN -DDEBUG_PLUGIN_STD -DTRACE_START=0   -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -std=c++11 -DIBUS_CACHED -DDBUS_CACHED -DREDO=10 -pthread -DTHREAD_COUNT=4 -O3 -DTIMER_INTERRUPT -DEXTERNAL_INTERRUPT -DSTALL=1 -DKERNEL_MUL_ACC -DISA_TEST -DMUL -DDIV -DDEBUG_PLUGIN -DDEBUG_PLUGIN_STD -DTRACE_START=0   -c -o verilated_dpi.o /usr/local/share/verilator/include/verilated_dpi.cpp
/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VVexRiscv.cpp VVexRiscv_VexRiscv.cpp > VVexRiscv__ALLcls.cpp
/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VVexRiscv__Dpi.cpp VVexRiscv__Syms.cpp > VVexRiscv__ALLsup.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -std=c++11 -DIBUS_CACHED -DDBUS_CACHED -DREDO=10 -pthread -DTHREAD_COUNT=4 -O3 -DTIMER_INTERRUPT -DEXTERNAL_INTERRUPT -DSTALL=1 -DKERNEL_MUL_ACC -DISA_TEST -DMUL -DDIV -DDEBUG_PLUGIN -DDEBUG_PLUGIN_STD -DTRACE_START=0   -c -o VVexRiscv__ALLcls.o VVexRiscv__ALLcls.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -std=c++11 -DIBUS_CACHED -DDBUS_CACHED -DREDO=10 -pthread -DTHREAD_COUNT=4 -O3 -DTIMER_INTERRUPT -DEXTERNAL_INTERRUPT -DSTALL=1 -DKERNEL_MUL_ACC -DISA_TEST -DMUL -DDIV -DDEBUG_PLUGIN -DDEBUG_PLUGIN_STD -DTRACE_START=0   -c -o VVexRiscv__ALLsup.o VVexRiscv__ALLsup.cpp
      Archiving VVexRiscv__ALL.a ...
ar r VVexRiscv__ALL.a VVexRiscv__ALLcls.o VVexRiscv__ALLsup.o
ranlib VVexRiscv__ALL.a
g++    main.o verilated.o verilated_dpi.o VVexRiscv__ALL.a   -pthread  -o VVexRiscv -lm -lstdc++  2>&1 | c++filt
make[1]: Leaving directory '/home/smor264/Desktop/P4Riscv/VexRiscv/src/test/cpp/regression_mulacc/obj_dir'
./obj_dir/VVexRiscv
BOOT
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-IO
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-NOP-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-LUI-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADD-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-ADDI-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-AND-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-ANDI-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-SUB-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-OR-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-ORI-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XOR-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-XORI-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRA-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRAI-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRL-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SRLI-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLL-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLLI-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLT-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTI-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTIU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-SLTU-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-AUIPC-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BEQ-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGE-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BGEU-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLT-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BLTU-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-BNE-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JAL-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-JALR-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-DELAY_SLOTS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-ENDIANESS-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_size-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_width-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-RF_x0-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LB-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LBU-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LH-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LHU-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-LW-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SB-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SH-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS I-SW-01
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MUL
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULH
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHSU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS MULHU
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIV
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS DIVU
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REM
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS REMU
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-lui
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-auipc
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jal
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-jalr
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-beq
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bge
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-bgeu
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-blt
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bltu
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-bne
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-add
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-addi
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-and
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-andi
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-or
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-ori
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-sll
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slli
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slt
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-slti
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-sra
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srai
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srl
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-srli
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-sub
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xor
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-xori
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lb
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lbu
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lh
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lhu
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-lw
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sb
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sh
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32ui-p-sw
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mul
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulh
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhsu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-mulhu
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-div
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-divu
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-rem
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS rv32um-p-remu
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS icache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
SUCCESS dcache
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest
CONNECTED
SUCCESS DebugPluginTest

****************************************************************
Had simulate 1740856 clock cycles in 1.63897 s (1062.16 Khz)
REGRESSION SUCCESS 980/980
****************************************************************

