Release 8.1.03i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.33 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.33 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "system"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : system.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MyProject/PT8614_flash/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2240: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2246: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2252: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2502: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2510: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2518: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2526: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2534: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2542: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2550: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2558: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2566: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2574: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2582: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2590: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2598: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2606: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2614: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2622: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2630: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2636: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2642: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2648: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2654: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2660: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2666: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2672: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2678: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2684: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2690: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2696: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2702: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2708: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2714: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2720: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2726: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2732: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2738: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2744: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2750: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2756: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2762: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2768: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2774: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2780: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2786: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2792: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2798: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2804: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2810: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2818: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2824: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2830: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2836: Generating a Black Box for component <OBUF>.
WARNING:Xst:819 - "C:/MyProject/PT8614_flash/hdl/system.vhd" line 2850: The following signals are missing in the process sensitivity list:
   sys_rst_s.
INFO:Xst:1304 - Contents of register <ready_i> in unit <system> never changes during circuit operation. The register is replaced by logic.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "C:/MyProject/PT8614_flash/hdl/system.vhd".
WARNING:Xst:646 - Signal <ready_o> is assigned but never used.
WARNING:Xst:646 - Signal <fpga_0_LEDS_GPIO_d_out> is assigned but never used.
WARNING:Xst:653 - Signal <fpga_0_Generic_GPIO_GPIO_IO_I> is used but never assigned. Tied to value 00.
WARNING:Xst:646 - Signal <fpga_0_Generic_GPIO_GPIO_IO_O> is assigned but never used.
WARNING:Xst:646 - Signal <fpga_0_Generic_GPIO_GPIO_IO_T> is assigned but never used.
WARNING:Xst:1780 - Signal <fpga_0_Generic_GPIO_GPIO_d_out> is never used or assigned.
WARNING:Xst:646 - Signal <fpga_0_Generic_GPIO_GPIO_t_out> is assigned but never used.
WARNING:Xst:1780 - Signal <fpga_0_Generic_GPIO_GPIO_in> is never used or assigned.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '2vp20.nph' in environment C:\Xilinx81.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block system, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : system.ngr
Top Level Output File Name         : system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 55
#      IBUF                        : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 16
#      OBUF                        : 36
# Others                           : 21
#      dcm_0_wrapper               : 1
#      docm_cntlr_wrapper          : 1
#      docm_wrapper                : 1
#      dsocm_bram_wrapper          : 1
#      generic_external_memory_wrapper: 1
#      generic_gpio_wrapper        : 1
#      iocm_cntlr_wrapper          : 1
#      iocm_wrapper                : 1
#      isocm_bram_wrapper          : 1
#      jtagppc_0_wrapper           : 1
#      leds_wrapper                : 1
#      opb_wrapper                 : 1
#      plb2opb_wrapper             : 1
#      plb_bram_if_cntlr_1_bram_wrapper: 1
#      plb_bram_if_cntlr_1_wrapper : 1
#      plb_wrapper                 : 1
#      ppc405_0_wrapper            : 1
#      ppc405_1_wrapper            : 1
#      reset_block_wrapper         : 1
#      rs232_wrapper               : 1
#      util_bus_split_0_wrapper    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of bonded IOBs:                 56  out of    556    10%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 3.241ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2788 / 2771
-------------------------------------------------------------------------
Delay:               3.241ns (Levels of Logic = 1)
  Source:            generic_external_memory:Mem_DQ_O<10> (PAD)
  Destination:       fpga_0_Generic_External_Memory_Mem_DQ_pin<10> (PAD)

  Data Path: generic_external_memory:Mem_DQ_O<10> to fpga_0_Generic_External_Memory_Mem_DQ_pin<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    generic_external_memory_wrapper:Mem_DQ_O<10>    1   0.000   0.390  generic_external_memory (fpga_0_Generic_External_Memory_Mem_DQ_O<10>)
     IOBUF:I->IO               2.851          iobuf_53 (fpga_0_Generic_External_Memory_Mem_DQ_pin<10>)
    ----------------------------------------
    Total                      3.241ns (2.851ns logic, 0.390ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================
CPU : 17.20 / 17.56 s | Elapsed : 17.00 / 17.00 s
 
--> 

Total memory usage is 185756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :    1 (   0 filtered)

