<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>pool</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/.apc/.tb</location>
		</link>
		<link>
			<name>Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_1/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_2/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_3/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_3/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_4/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_4/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_5/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_5/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_nf_1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf_1/.tcls</location>
		</link>
		<link>
			<name>Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/.tcls</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/.tcls</location>
		</link>
		<link>
			<name>Filter_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/.tcls</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>Pool_Col_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/.tcls</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>Pool_Row_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/.tcls</location>
		</link>
		<link>
			<name>Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>Row_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Row_pipeline_nf_1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf_1/.tcls</location>
		</link>
		<link>
			<name>Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/.tcls</location>
		</link>
		<link>
			<name>Row_unroll_ap/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll_ap/.tcls</location>
		</link>
		<link>
			<name>apc_d3_x/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/apc_d3_x/.tcls</location>
		</link>
		<link>
			<name>no_directive/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/.tcls</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution1/.tcls</location>
		</link>
		<link>
			<name>solution10/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution10/.tcls</location>
		</link>
		<link>
			<name>solution11/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11/.tcls</location>
		</link>
		<link>
			<name>solution11m/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11m/.tcls</location>
		</link>
		<link>
			<name>solution12/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution12/.tcls</location>
		</link>
		<link>
			<name>solution13/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution13/.tcls</location>
		</link>
		<link>
			<name>solution14/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution14/.tcls</location>
		</link>
		<link>
			<name>solution15/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15/.tcls</location>
		</link>
		<link>
			<name>solution15m/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15m/.tcls</location>
		</link>
		<link>
			<name>solution16/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution16/.tcls</location>
		</link>
		<link>
			<name>solution17/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution17/.tcls</location>
		</link>
		<link>
			<name>solution18/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution18/.tcls</location>
		</link>
		<link>
			<name>solution19/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution19/.tcls</location>
		</link>
		<link>
			<name>solution2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution2/.tcls</location>
		</link>
		<link>
			<name>solution20/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution20/.tcls</location>
		</link>
		<link>
			<name>solution3/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution3/.tcls</location>
		</link>
		<link>
			<name>solution4/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution4/.tcls</location>
		</link>
		<link>
			<name>solution5/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution5/.tcls</location>
		</link>
		<link>
			<name>solution6/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution6/.tcls</location>
		</link>
		<link>
			<name>solution7/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution7/.tcls</location>
		</link>
		<link>
			<name>solution8/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution8/.tcls</location>
		</link>
		<link>
			<name>solution9/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.tcls</location>
		</link>
		<link>
			<name>solution9m/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9m/.tcls</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/parameters.h</location>
		</link>
		<link>
			<name>source/pooling.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/pooling.cpp</location>
		</link>
		<link>
			<name>source/pooling.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/pooling.h</location>
		</link>
		<link>
			<name>testbench/conv_1_out.txt</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/conv_1_out.txt</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/main.cpp</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/Col_pipeline.directive</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_1/Col_pipeline_1.directive</location>
		</link>
		<link>
			<name>Col_pipeline_1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_1/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_1/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_2/Col_pipeline_2.directive</location>
		</link>
		<link>
			<name>Col_pipeline_2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_2/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_2/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_3/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_3/Col_pipeline_3.directive</location>
		</link>
		<link>
			<name>Col_pipeline_3/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_3/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_3/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_3/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_4/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_4/Col_pipeline_4.directive</location>
		</link>
		<link>
			<name>Col_pipeline_4/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_4/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_4/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_4/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_5/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_5/Col_pipeline_5.directive</location>
		</link>
		<link>
			<name>Col_pipeline_5/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_5/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_5/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_5/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf/Col_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf_1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf_1/Col_pipeline_nf_1.directive</location>
		</link>
		<link>
			<name>Col_pipeline_nf_1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf_1/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf_1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_pipeline_nf_1/script.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/Col_unroll.directive</location>
		</link>
		<link>
			<name>Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/Filter_pipeline.directive</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/Filter_unroll.directive</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Filter_unroll/script.tcl</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/Pool_Col_pipeline.directive</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Pool_Col_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline_nf/Pool_Col_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Pool_Col_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Col_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/Pool_Col_unroll.directive</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/Pool_Row_pipeline.directive</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Pool_Row_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline_nf/Pool_Row_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Pool_Row_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Row_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/Pool_Row_unroll.directive</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Pool_Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Pool_Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/Row_pipeline.directive</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Row_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf/Row_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Row_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Row_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Row_pipeline_nf_1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf_1/Row_pipeline_nf_1.directive</location>
		</link>
		<link>
			<name>Row_pipeline_nf_1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf_1/directives.tcl</location>
		</link>
		<link>
			<name>Row_pipeline_nf_1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_pipeline_nf_1/script.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/Row_unroll.directive</location>
		</link>
		<link>
			<name>Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>Row_unroll_ap/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll_ap/Row_unroll_ap.directive</location>
		</link>
		<link>
			<name>Row_unroll_ap/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll_ap/directives.tcl</location>
		</link>
		<link>
			<name>Row_unroll_ap/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/Row_unroll_ap/script.tcl</location>
		</link>
		<link>
			<name>apc_d3_x/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/apc_d3_x/apc_d3_x.directive</location>
		</link>
		<link>
			<name>apc_d3_x/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/apc_d3_x/directives.tcl</location>
		</link>
		<link>
			<name>apc_d3_x/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/apc_d3_x/script.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/no_directive.directive</location>
		</link>
		<link>
			<name>no_directive/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/directives.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/no_directive/script.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution1/script.tcl</location>
		</link>
		<link>
			<name>solution10/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution10/solution10.directive</location>
		</link>
		<link>
			<name>solution10/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution10/directives.tcl</location>
		</link>
		<link>
			<name>solution10/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution10/script.tcl</location>
		</link>
		<link>
			<name>solution11/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11/solution11.directive</location>
		</link>
		<link>
			<name>solution11/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11/directives.tcl</location>
		</link>
		<link>
			<name>solution11/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11/script.tcl</location>
		</link>
		<link>
			<name>solution11m/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11m/solution11m.directive</location>
		</link>
		<link>
			<name>solution11m/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11m/directives.tcl</location>
		</link>
		<link>
			<name>solution11m/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution11m/script.tcl</location>
		</link>
		<link>
			<name>solution12/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution12/solution12.directive</location>
		</link>
		<link>
			<name>solution12/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution12/directives.tcl</location>
		</link>
		<link>
			<name>solution12/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution12/script.tcl</location>
		</link>
		<link>
			<name>solution13/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution13/solution13.directive</location>
		</link>
		<link>
			<name>solution13/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution13/directives.tcl</location>
		</link>
		<link>
			<name>solution13/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution13/script.tcl</location>
		</link>
		<link>
			<name>solution14/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution14/solution14.directive</location>
		</link>
		<link>
			<name>solution14/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution14/directives.tcl</location>
		</link>
		<link>
			<name>solution14/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution14/script.tcl</location>
		</link>
		<link>
			<name>solution15/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15/solution15.directive</location>
		</link>
		<link>
			<name>solution15/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15/directives.tcl</location>
		</link>
		<link>
			<name>solution15/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15/script.tcl</location>
		</link>
		<link>
			<name>solution15m/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15m/solution15m.directive</location>
		</link>
		<link>
			<name>solution15m/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15m/directives.tcl</location>
		</link>
		<link>
			<name>solution15m/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution15m/script.tcl</location>
		</link>
		<link>
			<name>solution16/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution16/solution16.directive</location>
		</link>
		<link>
			<name>solution16/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution16/directives.tcl</location>
		</link>
		<link>
			<name>solution16/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution16/script.tcl</location>
		</link>
		<link>
			<name>solution17/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution17/solution17.directive</location>
		</link>
		<link>
			<name>solution17/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution17/directives.tcl</location>
		</link>
		<link>
			<name>solution17/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution17/script.tcl</location>
		</link>
		<link>
			<name>solution18/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution18/solution18.directive</location>
		</link>
		<link>
			<name>solution18/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution18/directives.tcl</location>
		</link>
		<link>
			<name>solution18/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution18/script.tcl</location>
		</link>
		<link>
			<name>solution19/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution19/solution19.directive</location>
		</link>
		<link>
			<name>solution19/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution19/directives.tcl</location>
		</link>
		<link>
			<name>solution19/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution19/script.tcl</location>
		</link>
		<link>
			<name>solution2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution2/solution2.directive</location>
		</link>
		<link>
			<name>solution2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution2/directives.tcl</location>
		</link>
		<link>
			<name>solution2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution2/script.tcl</location>
		</link>
		<link>
			<name>solution20/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution20/solution20.directive</location>
		</link>
		<link>
			<name>solution20/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution20/directives.tcl</location>
		</link>
		<link>
			<name>solution20/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution20/script.tcl</location>
		</link>
		<link>
			<name>solution3/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution3/solution3.directive</location>
		</link>
		<link>
			<name>solution3/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution3/directives.tcl</location>
		</link>
		<link>
			<name>solution3/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution3/script.tcl</location>
		</link>
		<link>
			<name>solution4/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution4/solution4.directive</location>
		</link>
		<link>
			<name>solution4/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution4/directives.tcl</location>
		</link>
		<link>
			<name>solution4/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution4/script.tcl</location>
		</link>
		<link>
			<name>solution5/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution5/solution5.directive</location>
		</link>
		<link>
			<name>solution5/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution5/directives.tcl</location>
		</link>
		<link>
			<name>solution5/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution5/script.tcl</location>
		</link>
		<link>
			<name>solution6/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution6/solution6.directive</location>
		</link>
		<link>
			<name>solution6/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution6/directives.tcl</location>
		</link>
		<link>
			<name>solution6/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution6/script.tcl</location>
		</link>
		<link>
			<name>solution7/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution7/solution7.directive</location>
		</link>
		<link>
			<name>solution7/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution7/directives.tcl</location>
		</link>
		<link>
			<name>solution7/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution7/script.tcl</location>
		</link>
		<link>
			<name>solution8/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution8/solution8.directive</location>
		</link>
		<link>
			<name>solution8/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution8/directives.tcl</location>
		</link>
		<link>
			<name>solution8/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution8/script.tcl</location>
		</link>
		<link>
			<name>solution9/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/solution9.directive</location>
		</link>
		<link>
			<name>solution9/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/directives.tcl</location>
		</link>
		<link>
			<name>solution9/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/script.tcl</location>
		</link>
		<link>
			<name>solution9m/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9m/solution9m.directive</location>
		</link>
		<link>
			<name>solution9m/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9m/directives.tcl</location>
		</link>
		<link>
			<name>solution9m/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9m/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
