
*** Running vivado
    with args -log conv_accelerator_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source conv_accelerator_bd_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source conv_accelerator_bd_wrapper.tcl -notrace
add_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2380.812 ; gain = 40.043 ; free physical = 2239 ; free virtual = 14496
Command: link_design -top conv_accelerator_bd_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2380.812 ; gain = 0.000 ; free physical = 1993 ; free virtual = 14251
INFO: [Netlist 29-17] Analyzing 639 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_axi_cdma_0_0/conv_accelerator_bd_axi_cdma_0_0.xdc] for cell 'conv_accelerator_bd_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_axi_cdma_0_0/conv_accelerator_bd_axi_cdma_0_0.xdc] for cell 'conv_accelerator_bd_i/axi_cdma_0/U0'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_processing_system7_0_0/conv_accelerator_bd_processing_system7_0_0.xdc] for cell 'conv_accelerator_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_processing_system7_0_0/conv_accelerator_bd_processing_system7_0_0.xdc] for cell 'conv_accelerator_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0_board.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0_board.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.srcs/sources_1/bd/conv_accelerator_bd/ip/conv_accelerator_bd_rst_ps7_0_200M_0/conv_accelerator_bd_rst_ps7_0_200M_0.xdc] for cell 'conv_accelerator_bd_i/rst_ps7_0_200M/U0'
Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:374]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:374]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:379]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:379]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:384]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:384]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:387]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:387]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACLK'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:389]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ACLK]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:389]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[0]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[1]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[2]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[3]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[4]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[5]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[6]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[7]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[8]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[9]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[10]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[11]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:399]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[0]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[1]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[2]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[3]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[4]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[5]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[6]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[7]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[8]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[9]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[10]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[11]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[12]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[13]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[14]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[15]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[16]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[17]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[18]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[19]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[20]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[21]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[22]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[23]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[24]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[25]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[26]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[27]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[28]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[29]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[30]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/MO_AXIS_TDATA[31]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:401]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TID[0]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:402]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TID[1]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:402]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:402]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[0]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[1]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[2]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[3]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[4]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[5]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[6]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TDATA[7]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:403]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TID[0]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:404]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/S_AXIS_TID[1]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:404]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:404]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[0]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[1]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[2]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[3]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[4]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[5]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[6]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[7]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[8]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[9]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[10]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[11]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[12]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[13]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[14]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[15]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[16]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[17]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[18]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[19]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[20]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[21]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[22]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[23]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[24]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[25]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[26]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[27]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[28]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[29]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[30]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TDATA[31]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:405]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[2]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[3]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[4]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[5]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[6]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[7]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[8]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[9]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[10]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[11]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[12]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
WARNING: [Vivado 12-507] No nets matched 'conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/BRAM_addr[13]'. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:406]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:407]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:408]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:409]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:410]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:411]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc:412]
Finished Parsing XDC File [/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/hdl/zedboard.xdc]
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2404.824 ; gain = 0.000 ; free physical = 1780 ; free virtual = 14039
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 225 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 50 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances

8 Infos, 105 Warnings, 18 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 2404.824 ; gain = 24.012 ; free physical = 1780 ; free virtual = 14039
Command: opt_design -resynth_remap -merge_equivalent_drivers
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2425.547 ; gain = 20.723 ; free physical = 1761 ; free virtual = 14021

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Merging equivalent drivers
Phase 1 Merging equivalent drivers | Checksum: 1f182522e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2971.188 ; gain = 440.641 ; free physical = 1140 ; free virtual = 13414
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 543 cells
INFO: [Opt 31-1021] In phase Merging equivalent drivers, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Remap
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-572] Total number of LUTs replicated during resynth remap are 23162
Phase 2 Remap | Checksum: 273fe48c7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3248.262 ; gain = 717.715 ; free physical = 861 ; free virtual = 13135
INFO: [Opt 31-389] Phase Remap created 512 cells and removed 476 cells

Phase 3 Post Processing Netlist
Phase 3 Post Processing Netlist | Checksum: 227bb703d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3248.262 ; gain = 717.715 ; free physical = 866 ; free virtual = 13140
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Merging equivalent drivers  |               0  |             543  |                                             61  |
|  Remap                       |             512  |             476  |                                              0  |
|  Post Processing Netlist     |               0  |             132  |                                             33  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cbfaa80e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3248.262 ; gain = 717.715 ; free physical = 866 ; free virtual = 13140

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.262 ; gain = 0.000 ; free physical = 866 ; free virtual = 13140
Ending Netlist Obfuscation Task | Checksum: 1cbfaa80e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.262 ; gain = 0.000 ; free physical = 866 ; free virtual = 13140
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 105 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3248.262 ; gain = 843.438 ; free physical = 866 ; free virtual = 13140
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3288.281 ; gain = 0.000 ; free physical = 865 ; free virtual = 13143
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file conv_accelerator_bd_wrapper_drc_opted.rpt -pb conv_accelerator_bd_wrapper_drc_opted.pb -rpx conv_accelerator_bd_wrapper_drc_opted.rpx
Command: report_drc -file conv_accelerator_bd_wrapper_drc_opted.rpt -pb conv_accelerator_bd_wrapper_drc_opted.pb -rpx conv_accelerator_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 918 ; free virtual = 13197
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fadafab0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 918 ; free virtual = 13197
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 980 ; free virtual = 13259

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa770881

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 977 ; free virtual = 13257

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b6a8b36f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 967 ; free virtual = 13247

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b6a8b36f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 967 ; free virtual = 13247
Phase 1 Placer Initialization | Checksum: b6a8b36f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 967 ; free virtual = 13247

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12668b94b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 966 ; free virtual = 13246

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 55 LUTNM shape to break, 658 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 54, two critical 1, total 55, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 351 nets or cells. Created 55 new cells, deleted 296 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net conv_accelerator_bd_i/rst_ps7_0_200M/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 943 ; free virtual = 13226
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[17] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[17]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[21] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[21]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[21] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[21]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[27] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[27]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[31] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[31]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[23] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[23]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[17] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[17]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[27] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[27]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[31] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[31]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[19] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[19]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[20] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_26 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[18] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_18 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[23] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[23]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[25] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[25]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[29] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[29]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[29] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[29]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[19] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[19]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[5] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[25] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[25]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[30] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_21 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[16] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_6 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[7] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[1] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[1]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[3] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[3]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[20] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_14 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[16] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_17 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[26] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_20 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[5] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[7] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[11] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[11]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[3] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[3]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[15] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[15]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[22] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_8 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[30] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_31 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[22] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_27 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[28] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_30 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[18] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_7 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[13] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[13]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[15] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[15]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[13] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[13]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[24] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_28 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[24] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_19 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[11] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[11]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[9] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[9]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[26] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_29 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[28] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_9 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[1] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT0_din[1]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[4] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_24 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[6] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_25 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[12] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_2 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[4] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_13 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[9] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/U0/BLK_MEM_PORT1_din[9]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[0] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_22 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[14] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_4 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[12] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_16 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[8] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_3 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[14] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_10 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[2] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_12 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[10] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_1 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[2] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_23 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[0] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[8] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_11 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ram_ena could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_1/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ram_ena could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT0_din[6] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_5 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/BLK_MEM_PORT1_din[10] could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/bram_switch_1/i_0_LOPT_REMAP_15 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0 could not be optimized because driver conv_accelerator_bd_i/bram/bram_input_0/blk_mem_gen_0/U0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 944 ; free virtual = 13227

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           55  |            296  |                   351  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           64  |            296  |                   352  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 10bf8e2ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 946 ; free virtual = 13229
Phase 2.2 Global Placement Core | Checksum: 19bf04926

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 944 ; free virtual = 13227
Phase 2 Global Placement | Checksum: 19bf04926

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 945 ; free virtual = 13228

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b0d4b35

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 948 ; free virtual = 13232

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25259ad09

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 948 ; free virtual = 13232

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae94e666

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 948 ; free virtual = 13232

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f2862944

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 948 ; free virtual = 13232

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d5209fac

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 956 ; free virtual = 13240

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 125ef5d6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 961 ; free virtual = 13245

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: bec56fe3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 959 ; free virtual = 13243

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 189e2937d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 959 ; free virtual = 13243

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 14a5a0ed5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 958 ; free virtual = 13241
Phase 3 Detail Placement | Checksum: 14a5a0ed5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 958 ; free virtual = 13241

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19881e4fc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-2.309 |
Phase 1 Physical Synthesis Initialization | Checksum: 193854017

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 979 ; free virtual = 13263
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 183ab13a3

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 979 ; free virtual = 13263
Phase 4.1.1.1 BUFG Insertion | Checksum: 19881e4fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 979 ; free virtual = 13263
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.530. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c2d759c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266
Phase 4.1 Post Commit Optimization | Checksum: 1c2d759c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2d759c7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c2d759c7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266
Phase 4.4 Final Placement Cleanup | Checksum: 1fa23048b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fa23048b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266
Ending Placer Task | Checksum: 198db1b3e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 982 ; free virtual = 13266
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 105 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 992 ; free virtual = 13276
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 960 ; free virtual = 13260
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file conv_accelerator_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 967 ; free virtual = 13256
INFO: [runtcl-4] Executing : report_utilization -file conv_accelerator_bd_wrapper_utilization_placed.rpt -pb conv_accelerator_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file conv_accelerator_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 967 ; free virtual = 13256
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 105 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3354.148 ; gain = 0.000 ; free physical = 923 ; free virtual = 13228
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e252835e ConstDB: 0 ShapeSum: b68897e0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ad4a31ca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3368.578 ; gain = 14.430 ; free physical = 832 ; free virtual = 13126
Post Restoration Checksum: NetGraph: 5a06b25 NumContArr: a7a9c6a5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ad4a31ca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3368.578 ; gain = 14.430 ; free physical = 834 ; free virtual = 13128

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ad4a31ca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3376.574 ; gain = 22.426 ; free physical = 817 ; free virtual = 13112

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ad4a31ca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3376.574 ; gain = 22.426 ; free physical = 817 ; free virtual = 13112
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 229da499f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3410.629 ; gain = 56.480 ; free physical = 778 ; free virtual = 13073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.587  | TNS=0.000  | WHS=-0.193 | THS=-96.343|

Phase 2 Router Initialization | Checksum: 249743edc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3410.629 ; gain = 56.480 ; free physical = 777 ; free virtual = 13072

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9329
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9329
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b1ecfc87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 704 ; free virtual = 13000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1158
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.124  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1366d702a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 788 ; free virtual = 13084

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.191  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a4958fd0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 771 ; free virtual = 13066
Phase 4 Rip-up And Reroute | Checksum: 1a4958fd0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 771 ; free virtual = 13066

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2118b51c8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 771 ; free virtual = 13066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.260  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2118b51c8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 771 ; free virtual = 13066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2118b51c8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 771 ; free virtual = 13066
Phase 5 Delay and Skew Optimization | Checksum: 2118b51c8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 771 ; free virtual = 13066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 162979c7e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 771 ; free virtual = 13066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.260  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17b44892b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 770 ; free virtual = 13066
Phase 6 Post Hold Fix | Checksum: 17b44892b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 770 ; free virtual = 13066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.03992 %
  Global Horizontal Routing Utilization  = 3.72397 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19de9df9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 770 ; free virtual = 13066

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19de9df9d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:41 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 770 ; free virtual = 13066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: da33dd35

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 770 ; free virtual = 13065

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.260  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: da33dd35

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 770 ; free virtual = 13066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 794 ; free virtual = 13090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 105 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 3478.633 ; gain = 124.484 ; free physical = 794 ; free virtual = 13090
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3486.637 ; gain = 0.000 ; free physical = 770 ; free virtual = 13086
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file conv_accelerator_bd_wrapper_drc_routed.rpt -pb conv_accelerator_bd_wrapper_drc_routed.pb -rpx conv_accelerator_bd_wrapper_drc_routed.rpx
Command: report_drc -file conv_accelerator_bd_wrapper_drc_routed.rpt -pb conv_accelerator_bd_wrapper_drc_routed.pb -rpx conv_accelerator_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file conv_accelerator_bd_wrapper_methodology_drc_routed.rpt -pb conv_accelerator_bd_wrapper_methodology_drc_routed.pb -rpx conv_accelerator_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file conv_accelerator_bd_wrapper_methodology_drc_routed.rpt -pb conv_accelerator_bd_wrapper_methodology_drc_routed.pb -rpx conv_accelerator_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file conv_accelerator_bd_wrapper_power_routed.rpt -pb conv_accelerator_bd_wrapper_power_summary_routed.pb -rpx conv_accelerator_bd_wrapper_power_routed.rpx
Command: report_power -file conv_accelerator_bd_wrapper_power_routed.rpt -pb conv_accelerator_bd_wrapper_power_summary_routed.pb -rpx conv_accelerator_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
186 Infos, 106 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file conv_accelerator_bd_wrapper_route_status.rpt -pb conv_accelerator_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file conv_accelerator_bd_wrapper_timing_summary_routed.rpt -pb conv_accelerator_bd_wrapper_timing_summary_routed.pb -rpx conv_accelerator_bd_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file conv_accelerator_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file conv_accelerator_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file conv_accelerator_bd_wrapper_bus_skew_routed.rpt -pb conv_accelerator_bd_wrapper_bus_skew_routed.pb -rpx conv_accelerator_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
202 Infos, 106 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3526.668 ; gain = 0.000 ; free physical = 749 ; free virtual = 13077
INFO: [Common 17-1381] The checkpoint '/home/zfsalti/487/lab3/CprE-487-Lab-3/lab6_temp/vivado/lab6_temp/lab6_temp.runs/impl_1/conv_accelerator_bd_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file conv_accelerator_bd_wrapper_timing_summary_postroute_physopted.rpt -pb conv_accelerator_bd_wrapper_timing_summary_postroute_physopted.pb -rpx conv_accelerator_bd_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file conv_accelerator_bd_wrapper_bus_skew_postroute_physopted.rpt -pb conv_accelerator_bd_wrapper_bus_skew_postroute_physopted.pb -rpx conv_accelerator_bd_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force conv_accelerator_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 95 net(s) have no routable loads. The problem bus(es) and/or net(s) are conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[0], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[11], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[12], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[13], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[14], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[15], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[16], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[17], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT0_addr[18], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[11], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[12], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[13], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[14], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[15], conv_accelerator_bd_i/bram/bram_filter_0/bram_switch_1/BLK_MEM_PORT1_addr[16]... and (the first 15 of 55 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac0/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac1/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac3/mac/mult_add/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./conv_accelerator_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
224 Infos, 107 Warnings, 18 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3779.660 ; gain = 252.992 ; free physical = 645 ; free virtual = 12970
INFO: [Common 17-206] Exiting Vivado at Thu Dec 18 19:29:58 2025...
