<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/aarch64/globalDefinitions_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
 1 /*
 2  * Copyright (c) 1999, 2020, Oracle and/or its affiliates. All rights reserved.
 3  * Copyright (c) 2014, 2015, Red Hat Inc. All rights reserved.
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef CPU_AARCH64_GLOBALDEFINITIONS_AARCH64_HPP
27 #define CPU_AARCH64_GLOBALDEFINITIONS_AARCH64_HPP
28 
29 const int StackAlignmentInBytes  = 16;
30 
31 // Indicates whether the C calling conventions require that
32 // 32-bit integer argument values are extended to 64 bits.
33 const bool CCallingConventionRequiresIntsAsLongs = false;
34 
35 #define SUPPORTS_NATIVE_CX8
36 
37 // Aarch64 was not originally defined to be multi-copy-atomic, but now
38 // is.  See: &quot;Simplifying ARM Concurrency: Multicopy-atomic Axiomatic
39 // and Operational Models for ARMv8&quot;
40 #define CPU_MULTI_COPY_ATOMIC
41 
42 // According to the ARMv8 ARM, &quot;Concurrent modification and execution
43 // of instructions can lead to the resulting instruction performing
44 // any behavior that can be achieved by executing any sequence of
45 // instructions that can be executed from the same Exception level,
46 // except where the instruction before modification and the
47 // instruction after modification is a B, BL, NOP, BKPT, SVC, HVC, or
48 // SMC instruction.&quot;
49 //
50 // This makes the games we play when patching difficult, so when we
51 // come across an access that needs patching we deoptimize.  There are
52 // ways we can avoid this, but these would slow down C1-compiled code
53 // in the defauilt case.  We could revisit this decision if we get any
54 // evidence that it&#39;s worth doing.
55 #define DEOPTIMIZE_WHEN_PATCHING
56 
57 #define SUPPORT_RESERVED_STACK_AREA
58 
59 #define PREFERRED_METASPACE_ALIGNMENT
60 
61 #endif // CPU_AARCH64_GLOBALDEFINITIONS_AARCH64_HPP
    </pre>
  </body>
</html>