# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Hex2SevenSegConverter.vhd" \
"../../../../../rc5_dec.vhd" \
"../../../../../right_rotate.vhd" \
"../../../../../rc5_dec_fpga.vhd" \

# Do not sort compile order
nosort
