{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 15:54:10 2011 " "Info: Processing started: Fri Nov 18 15:54:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g14_lab4 -c g14_lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g14_lab4 -c g14_lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register gra_arr\[6\]\[5\] register gra_out_temp\[0\] 188.79 MHz 5.297 ns Internal " "Info: Clock \"clk\" has Internal fmax of 188.79 MHz between source register \"gra_arr\[6\]\[5\]\" and destination register \"gra_out_temp\[0\]\" (period= 5.297 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.058 ns + Longest register register " "Info: + Longest register to register delay is 5.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gra_arr\[6\]\[5\] 1 REG LCFF_X38_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y12_N3; Fanout = 1; REG Node = 'gra_arr\[6\]\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gra_arr[6][5] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.521 ns) 1.455 ns Mux0~17 2 COMB LCCOMB_X38_Y11_N0 1 " "Info: 2: + IC(0.934 ns) + CELL(0.521 ns) = 1.455 ns; Loc. = LCCOMB_X38_Y11_N0; Fanout = 1; COMB Node = 'Mux0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { gra_arr[6][5] Mux0~17 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.927 ns Mux0~18 3 COMB LCCOMB_X38_Y11_N10 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.927 ns; Loc. = LCCOMB_X38_Y11_N10; Fanout = 1; COMB Node = 'Mux0~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Mux0~17 Mux0~18 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.178 ns) 2.938 ns Mux0~19 4 COMB LCCOMB_X42_Y11_N10 1 " "Info: 4: + IC(0.833 ns) + CELL(0.178 ns) = 2.938 ns; Loc. = LCCOMB_X42_Y11_N10; Fanout = 1; COMB Node = 'Mux0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { Mux0~18 Mux0~19 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.544 ns) 4.025 ns Mux0~33 5 COMB LCCOMB_X43_Y11_N12 1 " "Info: 5: + IC(0.543 ns) + CELL(0.544 ns) = 4.025 ns; Loc. = LCCOMB_X43_Y11_N12; Fanout = 1; COMB Node = 'Mux0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Mux0~19 Mux0~33 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 4.492 ns Mux0~36 6 COMB LCCOMB_X43_Y11_N6 1 " "Info: 6: + IC(0.289 ns) + CELL(0.178 ns) = 4.492 ns; Loc. = LCCOMB_X43_Y11_N6; Fanout = 1; COMB Node = 'Mux0~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Mux0~33 Mux0~36 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.962 ns Mux0~34 7 COMB LCCOMB_X43_Y11_N16 1 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 4.962 ns; Loc. = LCCOMB_X43_Y11_N16; Fanout = 1; COMB Node = 'Mux0~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Mux0~36 Mux0~34 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.058 ns gra_out_temp\[0\] 8 REG LCFF_X43_Y11_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 5.058 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 1; REG Node = 'gra_out_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux0~34 gra_out_temp[0] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 37.03 % ) " "Info: Total cell delay = 1.873 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.185 ns ( 62.97 % ) " "Info: Total interconnect delay = 3.185 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { gra_arr[6][5] Mux0~17 Mux0~18 Mux0~19 Mux0~33 Mux0~36 Mux0~34 gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.058 ns" { gra_arr[6][5] {} Mux0~17 {} Mux0~18 {} Mux0~19 {} Mux0~33 {} Mux0~36 {} Mux0~34 {} gra_out_temp[0] {} } { 0.000ns 0.934ns 0.294ns 0.833ns 0.543ns 0.289ns 0.292ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.544ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.838 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 100 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.838 ns gra_out_temp\[0\] 3 REG LCFF_X43_Y11_N17 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 1; REG Node = 'gra_out_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl gra_out_temp[0] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.66 % ) " "Info: Total cell delay = 1.608 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.34 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_out_temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.838 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 100 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.838 ns gra_arr\[6\]\[5\] 3 REG LCFF_X38_Y12_N3 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X38_Y12_N3; Fanout = 1; REG Node = 'gra_arr\[6\]\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl gra_arr[6][5] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.66 % ) " "Info: Total cell delay = 1.608 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.34 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_arr[6][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_arr[6][5] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_out_temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_arr[6][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_arr[6][5] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { gra_arr[6][5] Mux0~17 Mux0~18 Mux0~19 Mux0~33 Mux0~36 Mux0~34 gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.058 ns" { gra_arr[6][5] {} Mux0~17 {} Mux0~18 {} Mux0~19 {} Mux0~33 {} Mux0~36 {} Mux0~34 {} gra_out_temp[0] {} } { 0.000ns 0.934ns 0.294ns 0.833ns 0.543ns 0.289ns 0.292ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.544ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_out_temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_arr[6][5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_arr[6][5] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gra_out_temp\[0\] row_inp\[0\] clk 6.990 ns register " "Info: tsu for register \"gra_out_temp\[0\]\" (data pin = \"row_inp\[0\]\", clock pin = \"clk\") is 6.990 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.866 ns + Longest pin register " "Info: + Longest pin to register delay is 9.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns row_inp\[0\] 1 PIN PIN_W12 9 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 9; PIN Node = 'row_inp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_inp[0] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.545 ns) 3.495 ns gra_out_temp\[0\]~2 2 COMB LCCOMB_X43_Y12_N2 16 " "Info: 2: + IC(1.944 ns) + CELL(0.545 ns) = 3.495 ns; Loc. = LCCOMB_X43_Y12_N2; Fanout = 16; COMB Node = 'gra_out_temp\[0\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { row_inp[0] gra_out_temp[0]~2 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.544 ns) 5.563 ns Mux0~26 3 COMB LCCOMB_X37_Y11_N10 1 " "Info: 3: + IC(1.524 ns) + CELL(0.544 ns) = 5.563 ns; Loc. = LCCOMB_X37_Y11_N10; Fanout = 1; COMB Node = 'Mux0~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { gra_out_temp[0]~2 Mux0~26 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.545 ns) 7.301 ns Mux0~27 4 COMB LCCOMB_X44_Y11_N18 1 " "Info: 4: + IC(1.193 ns) + CELL(0.545 ns) = 7.301 ns; Loc. = LCCOMB_X44_Y11_N18; Fanout = 1; COMB Node = 'Mux0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { Mux0~26 Mux0~27 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.178 ns) 8.012 ns Mux0~32 5 COMB LCCOMB_X43_Y11_N2 1 " "Info: 5: + IC(0.533 ns) + CELL(0.178 ns) = 8.012 ns; Loc. = LCCOMB_X43_Y11_N2; Fanout = 1; COMB Node = 'Mux0~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { Mux0~27 Mux0~32 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 8.833 ns Mux0~33 6 COMB LCCOMB_X43_Y11_N12 1 " "Info: 6: + IC(0.300 ns) + CELL(0.521 ns) = 8.833 ns; Loc. = LCCOMB_X43_Y11_N12; Fanout = 1; COMB Node = 'Mux0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Mux0~32 Mux0~33 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 9.300 ns Mux0~36 7 COMB LCCOMB_X43_Y11_N6 1 " "Info: 7: + IC(0.289 ns) + CELL(0.178 ns) = 9.300 ns; Loc. = LCCOMB_X43_Y11_N6; Fanout = 1; COMB Node = 'Mux0~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Mux0~33 Mux0~36 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 9.770 ns Mux0~34 8 COMB LCCOMB_X43_Y11_N16 1 " "Info: 8: + IC(0.292 ns) + CELL(0.178 ns) = 9.770 ns; Loc. = LCCOMB_X43_Y11_N16; Fanout = 1; COMB Node = 'Mux0~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Mux0~36 Mux0~34 } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.866 ns gra_out_temp\[0\] 9 REG LCFF_X43_Y11_N17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 9.866 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 1; REG Node = 'gra_out_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux0~34 gra_out_temp[0] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.791 ns ( 38.42 % ) " "Info: Total cell delay = 3.791 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 61.58 % ) " "Info: Total interconnect delay = 6.075 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { row_inp[0] gra_out_temp[0]~2 Mux0~26 Mux0~27 Mux0~32 Mux0~33 Mux0~36 Mux0~34 gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { row_inp[0] {} row_inp[0]~combout {} gra_out_temp[0]~2 {} Mux0~26 {} Mux0~27 {} Mux0~32 {} Mux0~33 {} Mux0~36 {} Mux0~34 {} gra_out_temp[0] {} } { 0.000ns 0.000ns 1.944ns 1.524ns 1.193ns 0.533ns 0.300ns 0.289ns 0.292ns 0.000ns } { 0.000ns 1.006ns 0.545ns 0.544ns 0.545ns 0.178ns 0.521ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.838 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 100 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.838 ns gra_out_temp\[0\] 3 REG LCFF_X43_Y11_N17 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 1; REG Node = 'gra_out_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl gra_out_temp[0] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.66 % ) " "Info: Total cell delay = 1.608 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.34 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_out_temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { row_inp[0] gra_out_temp[0]~2 Mux0~26 Mux0~27 Mux0~32 Mux0~33 Mux0~36 Mux0~34 gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { row_inp[0] {} row_inp[0]~combout {} gra_out_temp[0]~2 {} Mux0~26 {} Mux0~27 {} Mux0~32 {} Mux0~33 {} Mux0~36 {} Mux0~34 {} gra_out_temp[0] {} } { 0.000ns 0.000ns 1.944ns 1.524ns 1.193ns 0.533ns 0.300ns 0.289ns 0.292ns 0.000ns } { 0.000ns 1.006ns 0.545ns 0.544ns 0.545ns 0.178ns 0.521ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_out_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_out_temp[0] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk gra_out\[1\] gra_out_temp\[1\] 7.364 ns register " "Info: tco from clock \"clk\" to destination pin \"gra_out\[1\]\" through register \"gra_out_temp\[1\]\" is 7.364 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.838 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 100 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.838 ns gra_out_temp\[1\] 3 REG LCFF_X43_Y11_N11 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X43_Y11_N11; Fanout = 1; REG Node = 'gra_out_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl gra_out_temp[1] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.66 % ) " "Info: Total cell delay = 1.608 ns ( 56.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.34 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_out_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_out_temp[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.249 ns + Longest register pin " "Info: + Longest register to pin delay is 4.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gra_out_temp\[1\] 1 REG LCFF_X43_Y11_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y11_N11; Fanout = 1; REG Node = 'gra_out_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gra_out_temp[1] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(2.830 ns) 4.249 ns gra_out\[1\] 2 PIN PIN_R19 0 " "Info: 2: + IC(1.419 ns) + CELL(2.830 ns) = 4.249 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'gra_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { gra_out_temp[1] gra_out[1] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 66.60 % ) " "Info: Total cell delay = 2.830 ns ( 66.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.419 ns ( 33.40 % ) " "Info: Total interconnect delay = 1.419 ns ( 33.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { gra_out_temp[1] gra_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { gra_out_temp[1] {} gra_out[1] {} } { 0.000ns 1.419ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gra_out_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gra_out_temp[1] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { gra_out_temp[1] gra_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { gra_out_temp[1] {} gra_out[1] {} } { 0.000ns 1.419ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gra_arr\[5\]\[1\] gra_in\[0\] clk 0.621 ns register " "Info: th for register \"gra_arr\[5\]\[1\]\" (data pin = \"gra_in\[0\]\", clock pin = \"clk\") is 0.621 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.839 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 100 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.839 ns gra_arr\[5\]\[1\] 3 REG LCFF_X42_Y12_N17 1 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X42_Y12_N17; Fanout = 1; REG Node = 'gra_arr\[5\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl gra_arr[5][1] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.64 % ) " "Info: Total cell delay = 1.608 ns ( 56.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.36 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl gra_arr[5][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} gra_arr[5][1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.504 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns gra_in\[0\] 1 PIN PIN_M22 49 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 49; PIN Node = 'gra_in\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gra_in[0] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.178 ns) 2.408 ns gra_arr\[5\]\[1\]~feeder 2 COMB LCCOMB_X42_Y12_N16 1 " "Info: 2: + IC(1.194 ns) + CELL(0.178 ns) = 2.408 ns; Loc. = LCCOMB_X42_Y12_N16; Fanout = 1; COMB Node = 'gra_arr\[5\]\[1\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { gra_in[0] gra_arr[5][1]~feeder } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.504 ns gra_arr\[5\]\[1\] 3 REG LCFF_X42_Y12_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.504 ns; Loc. = LCFF_X42_Y12_N17; Fanout = 1; REG Node = 'gra_arr\[5\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { gra_arr[5][1]~feeder gra_arr[5][1] } "NODE_NAME" } } { "g14_gra_arr.vhd" "" { Text "H:/dsd/lab4/g14_gra_arr.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 52.32 % ) " "Info: Total cell delay = 1.310 ns ( 52.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.194 ns ( 47.68 % ) " "Info: Total interconnect delay = 1.194 ns ( 47.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { gra_in[0] gra_arr[5][1]~feeder gra_arr[5][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { gra_in[0] {} gra_in[0]~combout {} gra_arr[5][1]~feeder {} gra_arr[5][1] {} } { 0.000ns 0.000ns 1.194ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl gra_arr[5][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} gra_arr[5][1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { gra_in[0] gra_arr[5][1]~feeder gra_arr[5][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { gra_in[0] {} gra_in[0]~combout {} gra_arr[5][1]~feeder {} gra_arr[5][1] {} } { 0.000ns 0.000ns 1.194ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 15:54:16 2011 " "Info: Processing ended: Fri Nov 18 15:54:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
