Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 17:32:52 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2900 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.028       -0.301                     18                 8208        0.051        0.000                      0                 8208        2.833        0.000                       0                  2902  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.333}        6.667           150.000         
  clkfbout_sys_clk_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.028       -0.301                     18                 8208        0.131        0.000                      0                 8208        2.833        0.000                       0                  2898  
  clkfbout_sys_clk                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.027       -0.278                     18                 8208        0.131        0.000                      0                 8208        2.833        0.000                       0                  2898  
  clkfbout_sys_clk_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.028       -0.301                     18                 8208        0.051        0.000                      0                 8208  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.028       -0.301                     18                 8208        0.051        0.000                      0                 8208  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :           18  Failing Endpoints,  Worst Slack       -0.028ns,  Total Violation       -0.301ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.080     6.111    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.738    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.080     6.111    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.738    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.050    -0.376    sigma/udm/udm_controller/in45[20]
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.870    -0.803    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.092    -0.462    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.375    sigma/udm/udm_controller/in45[21]
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.045    -0.330 r  sigma/udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    sigma/udm/udm_controller/RD_DATA_reg[21]
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.871    -0.802    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.092    -0.461    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.827%)  route 0.061ns (30.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X36Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.061    -0.407    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.047    -0.549    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.586    -0.578    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y123         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.330    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/uart_tx/databuf[3]
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.858    -0.815    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.121    -0.442    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.174%)  route 0.108ns (36.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.552    -0.612    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/Q
                         net (fo=3, routed)           0.108    -0.363    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[10]
    SLICE_X38Y121        LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.851    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/C
                         clock pessimism              0.252    -0.599    
    SLICE_X38Y121        FDRE (Hold_fdre_C_D)         0.120    -0.479    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.661%)  route 0.117ns (45.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.596    -0.568    sigma/udm/uart_rx/clk_out1
    SLICE_X1Y110         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.117    -0.310    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.869    -0.804    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.076    -0.476    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.888%)  route 0.119ns (39.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/Q
                         net (fo=3, routed)           0.119    -0.348    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[6]
    SLICE_X30Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1_n_0
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.121    -0.473    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.914%)  route 0.136ns (49.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y106         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.136    -0.289    sigma/udm/uart_rx/clk_counter_reg_n_0_[5]
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.866    -0.806    sigma/udm/uart_rx/clk_out1
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.070    -0.461    sigma/udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.120%)  route 0.069ns (24.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/Q
                         net (fo=3, routed)           0.069    -0.376    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[15]
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[15]
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.092    -0.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.778%)  route 0.137ns (49.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.554    -0.610    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.137    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.821    -0.852    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X39Y122        FDRE (Hold_fdre_C_D)         0.071    -0.506    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y30     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y30     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X10Y139    sigma/csr_rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X10Y139    sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y138     sigma/csr_rdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X9Y137     sigma/csr_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y140     sigma/csr_rdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y140     sigma/csr_rdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y138     sigma/csr_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X40Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X23Y154    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X40Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X21Y159    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X25Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X36Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X35Y151    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X35Y151    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X36Y150    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X21Y156    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X24Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X36Y150    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X21Y156    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :           18  Failing Endpoints,  Worst Slack       -0.027ns,  Total Violation       -0.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.079     6.318    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.945    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.079     6.112    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.079     6.112    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.739    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.050    -0.376    sigma/udm/udm_controller/in45[20]
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.870    -0.803    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.092    -0.462    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.375    sigma/udm/udm_controller/in45[21]
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.045    -0.330 r  sigma/udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    sigma/udm/udm_controller/RD_DATA_reg[21]
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.871    -0.802    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.092    -0.461    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.827%)  route 0.061ns (30.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X36Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.061    -0.407    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.047    -0.549    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.586    -0.578    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y123         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.330    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/uart_tx/databuf[3]
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.858    -0.815    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.121    -0.442    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.174%)  route 0.108ns (36.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.552    -0.612    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/Q
                         net (fo=3, routed)           0.108    -0.363    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[10]
    SLICE_X38Y121        LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.851    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/C
                         clock pessimism              0.252    -0.599    
    SLICE_X38Y121        FDRE (Hold_fdre_C_D)         0.120    -0.479    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.661%)  route 0.117ns (45.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.596    -0.568    sigma/udm/uart_rx/clk_out1
    SLICE_X1Y110         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.117    -0.310    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.869    -0.804    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.076    -0.476    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.888%)  route 0.119ns (39.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/Q
                         net (fo=3, routed)           0.119    -0.348    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[6]
    SLICE_X30Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1_n_0
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.121    -0.473    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.914%)  route 0.136ns (49.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y106         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.136    -0.289    sigma/udm/uart_rx/clk_counter_reg_n_0_[5]
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.866    -0.806    sigma/udm/uart_rx/clk_out1
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.070    -0.461    sigma/udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.120%)  route 0.069ns (24.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/Q
                         net (fo=3, routed)           0.069    -0.376    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[15]
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[15]
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.092    -0.504    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.778%)  route 0.137ns (49.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.554    -0.610    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.137    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.821    -0.852    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/C
                         clock pessimism              0.275    -0.577    
    SLICE_X39Y122        FDRE (Hold_fdre_C_D)         0.071    -0.506    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y30     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y30     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y26     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y27     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.667       4.433      RAMB36_X0Y28     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X10Y139    sigma/csr_rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X10Y139    sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y138     sigma/csr_rdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X9Y137     sigma/csr_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y140     sigma/csr_rdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y140     sigma/csr_rdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X4Y138     sigma/csr_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X40Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X23Y154    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X40Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X21Y159    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X25Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X36Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[14][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X35Y151    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X35Y151    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X36Y150    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X21Y156    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X24Y158    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X36Y150    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X21Y156    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[15][24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :           18  Failing Endpoints,  Worst Slack       -0.028ns,  Total Violation       -0.301ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.080     6.111    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.738    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk rise@6.667ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.080     6.111    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.738    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.050    -0.376    sigma/udm/udm_controller/in45[20]
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.870    -0.803    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.080    -0.474    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.092    -0.382    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.375    sigma/udm/udm_controller/in45[21]
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.045    -0.330 r  sigma/udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    sigma/udm/udm_controller/RD_DATA_reg[21]
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.871    -0.802    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.080    -0.473    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.092    -0.381    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.827%)  route 0.061ns (30.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X36Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.061    -0.407    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.080    -0.516    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.047    -0.469    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.586    -0.578    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y123         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.330    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/uart_tx/databuf[3]
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.858    -0.815    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.080    -0.483    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.121    -0.362    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.174%)  route 0.108ns (36.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.552    -0.612    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/Q
                         net (fo=3, routed)           0.108    -0.363    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[10]
    SLICE_X38Y121        LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.851    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/C
                         clock pessimism              0.252    -0.599    
                         clock uncertainty            0.080    -0.519    
    SLICE_X38Y121        FDRE (Hold_fdre_C_D)         0.120    -0.399    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.661%)  route 0.117ns (45.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.596    -0.568    sigma/udm/uart_rx/clk_out1
    SLICE_X1Y110         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.117    -0.310    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.869    -0.804    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.080    -0.472    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.076    -0.396    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.888%)  route 0.119ns (39.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/Q
                         net (fo=3, routed)           0.119    -0.348    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[6]
    SLICE_X30Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1_n_0
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.080    -0.514    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.121    -0.393    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.914%)  route 0.136ns (49.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y106         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.136    -0.289    sigma/udm/uart_rx/clk_counter_reg_n_0_[5]
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.866    -0.806    sigma/udm/uart_rx/clk_out1
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.080    -0.451    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.070    -0.381    sigma/udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.120%)  route 0.069ns (24.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/Q
                         net (fo=3, routed)           0.069    -0.376    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[15]
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[15]
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.080    -0.516    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.092    -0.424    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.778%)  route 0.137ns (49.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.554    -0.610    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.137    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.821    -0.852    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.080    -0.497    
    SLICE_X39Y122        FDRE (Hold_fdre_C_D)         0.071    -0.426    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :           18  Failing Endpoints,  Worst Slack       -0.028ns,  Total Violation       -0.301ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][20]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][24]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][26]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][30]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][4]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][5]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][6]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.525ns (39.958%)  route 3.794ns (60.042%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 6.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.270    -0.347    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y27         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.846     1.499 f  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOBDO[1]
                         net (fo=11, routed)          0.989     2.488    sigma/sigma_tile/riscv/dat0_o[13]
    SLICE_X8Y148         LUT6 (Prop_lut6_I0_O)        0.097     2.585 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5/O
                         net (fo=2, routed)           0.460     3.045    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][rd_req][0]_i_5_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I2_O)        0.097     3.142 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23/O
                         net (fo=2, routed)           0.103     3.245    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_23_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I3_O)        0.097     3.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12/O
                         net (fo=6, routed)           0.549     3.891    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_12_n_0
    SLICE_X8Y150         LUT6 (Prop_lut6_I0_O)        0.097     3.988 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5/O
                         net (fo=5, routed)           0.620     4.608    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_5_n_0
    SLICE_X7Y149         LUT6 (Prop_lut6_I2_O)        0.097     4.705 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2/O
                         net (fo=39, routed)          0.250     4.955    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL[0]_i_2_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I1_O)        0.097     5.052 r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF[0][curinstr_addr][31]_i_1/O
                         net (fo=97, routed)          0.327     5.380    sigma/sigma_tile/sfr/genpstage_IFETCH_TRX_BUF
    SLICE_X2Y148         LUT2 (Prop_lut2_I1_O)        0.097     5.477 r  sigma/sigma_tile/sfr/gensticky_genpstage_IFETCH_TRX_BUF[0][genmcopipe_handle_instr_mem][rdreq_pending][0]_i_1/O
                         net (fo=35, routed)          0.495     5.972    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][0]_0
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.342     6.105    sigma/sigma_tile/riscv/clk_out1
    SLICE_X2Y150         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]/C
                         clock pessimism              0.292     6.397    
                         clock uncertainty           -0.080     6.317    
    SLICE_X2Y150         FDRE (Setup_fdre_C_R)       -0.373     5.944    sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdreq_pending][0]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.080     6.111    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.738    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][Ext_coproc_req_done][0]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_sys_clk_1 rise@6.667ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.428ns (40.821%)  route 3.520ns (59.178%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 5.899 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.421    -0.196    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y32         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.846     1.650 r  sigma/sigma_tile/ram/ram_dual/ram_reg_5/DOBDO[2]
                         net (fo=4, routed)           0.460     2.110    sigma/sigma_tile/riscv/dat0_o[22]
    SLICE_X9Y158         LUT4 (Prop_lut4_I3_O)        0.097     2.207 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3/O
                         net (fo=77, routed)          0.719     2.926    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][immediate][22]_i_3_n_0
    SLICE_X9Y151         LUT6 (Prop_lut6_I1_O)        0.097     3.023 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20/O
                         net (fo=1, routed)           0.420     3.443    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_20_n_0
    SLICE_X11Y150        LUT6 (Prop_lut6_I4_O)        0.097     3.540 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=3, routed)           0.431     3.971    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.097     4.068 f  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=5, routed)           0.454     4.521    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X8Y152         LUT6 (Prop_lut6_I0_O)        0.097     4.618 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_7/O
                         net (fo=107, routed)         0.496     5.114    sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_recv][0]
    SLICE_X13Y148        LUT2 (Prop_lut2_I1_O)        0.097     5.211 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][if_id][0]_i_1/O
                         net (fo=43, routed)          0.541     5.752    sigma/sigma_tile/riscv/SR[0]
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.667    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     7.929 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     8.846    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.456 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     4.690    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     4.762 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        1.136     5.899    sigma/sigma_tile/riscv/clk_out1
    SLICE_X12Y148        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]/C
                         clock pessimism              0.292     6.191    
                         clock uncertainty           -0.080     6.111    
    SLICE_X12Y148        FDRE (Setup_fdre_C_R)       -0.373     5.738    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][resp_done][0]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.597    -0.567    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sigma/udm/udm_controller/RD_DATA_reg_reg[28]/Q
                         net (fo=1, routed)           0.050    -0.376    sigma/udm/udm_controller/in45[20]
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  sigma/udm/udm_controller/RD_DATA_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/udm/udm_controller/RD_DATA_reg[20]
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.870    -0.803    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y141         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[20]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.080    -0.474    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.092    -0.382    sigma/udm/udm_controller/RD_DATA_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/udm_controller/RD_DATA_reg_reg[29]/Q
                         net (fo=1, routed)           0.050    -0.375    sigma/udm/udm_controller/in45[21]
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.045    -0.330 r  sigma/udm/udm_controller/RD_DATA_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    sigma/udm/udm_controller/RD_DATA_reg[21]
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.871    -0.802    sigma/udm/udm_controller/clk_out1
    SLICE_X1Y144         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.080    -0.473    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.092    -0.381    sigma/udm/udm_controller/RD_DATA_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.827%)  route 0.061ns (30.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X36Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.061    -0.407    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[2]
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.080    -0.516    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.047    -0.469    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.586    -0.578    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y123         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.330    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/uart_tx/databuf[3]
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.858    -0.815    sigma/udm/uart_tx/clk_out1
    SLICE_X2Y122         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.080    -0.483    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.121    -0.362    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.174%)  route 0.108ns (36.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.552    -0.612    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[10]/Q
                         net (fo=3, routed)           0.108    -0.363    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[10]
    SLICE_X38Y121        LUT2 (Prop_lut2_I0_O)        0.045    -0.318 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[10]_i_1_n_0
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.851    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]/C
                         clock pessimism              0.252    -0.599    
                         clock uncertainty            0.080    -0.519    
    SLICE_X38Y121        FDRE (Hold_fdre_C_D)         0.120    -0.399    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.661%)  route 0.117ns (45.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.596    -0.568    sigma/udm/uart_rx/clk_out1
    SLICE_X1Y110         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sigma/udm/uart_rx/clk_counter_reg[22]/Q
                         net (fo=4, routed)           0.117    -0.310    sigma/udm/uart_rx/clk_counter_reg_n_0_[22]
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.869    -0.804    sigma/udm/uart_rx/clk_out1
    SLICE_X2Y110         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[19]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.080    -0.472    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.076    -0.396    sigma/udm/uart_rx/bitperiod_o_reg[19]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.888%)  route 0.119ns (39.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X32Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[6]/Q
                         net (fo=3, routed)           0.119    -0.348    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[6]
    SLICE_X30Y120        LUT2 (Prop_lut2_I0_O)        0.045    -0.303 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[6]_i_1_n_0
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.825    -0.848    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y120        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.080    -0.514    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.121    -0.393    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.914%)  route 0.136ns (49.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.598    -0.566    sigma/udm/uart_rx/clk_out1
    SLICE_X3Y106         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sigma/udm/uart_rx/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.136    -0.289    sigma/udm/uart_rx/clk_counter_reg_n_0_[5]
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.866    -0.806    sigma/udm/uart_rx/clk_out1
    SLICE_X4Y107         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[2]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.080    -0.451    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.070    -0.381    sigma/udm/uart_rx/bitperiod_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.120%)  route 0.069ns (24.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X30Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[15]/Q
                         net (fo=3, routed)           0.069    -0.376    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[15]
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.045    -0.331 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[15]
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.822    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X31Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.080    -0.516    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.092    -0.424    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.778%)  route 0.137ns (49.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.554    -0.610    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X37Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[29]/Q
                         net (fo=3, routed)           0.137    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[29]
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2900, routed)        0.821    -0.852    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X39Y122        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]/C
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.080    -0.497    
    SLICE_X39Y122        FDRE (Hold_fdre_C_D)         0.071    -0.426    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.094    





