#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 12:10:48 2019
# Process ID: 3744
# Current directory: F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1
# Command line: vivado.exe -log XADCdemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl
# Log file: F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/XADCdemo.vds
# Journal file: F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source XADCdemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Users/Ben/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 711.332 ; gain = 178.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:23]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_FRAME_WAIT bound to: 1 - type: integer 
	Parameter S_CONVERSION bound to: 2 - type: integer 
WARNING: [Synth 8-6896] index 256 out of range inside initial block, initial block items will be ignored [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:216]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-3744-Ben-PC/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/.Xil/Vivado-3744-Ben-PC/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:127]
INFO: [Synth 8-6157] synthesizing module 'bin2dec' [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:19]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_DONE bound to: 1 - type: integer 
	Parameter S_DIVIDE bound to: 2 - type: integer 
	Parameter S_NEXT_DIGIT bound to: 3 - type: integer 
	Parameter S_CONVERT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin2dec' (2#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:19]
WARNING: [Synth 8-324] index 256 out of range [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:232]
WARNING: [Synth 8-6014] Unused sequential element sseg_data_reg was removed.  [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:135]
WARNING: [Synth 8-6014] Unused sequential element currentLed_reg was removed.  [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:271]
WARNING: [Synth 8-6014] Unused sequential element Seg2_reg was removed.  [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:463]
WARNING: [Synth 8-6014] Unused sequential element Seg3_reg was removed.  [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:464]
WARNING: [Synth 8-6014] Unused sequential element Seg4_reg was removed.  [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:465]
WARNING: [Synth 8-3848] Net dp in module/entity XADCdemo does not have driver. [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:44]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (3#1) [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:23]
WARNING: [Synth 8-3331] design XADCdemo has unconnected port dp
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 795.664 ; gain = 262.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 795.664 ; gain = 262.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 795.664 ; gain = 262.668
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [f:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 930.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 930.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 930.273 ; gain = 397.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 930.273 ; gain = 397.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 930.273 ; gain = 397.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "multiplyer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "multiplyer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Address_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 930.273 ; gain = 397.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 22    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 264   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 50    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 22    
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADCdemo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 22    
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 263   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 50    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 3     
Module bin2dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Address_in_reg[1]' (FD) to 'Address_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'Address_in_reg[2]' (FD) to 'Address_in_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Address_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lost_reg[1] )
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[3]' (FDE) to 'multiplyer_reg[4]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[4]' (FDE) to 'multiplyer_reg[5]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[5]' (FDE) to 'multiplyer_reg[6]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[6]' (FDE) to 'multiplyer_reg[7]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[7]' (FDE) to 'multiplyer_reg[8]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[8]' (FDE) to 'multiplyer_reg[9]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[9]' (FDE) to 'multiplyer_reg[10]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[10]' (FDE) to 'multiplyer_reg[11]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[11]' (FDE) to 'multiplyer_reg[12]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[12]' (FDE) to 'multiplyer_reg[13]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[13]' (FDE) to 'multiplyer_reg[14]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[14]' (FDE) to 'multiplyer_reg[15]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[15]' (FDE) to 'multiplyer_reg[16]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[16]' (FDE) to 'multiplyer_reg[17]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[17]' (FDE) to 'multiplyer_reg[18]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[18]' (FDE) to 'multiplyer_reg[19]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[19]' (FDE) to 'multiplyer_reg[20]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[20]' (FDE) to 'multiplyer_reg[21]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[21]' (FDE) to 'multiplyer_reg[22]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[22]' (FDE) to 'multiplyer_reg[23]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[23]' (FDE) to 'multiplyer_reg[24]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[24]' (FDE) to 'multiplyer_reg[25]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[25]' (FDE) to 'multiplyer_reg[26]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[26]' (FDE) to 'multiplyer_reg[27]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[27]' (FDE) to 'multiplyer_reg[28]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[28]' (FDE) to 'multiplyer_reg[29]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[29]' (FDE) to 'multiplyer_reg[30]'
INFO: [Synth 8-3886] merging instance 'multiplyer_reg[30]' (FDE) to 'multiplyer_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplyer_reg[31] )
INFO: [Synth 8-3886] merging instance 'led_reg[4]' (FDE) to 'led_reg[5]'
INFO: [Synth 8-3886] merging instance 'led_reg[5]' (FDE) to 'led_reg[6]'
INFO: [Synth 8-3886] merging instance 'led_reg[6]' (FDE) to 'led_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_reg[7]' (FDE) to 'led_reg[8]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FDE) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[9]' (FDE) to 'led_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (FDE) to 'led_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_reg[11]' (FDE) to 'led_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (FDE) to 'led_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_reg[13]' (FDE) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[31]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[30]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[29]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[28]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[27]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[26]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[25]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[24]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[23]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[22]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[21]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[20]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[19]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[18]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[17]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[16]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[15]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[14]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[13]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[12]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[11]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[10]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[9]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[8]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[7]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[6]' (FDRE) to 'displayDigit_reg[4]'
INFO: [Synth 8-3886] merging instance 'displayDigit_reg[5]' (FDRE) to 'displayDigit_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 930.273 ; gain = 397.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 930.273 ; gain = 397.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 1007.625 ; gain = 474.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 1011.180 ; gain = 478.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 1011.180 ; gain = 478.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 1011.180 ; gain = 478.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |   516|
|4     |LUT1       |   176|
|5     |LUT2       |  1154|
|6     |LUT3       |   360|
|7     |LUT4       |   342|
|8     |LUT5       |   168|
|9     |LUT6       |   996|
|10    |MUXF7      |    18|
|11    |FDRE       |   698|
|12    |FDSE       |     3|
|13    |IBUF       |    18|
|14    |OBUF       |    27|
|15    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4504|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 1011.180 ; gain = 478.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:40 . Memory (MB): peak = 1011.180 ; gain = 343.574
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1011.180 ; gain = 478.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'XADCdemo' is not ideal for floorplanning, since the cellview 'XADCdemo' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1011.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:00 . Memory (MB): peak = 1011.180 ; gain = 711.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1011.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Users/Ben/Downloads/Basys-3-XADC-2018.2-3/vivado_proj/Basys-3-XADC.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 12:12:56 2019...
