// Seed: 2178454704
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd3
) (
    input tri0  id_0,
    input uwire _id_1
    , id_4,
    input tri   id_2
);
  wire id_5;
  ;
  assign id_4 = -1;
  module_0 modCall_1 ();
  wire id_6, id_7, id_8, id_9;
  logic [7:0] id_10;
  always @(posedge id_4) begin : LABEL_0
    id_10[id_1] <= id_6 + -1;
  end
endmodule
module module_2 (
    output wor id_0,
    output wire id_1,
    input wire id_2,
    input supply0 id_3
);
  wire id_5;
  ;
  module_0 modCall_1 ();
  wire id_6;
  nand primCall (id_0, id_2, id_3, id_5);
  localparam id_7 = ~1;
  integer id_8;
  ;
endmodule
