<stg><name>activation_accelerator</name>


<trans_list>

<trans id="325" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="10" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
<literal name="config_r_read" val="!5"/>
<literal name="config_r_read" val="!6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="10" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="10" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="35" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="55" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="59" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="61" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r

]]></Node>
<StgValue><ssdm name="config_r_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0

]]></Node>
<StgValue><ssdm name="in0_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %var_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="var_1_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %sum_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_3_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %sum_sq_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_sq_loc"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:126 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %in0_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:130 %trunc_ln332_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %in1_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln332_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:134 %trunc_ln332_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %out_r_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln332_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:138 %store_ln332 = store i6 0, i6 %indvar

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="58">
<![CDATA[
entry:127 %sext_ln332 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:128 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln332

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:129 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="58">
<![CDATA[
entry:131 %sext_ln332_1 = sext i58 %trunc_ln332_1

]]></Node>
<StgValue><ssdm name="sext_ln332_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:132 %gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln332_1

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:133 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:129 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:133 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:129 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:133 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:129 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:133 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:129 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:133 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:129 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:133 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:8 %spectopmodule_ln297 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16

]]></Node>
<StgValue><ssdm name="spectopmodule_ln297"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_28, i32 0, i32 0, void @empty_4, i32 0, i32 1024, void @empty_24, void @empty_6, void @empty_4, i32 16, i32 16, i32 32, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_28, i32 0, i32 0, void @empty_4, i32 0, i32 1024, void @empty_8, void @empty_6, void @empty_4, i32 16, i32 16, i32 32, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_28, i32 0, i32 0, void @empty_4, i32 0, i32 1024, void @empty_27, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 32, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_13, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_20, void @empty_0, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_13, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_20, void @empty_26, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_13, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_20, void @empty_17, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_13, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_20, void @empty_29, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_13, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_20, void @empty_30, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_20, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:36 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:37 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:38 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:40 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:41 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:42 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:43 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:44 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:46 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:47 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:48 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:56 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:58 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln318 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln318"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:62 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:63 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:64 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:65 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:66 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:67 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:68 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:69 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:70 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:71 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:72 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:73 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:74 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:75 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:76 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:77 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:78 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:79 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:80 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:81 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:82 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:83 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:84 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:85 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:86 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:87 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:88 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:89 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:90 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:91 %specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln319"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:92 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:93 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:94 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:95 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:96 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:97 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:98 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:99 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:100 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:101 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:102 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:103 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:104 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:105 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:106 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:107 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:108 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:109 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:110 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:111 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:112 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:113 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:114 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:115 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:116 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:117 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:118 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:119 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:120 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:121 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:122 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:123 %specmemcore_ln320 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln320"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:124 %specmemcore_ln327 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln327"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:125 %specmemcore_ln328 = specmemcore void @_ssdm_op_SpecMemCore, i32 %yt, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln328"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:129 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem0_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:133 %empty_66 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="58">
<![CDATA[
entry:135 %sext_ln332_2 = sext i58 %trunc_ln332_2

]]></Node>
<StgValue><ssdm name="sext_ln332_2"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:136 %gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln332_2

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
entry:137 %empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem2_addr, i32 1024

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
entry:139 %br_ln332 = br void %VITIS_LOOP_336_1

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_336_1:0 %indvar_load = load i6 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_336_1:1 %icmp_ln332 = icmp_eq  i6 %indvar_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_336_1:2 %add_ln332 = add i6 %indvar_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_336_1:3 %br_ln332 = br i1 %icmp_ln332, void %VITIS_LOOP_336_1.split, void %for.end107

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="58" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="0" op_70_bw="0">
<![CDATA[
VITIS_LOOP_336_1.split:2 %call_ln332 = call void @activation_accelerator_Pipeline_VITIS_LOOP_336_1, i512 %gmem1, i512 %gmem0, i58 %trunc_ln332_1, i58 %trunc_ln, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_336_1.split:0 %speclooptripcount_ln333 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln333"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_336_1.split:1 %specloopname_ln332 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln332"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="58" op_4_bw="58" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="0" op_70_bw="0">
<![CDATA[
VITIS_LOOP_336_1.split:2 %call_ln332 = call void @activation_accelerator_Pipeline_VITIS_LOOP_336_1, i512 %gmem1, i512 %gmem0, i58 %trunc_ln332_1, i58 %trunc_ln, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
VITIS_LOOP_336_1.split:3 %switch_ln350 = switch i32 %config_r_read, void %if.end, i32 0, void %if.then, i32 1, void %if.then55, i32 2, void %if.then58, i32 3, void %if.then61, i32 4, void %if.then64, i32 5, void %if.then67, i32 6, void %if.then70

]]></Node>
<StgValue><ssdm name="switch_ln350"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="228" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then70:0 %call_ln381 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="229" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then70:0 %call_ln381 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="230" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then70:1 %call_ln0 = call void @activation_accelerator_Pipeline_layer_loop_0, i32 %sum_3_loc, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then70:1 %call_ln0 = call void @activation_accelerator_Pipeline_layer_loop_0, i32 %sum_3_loc, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then70:2 %sum_3_loc_load = load i32 %sum_3_loc

]]></Node>
<StgValue><ssdm name="sum_3_loc_load"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:3 %mean = fmul i32 %sum_3_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="234" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:3 %mean = fmul i32 %sum_3_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="235" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:3 %mean = fmul i32 %sum_3_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="236" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then70:4 %call_ln205 = call void @activation_accelerator_Pipeline_layer_loop_1, i32 %mean, i32 %var_1_loc, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="237" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then70:4 %call_ln205 = call void @activation_accelerator_Pipeline_layer_loop_1, i32 %mean, i32 %var_1_loc, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then70:5 %var_1_loc_load = load i32 %var_1_loc

]]></Node>
<StgValue><ssdm name="var_1_loc_load"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:6 %var = fmul i32 %var_1_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="240" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:6 %var = fmul i32 %var_1_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="241" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:6 %var = fmul i32 %var_1_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="242" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="245" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="246" st_id="27" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="247" st_id="28" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="249" st_id="30" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="250" st_id="31" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="252" st_id="33" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="253" st_id="34" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then70:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
if.then70:9 %call_ln205 = call void @activation_accelerator_Pipeline_layer_loop_2, i32 %mean, i32 %stddev, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="255" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0" op_37_bw="0">
<![CDATA[
if.then70:9 %call_ln205 = call void @activation_accelerator_Pipeline_layer_loop_2, i32 %mean, i32 %stddev, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln205"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
if.then70:10 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
<literal name="config_r_read" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln0 = br void %if.end71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
if.end71:0 %br_ln0 = br void %if.end72

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
if.end72:0 %br_ln0 = br void %if.end73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
if.end73:0 %br_ln0 = br void %if.end74

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
if.end74:0 %br_ln0 = br void %if.end75

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
if.end75:0 %br_ln0 = br void %VITIS_LOOP_387_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_387_3:1 %store_ln332 = store i6 %add_ln332, i6 %indvar

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="264" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then67:0 %call_ln377 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln377"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="265" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then67:0 %call_ln377 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln377"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="266" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then67:1 %call_ln0 = call void @activation_accelerator_Pipeline_rms_loop_0, i32 %sum_sq_loc, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="267" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then67:1 %call_ln0 = call void @activation_accelerator_Pipeline_rms_loop_0, i32 %sum_sq_loc, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then67:2 %sum_sq_loc_load = load i32 %sum_sq_loc

]]></Node>
<StgValue><ssdm name="sum_sq_loc_load"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:3 %mean_sq = fmul i32 %sum_sq_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="mean_sq"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="270" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:3 %mean_sq = fmul i32 %sum_sq_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="mean_sq"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="271" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:3 %mean_sq = fmul i32 %sum_sq_loc_load, i32 0.000976562

]]></Node>
<StgValue><ssdm name="mean_sq"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="272" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="273" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="274" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="275" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="276" st_id="47" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="277" st_id="48" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="278" st_id="49" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="279" st_id="50" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="280" st_id="51" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="281" st_id="52" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="282" st_id="53" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="283" st_id="54" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then67:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>

<operation id="284" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then67:6 %call_ln13 = call void @activation_accelerator_Pipeline_rms_loop_1, i32 %rms, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="285" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then67:6 %call_ln13 = call void @activation_accelerator_Pipeline_rms_loop_1, i32 %rms, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>

<operation id="286" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
if.then67:7 %br_ln0 = br void %if.end71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="287" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then64:0 %call_ln373 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>

<operation id="288" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then61:0 %call_ln369 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln369"/></StgValue>
</operation>

<operation id="289" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then58:0 %call_ln364 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>

<operation id="290" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then58:1 %call_ln365 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31, i32 %yt

]]></Node>
<StgValue><ssdm name="call_ln365"/></StgValue>
</operation>

<operation id="291" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then55:0 %call_ln360 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln360"/></StgValue>
</operation>

<operation id="292" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then:0 %call_ln352 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln352"/></StgValue>
</operation>

<operation id="293" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then:1 %call_ln353 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31, i32 %yt

]]></Node>
<StgValue><ssdm name="call_ln353"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="294" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then64:0 %call_ln373 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>

<operation id="295" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then61:0 %call_ln369 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln369"/></StgValue>
</operation>

<operation id="296" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then58:0 %call_ln364 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>

<operation id="297" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then58:1 %call_ln365 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31, i32 %yt

]]></Node>
<StgValue><ssdm name="call_ln365"/></StgValue>
</operation>

<operation id="298" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then55:0 %call_ln360 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln360"/></StgValue>
</operation>

<operation id="299" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then:0 %call_ln352 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31, i32 %xt

]]></Node>
<StgValue><ssdm name="call_ln352"/></StgValue>
</operation>

<operation id="300" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="32" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then:1 %call_ln353 = call void @bf16_to_float, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31, i32 %yt

]]></Node>
<StgValue><ssdm name="call_ln353"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="301" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then64:1 %call_ln0 = call void @activation_accelerator_Pipeline_silu_loop, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="302" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then61:1 %call_ln0 = call void @activation_accelerator_Pipeline_sigmoid_loop, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="303" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
if.then58:2 %call_ln366 = call void @float_mask_safe_softmax, i32 %yt, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="304" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then55:1 %call_ln361 = call void @float_safe_softmax, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln361"/></StgValue>
</operation>

<operation id="305" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
if.then:2 %call_ln0 = call void @activation_accelerator_Pipeline_add_loop, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i32 %yt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="306" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then64:1 %call_ln0 = call void @activation_accelerator_Pipeline_silu_loop, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="307" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
if.then64:2 %br_ln0 = br void %if.end72

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then61:1 %call_ln0 = call void @activation_accelerator_Pipeline_sigmoid_loop, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="309" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
if.then61:2 %br_ln0 = br void %if.end73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="310" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
if.then58:2 %call_ln366 = call void @float_mask_safe_softmax, i32 %yt, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln366"/></StgValue>
</operation>

<operation id="311" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
if.then58:3 %br_ln367 = br void %if.end74

]]></Node>
<StgValue><ssdm name="br_ln367"/></StgValue>
</operation>

<operation id="312" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then55:1 %call_ln361 = call void @float_safe_softmax, i32 %xt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln361"/></StgValue>
</operation>

<operation id="313" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
if.then55:2 %br_ln362 = br void %if.end75

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="314" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
if.then:2 %call_ln0 = call void @activation_accelerator_Pipeline_add_loop, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i32 %xt, i32 %yt, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="315" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
if.then:3 %br_ln0 = br void %VITIS_LOOP_387_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="316" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
VITIS_LOOP_387_3:0 %call_ln332 = call void @activation_accelerator_Pipeline_VITIS_LOOP_387_3, i512 %gmem2, i58 %trunc_ln332_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="317" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
VITIS_LOOP_387_3:0 %call_ln332 = call void @activation_accelerator_Pipeline_VITIS_LOOP_387_3, i512 %gmem2, i58 %trunc_ln332_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>

<operation id="318" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_387_3:2 %br_ln332 = br void %VITIS_LOOP_336_1

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="319" st_id="62" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
for.end107:0 %empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="320" st_id="63" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
for.end107:0 %empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="321" st_id="64" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
for.end107:0 %empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="322" st_id="65" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
for.end107:0 %empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="323" st_id="66" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
for.end107:0 %empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="324" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0">
<![CDATA[
for.end107:1 %ret_ln397 = ret

]]></Node>
<StgValue><ssdm name="ret_ln397"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
