Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 23:42:04 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #1                                                                                                 |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                                  19.833 |                                                                                                                                                                                             18.519 |
| Logic Delay               | 0.094(11%)          | 4.576(24%)                                                                                                                                                                                              | 4.171(23%)                                                                                                                                                                                         |
| Net Delay                 | 0.782(89%)          | 15.257(76%)                                                                                                                                                                                             | 14.348(77%)                                                                                                                                                                                        |
| Clock Skew                |              -0.214 |                                                                                                                                                                                                  -0.049 |                                                                                                                                                                                             -0.229 |
| Slack                     |               5.152 |                                                                                                                                                                                                 -13.640 |                                                                                                                                                                                            -12.506 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                                                                                                                                                                                                    |
| Bounding Box Size         | 12% x 0%            | 21% x 6%                                                                                                                                                                                                | 20% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     273 |                                                                                                                                                                                                206 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                                               |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      41 |                                                                                                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_3331/C                                                                                                                                                                        |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_15.roi_ret_3331/D                                                                                                                                                                             | sr_p.sr_1[245]/D                                                                                                                                                                                   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #2                                                                                                   |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                                       19.839 |                                                                                                                                                                                             18.568 |
| Logic Delay               | 0.094(11%)          | 4.687(24%)                                                                                                                                                                                                   | 4.681(26%)                                                                                                                                                                                         |
| Net Delay                 | 0.782(89%)          | 15.152(76%)                                                                                                                                                                                                  | 13.887(74%)                                                                                                                                                                                        |
| Clock Skew                |              -0.214 |                                                                                                                                                                                                       -0.038 |                                                                                                                                                                                             -0.259 |
| Slack                     |               5.152 |                                                                                                                                                                                                      -13.635 |                                                                                                                                                                                            -12.585 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                                    |
| Bounding Box Size         | 12% x 0%            | 21% x 5%                                                                                                                                                                                                     | 21% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                                       | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          271 |                                                                                                                                                                                                233 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                 37 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                               |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           41 |                                                                                                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_773/C                                                                                                                                                                         |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_15.roi_ret_773/D                                                                                                                                                                                   | sr_p.sr_1[245]/D                                                                                                                                                                                   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #3                                                                                              |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                             19.853 |                                                                                                                                                                                        18.142 |
| Logic Delay               | 0.094(11%)          | 4.510(23%)                                                                                                                                                                                         | 3.919(22%)                                                                                                                                                                                    |
| Net Delay                 | 0.782(89%)          | 15.343(77%)                                                                                                                                                                                        | 14.223(78%)                                                                                                                                                                                   |
| Clock Skew                |              -0.214 |                                                                                                                                                                                             -0.020 |                                                                                                                                                                                        -0.275 |
| Slack                     |               5.152 |                                                                                                                                                                                            -13.631 |                                                                                                                                                                                       -12.175 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                                                                                                                                                                                               |
| Bounding Box Size         | 12% x 0%            | 21% x 5%                                                                                                                                                                                           | 18% x 3%                                                                                                                                                                                      |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                272 |                                                                                                                                                                                           199 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                            36 |
| Routes                    |                   1 |                                                                                                                                                                                                 38 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                          |
| BRAM                      | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                          |
| IO Crossings              |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| High Fanout               |                   1 |                                                                                                                                                                                                 41 |                                                                                                                                                                                            16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                | sr_p.sr_1_8.pt_ret_257/C                                                                                                                                                                      |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_8.pt_ret_257/D                                                                                                                                                                           | sr_p.sr_1[245]/D                                                                                                                                                                              |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #4                                                                                                 |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                                  19.834 |                                                                                                                                                                                             18.492 |
| Logic Delay               | 0.094(11%)          | 4.622(24%)                                                                                                                                                                                              | 4.344(24%)                                                                                                                                                                                         |
| Net Delay                 | 0.782(89%)          | 15.212(76%)                                                                                                                                                                                             | 14.148(76%)                                                                                                                                                                                        |
| Clock Skew                |              -0.214 |                                                                                                                                                                                                  -0.038 |                                                                                                                                                                                             -0.258 |
| Slack                     |               5.152 |                                                                                                                                                                                                 -13.630 |                                                                                                                                                                                            -12.508 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                                                                                                                                                                                                    |
| Bounding Box Size         | 12% x 0%            | 21% x 5%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     272 |                                                                                                                                                                                                216 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                                               |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                                                                                                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      41 |                                                                                                                                                                                                 16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_28197/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_15.roi_ret_28197/D                                                                                                                                                                            | sr_p.sr_1[245]/D                                                                                                                                                                                   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #5                                                                                              |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |               0.377 |                                                                                                                                                                                             19.761 |                                                                                                                                                                                   16.665 |
| Logic Delay               | 0.099(27%)          | 4.479(23%)                                                                                                                                                                                         | 4.257(26%)                                                                                                                                                                               |
| Net Delay                 | 0.278(73%)          | 15.282(77%)                                                                                                                                                                                        | 12.408(74%)                                                                                                                                                                              |
| Clock Skew                |              -0.029 |                                                                                                                                                                                             -0.107 |                                                                                                                                                                                   -0.185 |
| Slack                     |               5.836 |                                                                                                                                                                                            -13.626 |                                                                                                                                                                                  -10.608 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                                                                                                                                                                                          |
| Bounding Box Size         | 0% x 0%             | 19% x 5%                                                                                                                                                                                           | 16% x 3%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)              | (1, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                251 |                                                                                                                                                                                      194 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                       35 |
| Routes                    |                   1 |                                                                                                                                                                                                 38 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                 |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                 |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| BRAM                      | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                 41 |                                                                                                                                                                                       16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[148]/C   | muon_cand_9.pt[0]/C                                                                                                                                                                                | sr_p.sr_1_9.sector_ret_412/C                                                                                                                                                             |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_9.sector_ret_412/D                                                                                                                                                                       | sr_p.sr_1[245]/D                                                                                                                                                                         |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #6                                                                                                 |    WorstPath from Dst    |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                   6.250 |                    6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                                  19.942 |                    1.895 |
| Logic Delay               | 0.094(11%)          | 4.676(24%)                                                                                                                                                                                              | 0.409(22%)               |
| Net Delay                 | 0.782(89%)          | 15.266(76%)                                                                                                                                                                                             | 1.486(78%)               |
| Clock Skew                |              -0.214 |                                                                                                                                                                                                   0.074 |                   -0.254 |
| Slack                     |               5.152 |                                                                                                                                                                                                 -13.626 |                    4.092 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                          |
| Bounding Box Size         | 12% x 0%            | 21% x 5%                                                                                                                                                                                                | 10% x 1%                 |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                                  | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     272 |                        4 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                        3 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                        3 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                | clk_user                 |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                | clk_user                 |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      41 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                     | sr_p.sr_1_7.pt_ret_76/C  |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_7.pt_ret_76/D                                                                                                                                                                                 | sr_p.sr_1[117]/D         |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                               Path #7                                                                                              | WorstPath from Dst |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                    6.250 |                                                                                                                                                                                              6.250 |              6.250 |
| Path Delay                |                                                                                                                                                                                   19.674 |                                                                                                                                                                                             19.438 |              0.483 |
| Logic Delay               | 4.248(22%)                                                                                                                                                                               | 4.344(23%)                                                                                                                                                                                         | 0.095(20%)         |
| Net Delay                 | 15.426(78%)                                                                                                                                                                              | 15.094(77%)                                                                                                                                                                                        | 0.388(80%)         |
| Clock Skew                |                                                                                                                                                                                    0.105 |                                                                                                                                                                                             -0.428 |             -0.113 |
| Slack                     |                                                                                                                                                                                  -13.327 |                                                                                                                                                                                            -13.624 |              5.646 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 22% x 4%                                                                                                                                                                                 | 19% x 3%                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                   | (1, 1)                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                      260 |                                                                                                                                                                                                210 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                 37 |                  0 |
| Routes                    |                                                                                                                                                                                       36 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                           | clk_user           |
| End Point Clock           | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                                           | clk_user           |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                                                                                       46 |                                                                                                                                                                                                 16 |                  1 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_4.pt[1]/C                                                                                                                                                                      | sr_p.sr_1_15.roi_ret_24069/C                                                                                                                                                                       | sr_p.sr_1[245]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_24069/D                                                                                                                                                             | sr_p.sr_1[245]/D                                                                                                                                                                                   | sr_p.sr_2[245]/D   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                    Path #8                                                                                                   |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                                                   6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                                       20.037 |                                                                                                                                                                                                  18.021 |
| Logic Delay               | 0.094(11%)          | 4.736(24%)                                                                                                                                                                                                   | 4.314(24%)                                                                                                                                                                                              |
| Net Delay                 | 0.782(89%)          | 15.301(76%)                                                                                                                                                                                                  | 13.707(76%)                                                                                                                                                                                             |
| Clock Skew                |              -0.214 |                                                                                                                                                                                                        0.175 |                                                                                                                                                                                                  -0.498 |
| Slack                     |               5.152 |                                                                                                                                                                                                      -13.620 |                                                                                                                                                                                                 -12.277 |
| Timing Exception          |                     |                                                                                                                                                                                                              |                                                                                                                                                                                                         |
| Bounding Box Size         | 12% x 0%            | 21% x 5%                                                                                                                                                                                                     | 22% x 3%                                                                                                                                                                                                |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                                       | (1, 0)                                                                                                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                          273 |                                                                                                                                                                                                     222 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                      38 |
| Routes                    |                   1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                                |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                                |
| DSP Block                 | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                                                                                           41 |                                                                                                                                                                                                      16 |
| Dont Touch                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_3359/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_15.roi_ret_3359/D                                                                                                                                                                                  | sr_p.sr_1[245]/D                                                                                                                                                                                        |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                               Path #9                                                                                              |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                             19.827 |                                                                                                                                                                                             18.924 |
| Logic Delay               | 0.094(11%)          | 4.561(24%)                                                                                                                                                                                         | 4.491(24%)                                                                                                                                                                                         |
| Net Delay                 | 0.782(89%)          | 15.266(76%)                                                                                                                                                                                        | 14.433(76%)                                                                                                                                                                                        |
| Clock Skew                |              -0.214 |                                                                                                                                                                                             -0.035 |                                                                                                                                                                                             -0.253 |
| Slack                     |               5.152 |                                                                                                                                                                                            -13.620 |                                                                                                                                                                                            -12.935 |
| Timing Exception          |                     |                                                                                                                                                                                                    |                                                                                                                                                                                                    |
| Bounding Box Size         | 12% x 0%            | 21% x 5%                                                                                                                                                                                           | 17% x 3%                                                                                                                                                                                           |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                269 |                                                                                                                                                                                                214 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                 37 |
| Routes                    |                   1 |                                                                                                                                                                                                 38 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                           | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                               |
| BRAM                      | None                | None                                                                                                                                                                                               | None                                                                                                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                 41 |                                                                                                                                                                                                 25 |
| Dont Touch                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                | sr_p.sr_1_15.roi_ret_27105/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_15.roi_ret_27105/D                                                                                                                                                                       | sr_p.sr_1[245]/D                                                                                                                                                                                   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                 Path #10                                                                                                |      WorstPath from Dst     |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |               6.250 |                                                                                                                                                                                                   6.250 |                       6.250 |
| Path Delay                |               0.876 |                                                                                                                                                                                                  19.941 |                       2.852 |
| Logic Delay               | 0.094(11%)          | 4.709(24%)                                                                                                                                                                                              | 0.399(14%)                  |
| Net Delay                 | 0.782(89%)          | 15.232(76%)                                                                                                                                                                                             | 2.453(86%)                  |
| Clock Skew                |              -0.214 |                                                                                                                                                                                                   0.082 |                      -0.250 |
| Slack                     |               5.152 |                                                                                                                                                                                                 -13.617 |                       3.139 |
| Timing Exception          |                     |                                                                                                                                                                                                         |                             |
| Bounding Box Size         | 12% x 0%            | 21% x 5%                                                                                                                                                                                                | 8% x 1%                     |
| Clock Region Distance     | (1, 0)              | (1, 1)                                                                                                                                                                                                  | (0, 0)                      |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                     272 |                           4 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                       0 |                           0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                       0 |                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                       0 |                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                       0 |                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                            | Safely Timed                |
| Logic Levels              |                   0 |                                                                                                                                                                                                      38 |                           3 |
| Routes                    |                   1 |                                                                                                                                                                                                      38 |                           3 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 FDRE    |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                                                | clk_user                    |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                                                | clk_user                    |
| DSP Block                 | None                | None                                                                                                                                                                                                    | None                        |
| BRAM                      | None                | None                                                                                                                                                                                                    | None                        |
| IO Crossings              |                   0 |                                                                                                                                                                                                       0 |                           0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                       0 |                           0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                       0 |                           0 |
| High Fanout               |                   1 |                                                                                                                                                                                                      41 |                           1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                       0 |                           0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                       0 |                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                  | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                  | FDRE/D                      |
| Start Point Pin           | sr_p.sr_15[21]/C    | muon_cand_1.pt[1]/C                                                                                                                                                                                     | sr_p.sr_1_7.sector_ret_76/C |
| End Point Pin             | muon_cand_1.pt[1]/D | sr_p.sr_1_7.sector_ret_76/D                                                                                                                                                                             | sr_p.sr_1[112]/D            |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 30 | 31 | 32 | 33 | 34 |  35 |  36 |  37 |  38 |  39 | 40 | 41 | 42 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+
| clk_user        | 6.250ns     | 18 | 23 | 14 | 52 | 43 | 126 | 129 | 148 | 204 | 157 | 79 |  6 |  1 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


