// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Fri Feb 12 18:40:13 2021
// Host        : DESKTOP-K2FOLNH running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_re2_copro_0_1/re2_copro_re2_copro_0_1_sim_netlist.v
// Design      : re2_copro_re2_copro_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "re2_copro_re2_copro_0_1,re2_copro_v1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "re2_copro_v1,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module re2_copro_re2_copro_0_1
   (s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN re2_copro_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [4:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [4:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN re2_copro_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;

  wire \<const0> ;
  wire s00_axi_aclk;
  wire [4:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [4:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  re2_copro_re2_copro_0_1_re2_copro_v1 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[4:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[4:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "AXI_top" *) 
module re2_copro_re2_copro_0_1_AXI_top
   (D,
    s00_axi_aclk,
    Q,
    \axi_rdata_reg[31] ,
    s00_axi_aresetn,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \cur_cc_pointer_reg[31] ,
    \addr1_inferred__0/i__carry__0 ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[7]_0 ,
    \axi_rdata_reg[7]_1 ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[8]_0 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[12] ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[13]_0 ,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[14]_0 ,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[17] ,
    \axi_rdata_reg[17]_0 ,
    \axi_rdata_reg[18] ,
    \axi_rdata_reg[18]_0 ,
    \axi_rdata_reg[19] ,
    \axi_rdata_reg[19]_0 ,
    \axi_rdata_reg[20] ,
    \axi_rdata_reg[20]_0 ,
    \axi_rdata_reg[21] ,
    \axi_rdata_reg[21]_0 ,
    \axi_rdata_reg[22] ,
    \axi_rdata_reg[23] ,
    \axi_rdata_reg[24] ,
    \axi_rdata_reg[25] ,
    \axi_rdata_reg[26] ,
    \axi_rdata_reg[27] ,
    \axi_rdata_reg[28] ,
    \axi_rdata_reg[29] ,
    \axi_rdata_reg[30] ,
    \axi_rdata_reg[31]_0 ,
    \axi_rdata_reg[0]_0 );
  output [31:0]D;
  input s00_axi_aclk;
  input [2:0]Q;
  input [31:0]\axi_rdata_reg[31] ;
  input s00_axi_aresetn;
  input [9:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [31:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input [31:0]\cur_cc_pointer_reg[31] ;
  input [31:0]\addr1_inferred__0/i__carry__0 ;
  input \axi_rdata_reg[0] ;
  input \axi_rdata_reg[1] ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[7]_0 ;
  input \axi_rdata_reg[7]_1 ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[8]_0 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[12] ;
  input \axi_rdata_reg[13] ;
  input \axi_rdata_reg[13]_0 ;
  input \axi_rdata_reg[14] ;
  input \axi_rdata_reg[14]_0 ;
  input \axi_rdata_reg[15] ;
  input \axi_rdata_reg[15]_0 ;
  input \axi_rdata_reg[16] ;
  input \axi_rdata_reg[17] ;
  input \axi_rdata_reg[17]_0 ;
  input \axi_rdata_reg[18] ;
  input \axi_rdata_reg[18]_0 ;
  input \axi_rdata_reg[19] ;
  input \axi_rdata_reg[19]_0 ;
  input \axi_rdata_reg[20] ;
  input \axi_rdata_reg[20]_0 ;
  input \axi_rdata_reg[21] ;
  input \axi_rdata_reg[21]_0 ;
  input \axi_rdata_reg[22] ;
  input \axi_rdata_reg[23] ;
  input \axi_rdata_reg[24] ;
  input \axi_rdata_reg[25] ;
  input \axi_rdata_reg[26] ;
  input \axi_rdata_reg[27] ;
  input \axi_rdata_reg[28] ;
  input \axi_rdata_reg[29] ;
  input \axi_rdata_reg[30] ;
  input \axi_rdata_reg[31]_0 ;
  input \axi_rdata_reg[0]_0 ;

  wire [31:0]D;
  wire \FSM_sequential_status_register[2]_i_3_n_0 ;
  wire \FSM_sequential_status_register[2]_i_4_n_0 ;
  wire [2:0]Q;
  wire a_regex_coprocessor_n_0;
  wire a_regex_coprocessor_n_13;
  wire a_regex_coprocessor_n_3;
  wire abram_n_100;
  wire abram_n_101;
  wire abram_n_102;
  wire abram_n_103;
  wire abram_n_104;
  wire abram_n_105;
  wire abram_n_106;
  wire abram_n_107;
  wire abram_n_108;
  wire abram_n_64;
  wire abram_n_65;
  wire abram_n_66;
  wire abram_n_67;
  wire [31:0]\addr1_inferred__0/i__carry__0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[12] ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[13]_0 ;
  wire \axi_rdata_reg[14] ;
  wire \axi_rdata_reg[14]_0 ;
  wire \axi_rdata_reg[15] ;
  wire \axi_rdata_reg[15]_0 ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[17] ;
  wire \axi_rdata_reg[17]_0 ;
  wire \axi_rdata_reg[18] ;
  wire \axi_rdata_reg[18]_0 ;
  wire \axi_rdata_reg[19] ;
  wire \axi_rdata_reg[19]_0 ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[20] ;
  wire \axi_rdata_reg[20]_0 ;
  wire \axi_rdata_reg[21] ;
  wire \axi_rdata_reg[21]_0 ;
  wire \axi_rdata_reg[22] ;
  wire \axi_rdata_reg[23] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[25] ;
  wire \axi_rdata_reg[26] ;
  wire \axi_rdata_reg[27] ;
  wire \axi_rdata_reg[28] ;
  wire \axi_rdata_reg[29] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[30] ;
  wire [31:0]\axi_rdata_reg[31] ;
  wire \axi_rdata_reg[31]_0 ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[7]_0 ;
  wire \axi_rdata_reg[7]_1 ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[9] ;
  wire [63:0]bram_r;
  wire [8:0]bram_r_addr;
  wire bram_r_valid;
  wire [31:0]\cur_cc_pointer_reg[31] ;
  wire [31:0]elapsed_cc;
  wire \elapsed_cc[0]_i_1_n_0 ;
  wire \elapsed_cc[10]_i_1_n_0 ;
  wire \elapsed_cc[11]_i_1_n_0 ;
  wire \elapsed_cc[12]_i_1_n_0 ;
  wire \elapsed_cc[13]_i_1_n_0 ;
  wire \elapsed_cc[14]_i_1_n_0 ;
  wire \elapsed_cc[15]_i_1_n_0 ;
  wire \elapsed_cc[16]_i_1_n_0 ;
  wire \elapsed_cc[17]_i_1_n_0 ;
  wire \elapsed_cc[18]_i_1_n_0 ;
  wire \elapsed_cc[19]_i_1_n_0 ;
  wire \elapsed_cc[1]_i_1_n_0 ;
  wire \elapsed_cc[20]_i_1_n_0 ;
  wire \elapsed_cc[21]_i_1_n_0 ;
  wire \elapsed_cc[22]_i_1_n_0 ;
  wire \elapsed_cc[23]_i_1_n_0 ;
  wire \elapsed_cc[24]_i_1_n_0 ;
  wire \elapsed_cc[25]_i_1_n_0 ;
  wire \elapsed_cc[26]_i_1_n_0 ;
  wire \elapsed_cc[27]_i_1_n_0 ;
  wire \elapsed_cc[28]_i_1_n_0 ;
  wire \elapsed_cc[29]_i_1_n_0 ;
  wire \elapsed_cc[2]_i_1_n_0 ;
  wire \elapsed_cc[30]_i_1_n_0 ;
  wire \elapsed_cc[31]_i_10_n_0 ;
  wire \elapsed_cc[31]_i_2_n_0 ;
  wire \elapsed_cc[31]_i_3_n_0 ;
  wire \elapsed_cc[31]_i_4_n_0 ;
  wire \elapsed_cc[31]_i_5_n_0 ;
  wire \elapsed_cc[31]_i_6_n_0 ;
  wire \elapsed_cc[31]_i_7_n_0 ;
  wire \elapsed_cc[31]_i_8_n_0 ;
  wire \elapsed_cc[31]_i_9_n_0 ;
  wire \elapsed_cc[3]_i_1_n_0 ;
  wire \elapsed_cc[4]_i_1_n_0 ;
  wire \elapsed_cc[5]_i_1_n_0 ;
  wire \elapsed_cc[6]_i_1_n_0 ;
  wire \elapsed_cc[7]_i_1_n_0 ;
  wire \elapsed_cc[8]_i_1_n_0 ;
  wire \elapsed_cc[9]_i_1_n_0 ;
  wire elapsed_cc_next;
  wire elapsed_cc_next0_carry__0_n_0;
  wire elapsed_cc_next0_carry__0_n_1;
  wire elapsed_cc_next0_carry__0_n_2;
  wire elapsed_cc_next0_carry__0_n_3;
  wire elapsed_cc_next0_carry__0_n_4;
  wire elapsed_cc_next0_carry__0_n_5;
  wire elapsed_cc_next0_carry__0_n_6;
  wire elapsed_cc_next0_carry__0_n_7;
  wire elapsed_cc_next0_carry__1_n_0;
  wire elapsed_cc_next0_carry__1_n_1;
  wire elapsed_cc_next0_carry__1_n_2;
  wire elapsed_cc_next0_carry__1_n_3;
  wire elapsed_cc_next0_carry__1_n_4;
  wire elapsed_cc_next0_carry__1_n_5;
  wire elapsed_cc_next0_carry__1_n_6;
  wire elapsed_cc_next0_carry__1_n_7;
  wire elapsed_cc_next0_carry__2_n_2;
  wire elapsed_cc_next0_carry__2_n_3;
  wire elapsed_cc_next0_carry__2_n_4;
  wire elapsed_cc_next0_carry__2_n_5;
  wire elapsed_cc_next0_carry__2_n_6;
  wire elapsed_cc_next0_carry__2_n_7;
  wire elapsed_cc_next0_carry_n_0;
  wire elapsed_cc_next0_carry_n_1;
  wire elapsed_cc_next0_carry_n_2;
  wire elapsed_cc_next0_carry_n_3;
  wire elapsed_cc_next0_carry_n_4;
  wire elapsed_cc_next0_carry_n_5;
  wire elapsed_cc_next0_carry_n_6;
  wire elapsed_cc_next0_carry_n_7;
  wire [9:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [31:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire [31:1]in6;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [2:0]status_register__0;
  wire [2:1]status_register_next;
  wire [7:6]NLW_elapsed_cc_next0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_elapsed_cc_next0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT4 #(
    .INIT(16'h2208)) 
    \FSM_sequential_status_register[2]_i_3 
       (.I0(abram_n_64),
        .I1(status_register__0[2]),
        .I2(status_register__0[0]),
        .I3(status_register__0[1]),
        .O(\FSM_sequential_status_register[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_status_register[2]_i_4 
       (.I0(\axi_rdata_reg[31] [0]),
        .I1(\axi_rdata_reg[31] [1]),
        .O(\FSM_sequential_status_register[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "STATUS_IDLE:000,STATUS_RUNNING:001,STATUS_ERROR:010,STATUS_REJECTED:100,STATUS_ACCEPTED:011" *) 
  FDRE \FSM_sequential_status_register_reg[0] 
       (.C(s00_axi_aclk),
        .CE(a_regex_coprocessor_n_13),
        .D(a_regex_coprocessor_n_3),
        .Q(status_register__0[0]),
        .R(a_regex_coprocessor_n_0));
  (* FSM_ENCODED_STATES = "STATUS_IDLE:000,STATUS_RUNNING:001,STATUS_ERROR:010,STATUS_REJECTED:100,STATUS_ACCEPTED:011" *) 
  FDRE \FSM_sequential_status_register_reg[1] 
       (.C(s00_axi_aclk),
        .CE(a_regex_coprocessor_n_13),
        .D(status_register_next[1]),
        .Q(status_register__0[1]),
        .R(a_regex_coprocessor_n_0));
  (* FSM_ENCODED_STATES = "STATUS_IDLE:000,STATUS_RUNNING:001,STATUS_ERROR:010,STATUS_REJECTED:100,STATUS_ACCEPTED:011" *) 
  FDRE \FSM_sequential_status_register_reg[2] 
       (.C(s00_axi_aclk),
        .CE(a_regex_coprocessor_n_13),
        .D(status_register_next[2]),
        .Q(status_register__0[2]),
        .R(a_regex_coprocessor_n_0));
  re2_copro_re2_copro_0_1_regex_coprocessor_top a_regex_coprocessor
       (.ADDRARDADDR(bram_r_addr),
        .D({status_register_next,a_regex_coprocessor_n_3}),
        .E(a_regex_coprocessor_n_13),
        .\FSM_sequential_status_register_reg[0] (\FSM_sequential_status_register[2]_i_3_n_0 ),
        .\FSM_sequential_status_register_reg[0]_0 (\FSM_sequential_status_register[2]_i_4_n_0 ),
        .Q(status_register__0),
        .\addr1_inferred__0/i__carry__0_0 (\addr1_inferred__0/i__carry__0 ),
        .bram_r_valid(bram_r_valid),
        .\cur_cc_pointer_reg[31]_0 (\cur_cc_pointer_reg[31] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (abram_n_64),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (abram_n_65),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (abram_n_106),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (abram_n_108),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (abram_n_66),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (abram_n_67),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (abram_n_105),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (abram_n_104),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (abram_n_103),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (abram_n_102),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (abram_n_100),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (abram_n_101),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 [9:7]),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (abram_n_107),
        .\memory\.data (bram_r),
        .\old_grant_reg[0] (\axi_rdata_reg[31] [2:0]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg4_reg[0] (a_regex_coprocessor_n_0));
  re2_copro_re2_copro_0_1_bram abram
       (.ADDRARDADDR(bram_r_addr),
        .D(D),
        .\FSM_sequential_status_register_reg[0] (abram_n_66),
        .\FSM_sequential_status_register_reg[0]_0 (abram_n_101),
        .\FSM_sequential_status_register_reg[1] (abram_n_108),
        .Q(status_register__0),
        .SR(a_regex_coprocessor_n_0),
        .\axi_rdata[31]_i_3 (elapsed_cc),
        .\axi_rdata_reg[0] (Q),
        .\axi_rdata_reg[0]_0 (\axi_rdata_reg[0] ),
        .\axi_rdata_reg[0]_1 (\axi_rdata[0]_i_4_n_0 ),
        .\axi_rdata_reg[0]_2 (\axi_rdata_reg[0]_0 ),
        .\axi_rdata_reg[10] (\axi_rdata_reg[10] ),
        .\axi_rdata_reg[11] (\axi_rdata_reg[11] ),
        .\axi_rdata_reg[12] (\axi_rdata_reg[12] ),
        .\axi_rdata_reg[13] (\axi_rdata_reg[13] ),
        .\axi_rdata_reg[13]_0 (\axi_rdata_reg[13]_0 ),
        .\axi_rdata_reg[14] (\axi_rdata_reg[14] ),
        .\axi_rdata_reg[14]_0 (\axi_rdata_reg[14]_0 ),
        .\axi_rdata_reg[15] (\axi_rdata_reg[15] ),
        .\axi_rdata_reg[15]_0 (\axi_rdata_reg[15]_0 ),
        .\axi_rdata_reg[16] (\axi_rdata_reg[16] ),
        .\axi_rdata_reg[17] (\axi_rdata_reg[17] ),
        .\axi_rdata_reg[17]_0 (\axi_rdata_reg[17]_0 ),
        .\axi_rdata_reg[18] (\axi_rdata_reg[18] ),
        .\axi_rdata_reg[18]_0 (\axi_rdata_reg[18]_0 ),
        .\axi_rdata_reg[19] (\axi_rdata_reg[19] ),
        .\axi_rdata_reg[19]_0 (\axi_rdata_reg[19]_0 ),
        .\axi_rdata_reg[1] (\axi_rdata_reg[1] ),
        .\axi_rdata_reg[1]_0 (\axi_rdata[1]_i_4_n_0 ),
        .\axi_rdata_reg[20] (\axi_rdata_reg[20] ),
        .\axi_rdata_reg[20]_0 (\axi_rdata_reg[20]_0 ),
        .\axi_rdata_reg[21] (\axi_rdata_reg[21] ),
        .\axi_rdata_reg[21]_0 (\axi_rdata_reg[21]_0 ),
        .\axi_rdata_reg[22] (\axi_rdata_reg[22] ),
        .\axi_rdata_reg[23] (\axi_rdata_reg[23] ),
        .\axi_rdata_reg[24] (\axi_rdata_reg[24] ),
        .\axi_rdata_reg[25] (\axi_rdata_reg[25] ),
        .\axi_rdata_reg[26] (\axi_rdata_reg[26] ),
        .\axi_rdata_reg[27] (\axi_rdata_reg[27] ),
        .\axi_rdata_reg[28] (\axi_rdata_reg[28] ),
        .\axi_rdata_reg[29] (\axi_rdata_reg[29] ),
        .\axi_rdata_reg[2] (\axi_rdata[2]_i_3_n_0 ),
        .\axi_rdata_reg[2]_0 (\axi_rdata_reg[2] ),
        .\axi_rdata_reg[2]_1 (\axi_rdata[2]_i_5_n_0 ),
        .\axi_rdata_reg[30] (\axi_rdata_reg[30] ),
        .\axi_rdata_reg[31] (\axi_rdata_reg[31] ),
        .\axi_rdata_reg[31]_0 (\axi_rdata_reg[31]_0 ),
        .\axi_rdata_reg[3] (\axi_rdata_reg[3] ),
        .\axi_rdata_reg[4] (\axi_rdata_reg[4] ),
        .\axi_rdata_reg[5] (\axi_rdata_reg[5] ),
        .\axi_rdata_reg[6] (\axi_rdata_reg[6] ),
        .\axi_rdata_reg[7] (\axi_rdata_reg[7] ),
        .\axi_rdata_reg[7]_0 (\axi_rdata_reg[7]_0 ),
        .\axi_rdata_reg[7]_1 (\axi_rdata_reg[7]_1 ),
        .\axi_rdata_reg[8] (\axi_rdata_reg[8] ),
        .\axi_rdata_reg[8]_0 (\axi_rdata_reg[8]_0 ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .bram_r_valid(bram_r_valid),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\memory\.data (bram_r),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg1_reg[1] (abram_n_100),
        .\slv_reg1_reg[2] (abram_n_102),
        .\slv_reg1_reg[3] (abram_n_103),
        .\slv_reg1_reg[4] (abram_n_104),
        .\slv_reg1_reg[5] (abram_n_105),
        .\slv_reg1_reg[6] (abram_n_106),
        .\slv_reg4_reg[0] (abram_n_65),
        .\slv_reg4_reg[23] (abram_n_64),
        .\slv_reg4_reg[2] (abram_n_67),
        .\slv_reg4_reg[2]_0 (abram_n_107));
  LUT6 #(
    .INIT(64'h00000000222E2E22)) 
    \axi_rdata[0]_i_4 
       (.I0(\axi_rdata_reg[31] [0]),
        .I1(Q[0]),
        .I2(status_register__0[1]),
        .I3(status_register__0[2]),
        .I4(status_register__0[0]),
        .I5(Q[1]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022E22E22)) 
    \axi_rdata[1]_i_4 
       (.I0(\axi_rdata_reg[31] [1]),
        .I1(Q[0]),
        .I2(status_register__0[0]),
        .I3(status_register__0[2]),
        .I4(status_register__0[1]),
        .I5(Q[1]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDFFDDD)) 
    \axi_rdata[2]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(status_register__0[1]),
        .I3(status_register__0[2]),
        .I4(status_register__0[0]),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404045404)) 
    \axi_rdata[2]_i_5 
       (.I0(Q[1]),
        .I1(\axi_rdata_reg[31] [2]),
        .I2(Q[0]),
        .I3(status_register__0[1]),
        .I4(status_register__0[2]),
        .I5(status_register__0[0]),
        .O(\axi_rdata[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \elapsed_cc[0]_i_1 
       (.I0(elapsed_cc[0]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[10]_i_1 
       (.I0(in6[10]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[11]_i_1 
       (.I0(in6[11]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[12]_i_1 
       (.I0(in6[12]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[13]_i_1 
       (.I0(in6[13]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[14]_i_1 
       (.I0(in6[14]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[15]_i_1 
       (.I0(in6[15]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[16]_i_1 
       (.I0(in6[16]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[17]_i_1 
       (.I0(in6[17]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[18]_i_1 
       (.I0(in6[18]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[19]_i_1 
       (.I0(in6[19]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[1]_i_1 
       (.I0(in6[1]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[20]_i_1 
       (.I0(in6[20]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[21]_i_1 
       (.I0(in6[21]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[22]_i_1 
       (.I0(in6[22]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[23]_i_1 
       (.I0(in6[23]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[24]_i_1 
       (.I0(in6[24]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[25]_i_1 
       (.I0(in6[25]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[26]_i_1 
       (.I0(in6[26]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[27]_i_1 
       (.I0(in6[27]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[28]_i_1 
       (.I0(in6[28]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[29]_i_1 
       (.I0(in6[29]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[2]_i_1 
       (.I0(in6[2]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[30]_i_1 
       (.I0(in6[30]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \elapsed_cc[31]_i_1 
       (.I0(abram_n_65),
        .I1(\elapsed_cc[31]_i_3_n_0 ),
        .O(elapsed_cc_next));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \elapsed_cc[31]_i_10 
       (.I0(elapsed_cc[13]),
        .I1(elapsed_cc[29]),
        .I2(elapsed_cc[3]),
        .I3(elapsed_cc[22]),
        .O(\elapsed_cc[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[31]_i_2 
       (.I0(in6[31]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \elapsed_cc[31]_i_3 
       (.I0(\elapsed_cc[31]_i_4_n_0 ),
        .I1(elapsed_cc[4]),
        .I2(elapsed_cc[2]),
        .I3(elapsed_cc[0]),
        .I4(\elapsed_cc[31]_i_5_n_0 ),
        .I5(\elapsed_cc[31]_i_6_n_0 ),
        .O(\elapsed_cc[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \elapsed_cc[31]_i_4 
       (.I0(elapsed_cc[24]),
        .I1(elapsed_cc[12]),
        .I2(elapsed_cc[25]),
        .I3(elapsed_cc[7]),
        .I4(\elapsed_cc[31]_i_7_n_0 ),
        .O(\elapsed_cc[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \elapsed_cc[31]_i_5 
       (.I0(\elapsed_cc[31]_i_8_n_0 ),
        .I1(elapsed_cc[17]),
        .I2(elapsed_cc[18]),
        .I3(elapsed_cc[26]),
        .I4(elapsed_cc[31]),
        .I5(\elapsed_cc[31]_i_9_n_0 ),
        .O(\elapsed_cc[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \elapsed_cc[31]_i_6 
       (.I0(elapsed_cc[8]),
        .I1(elapsed_cc[16]),
        .I2(elapsed_cc[23]),
        .I3(elapsed_cc[11]),
        .I4(elapsed_cc[19]),
        .I5(elapsed_cc[5]),
        .O(\elapsed_cc[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \elapsed_cc[31]_i_7 
       (.I0(elapsed_cc[20]),
        .I1(elapsed_cc[28]),
        .I2(elapsed_cc[27]),
        .I3(status_register__0[0]),
        .O(\elapsed_cc[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \elapsed_cc[31]_i_8 
       (.I0(elapsed_cc[1]),
        .I1(elapsed_cc[10]),
        .I2(elapsed_cc[9]),
        .I3(elapsed_cc[30]),
        .O(\elapsed_cc[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \elapsed_cc[31]_i_9 
       (.I0(elapsed_cc[15]),
        .I1(elapsed_cc[6]),
        .I2(elapsed_cc[21]),
        .I3(elapsed_cc[14]),
        .I4(\elapsed_cc[31]_i_10_n_0 ),
        .O(\elapsed_cc[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[3]_i_1 
       (.I0(in6[3]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[4]_i_1 
       (.I0(in6[4]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[5]_i_1 
       (.I0(in6[5]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[6]_i_1 
       (.I0(in6[6]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[7]_i_1 
       (.I0(in6[7]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[8]_i_1 
       (.I0(in6[8]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \elapsed_cc[9]_i_1 
       (.I0(in6[9]),
        .I1(status_register__0[0]),
        .I2(status_register__0[2]),
        .O(\elapsed_cc[9]_i_1_n_0 ));
  CARRY8 elapsed_cc_next0_carry
       (.CI(elapsed_cc[0]),
        .CI_TOP(1'b0),
        .CO({elapsed_cc_next0_carry_n_0,elapsed_cc_next0_carry_n_1,elapsed_cc_next0_carry_n_2,elapsed_cc_next0_carry_n_3,elapsed_cc_next0_carry_n_4,elapsed_cc_next0_carry_n_5,elapsed_cc_next0_carry_n_6,elapsed_cc_next0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in6[8:1]),
        .S(elapsed_cc[8:1]));
  CARRY8 elapsed_cc_next0_carry__0
       (.CI(elapsed_cc_next0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({elapsed_cc_next0_carry__0_n_0,elapsed_cc_next0_carry__0_n_1,elapsed_cc_next0_carry__0_n_2,elapsed_cc_next0_carry__0_n_3,elapsed_cc_next0_carry__0_n_4,elapsed_cc_next0_carry__0_n_5,elapsed_cc_next0_carry__0_n_6,elapsed_cc_next0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in6[16:9]),
        .S(elapsed_cc[16:9]));
  CARRY8 elapsed_cc_next0_carry__1
       (.CI(elapsed_cc_next0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({elapsed_cc_next0_carry__1_n_0,elapsed_cc_next0_carry__1_n_1,elapsed_cc_next0_carry__1_n_2,elapsed_cc_next0_carry__1_n_3,elapsed_cc_next0_carry__1_n_4,elapsed_cc_next0_carry__1_n_5,elapsed_cc_next0_carry__1_n_6,elapsed_cc_next0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in6[24:17]),
        .S(elapsed_cc[24:17]));
  CARRY8 elapsed_cc_next0_carry__2
       (.CI(elapsed_cc_next0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_elapsed_cc_next0_carry__2_CO_UNCONNECTED[7:6],elapsed_cc_next0_carry__2_n_2,elapsed_cc_next0_carry__2_n_3,elapsed_cc_next0_carry__2_n_4,elapsed_cc_next0_carry__2_n_5,elapsed_cc_next0_carry__2_n_6,elapsed_cc_next0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_elapsed_cc_next0_carry__2_O_UNCONNECTED[7],in6[31:25]}),
        .S({1'b0,elapsed_cc[31:25]}));
  FDRE \elapsed_cc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[0]_i_1_n_0 ),
        .Q(elapsed_cc[0]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[10] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[10]_i_1_n_0 ),
        .Q(elapsed_cc[10]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[11] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[11]_i_1_n_0 ),
        .Q(elapsed_cc[11]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[12] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[12]_i_1_n_0 ),
        .Q(elapsed_cc[12]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[13] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[13]_i_1_n_0 ),
        .Q(elapsed_cc[13]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[14] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[14]_i_1_n_0 ),
        .Q(elapsed_cc[14]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[15] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[15]_i_1_n_0 ),
        .Q(elapsed_cc[15]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[16] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[16]_i_1_n_0 ),
        .Q(elapsed_cc[16]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[17] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[17]_i_1_n_0 ),
        .Q(elapsed_cc[17]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[18] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[18]_i_1_n_0 ),
        .Q(elapsed_cc[18]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[19] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[19]_i_1_n_0 ),
        .Q(elapsed_cc[19]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[1]_i_1_n_0 ),
        .Q(elapsed_cc[1]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[20] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[20]_i_1_n_0 ),
        .Q(elapsed_cc[20]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[21] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[21]_i_1_n_0 ),
        .Q(elapsed_cc[21]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[22] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[22]_i_1_n_0 ),
        .Q(elapsed_cc[22]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[23] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[23]_i_1_n_0 ),
        .Q(elapsed_cc[23]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[24] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[24]_i_1_n_0 ),
        .Q(elapsed_cc[24]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[25] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[25]_i_1_n_0 ),
        .Q(elapsed_cc[25]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[26] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[26]_i_1_n_0 ),
        .Q(elapsed_cc[26]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[27] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[27]_i_1_n_0 ),
        .Q(elapsed_cc[27]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[28] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[28]_i_1_n_0 ),
        .Q(elapsed_cc[28]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[29] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[29]_i_1_n_0 ),
        .Q(elapsed_cc[29]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[2]_i_1_n_0 ),
        .Q(elapsed_cc[2]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[30] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[30]_i_1_n_0 ),
        .Q(elapsed_cc[30]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[31] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[31]_i_2_n_0 ),
        .Q(elapsed_cc[31]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[3]_i_1_n_0 ),
        .Q(elapsed_cc[3]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[4]_i_1_n_0 ),
        .Q(elapsed_cc[4]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[5]_i_1_n_0 ),
        .Q(elapsed_cc[5]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[6]_i_1_n_0 ),
        .Q(elapsed_cc[6]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[7]_i_1_n_0 ),
        .Q(elapsed_cc[7]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[8] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[8]_i_1_n_0 ),
        .Q(elapsed_cc[8]),
        .R(a_regex_coprocessor_n_0));
  FDRE \elapsed_cc_reg[9] 
       (.C(s00_axi_aclk),
        .CE(elapsed_cc_next),
        .D(\elapsed_cc[9]_i_1_n_0 ),
        .Q(elapsed_cc[9]),
        .R(a_regex_coprocessor_n_0));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module re2_copro_re2_copro_0_1_BRAM_SDP_MACRO
   (\memory\.data ,
    \slv_reg4_reg[23] ,
    \slv_reg4_reg[0] ,
    \FSM_sequential_status_register_reg[0] ,
    \slv_reg4_reg[2] ,
    D,
    \slv_reg1_reg[1] ,
    \FSM_sequential_status_register_reg[0]_0 ,
    \slv_reg1_reg[2] ,
    \slv_reg1_reg[3] ,
    \slv_reg1_reg[4] ,
    \slv_reg1_reg[5] ,
    \slv_reg1_reg[6] ,
    \slv_reg4_reg[2]_0 ,
    \FSM_sequential_status_register_reg[1] ,
    s00_axi_aclk,
    bram_r_valid,
    SR,
    ADDRARDADDR,
    Q,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[31] ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[0]_1 ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[1]_0 ,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[2]_1 ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[7]_0 ,
    \axi_rdata_reg[7]_1 ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[8]_0 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[12] ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[13]_0 ,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[14]_0 ,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[17] ,
    \axi_rdata_reg[17]_0 ,
    \axi_rdata_reg[18] ,
    \axi_rdata_reg[18]_0 ,
    \axi_rdata_reg[19] ,
    \axi_rdata_reg[19]_0 ,
    \axi_rdata_reg[20] ,
    \axi_rdata_reg[20]_0 ,
    \axi_rdata_reg[21] ,
    \axi_rdata_reg[21]_0 ,
    \axi_rdata_reg[22] ,
    \axi_rdata_reg[23] ,
    \axi_rdata_reg[24] ,
    \axi_rdata_reg[25] ,
    \axi_rdata_reg[26] ,
    \axi_rdata_reg[27] ,
    \axi_rdata_reg[28] ,
    \axi_rdata_reg[29] ,
    \axi_rdata_reg[30] ,
    \axi_rdata_reg[31]_0 ,
    \axi_rdata[31]_i_3_0 ,
    \axi_rdata_reg[0]_2 );
  output [63:0]\memory\.data ;
  output \slv_reg4_reg[23] ;
  output \slv_reg4_reg[0] ;
  output \FSM_sequential_status_register_reg[0] ;
  output \slv_reg4_reg[2] ;
  output [31:0]D;
  output \slv_reg1_reg[1] ;
  output \FSM_sequential_status_register_reg[0]_0 ;
  output \slv_reg1_reg[2] ;
  output \slv_reg1_reg[3] ;
  output \slv_reg1_reg[4] ;
  output \slv_reg1_reg[5] ;
  output \slv_reg1_reg[6] ;
  output \slv_reg4_reg[2]_0 ;
  output \FSM_sequential_status_register_reg[1] ;
  input s00_axi_aclk;
  input bram_r_valid;
  input [0:0]SR;
  input [8:0]ADDRARDADDR;
  input [2:0]Q;
  input [2:0]\axi_rdata_reg[0] ;
  input [31:0]\axi_rdata_reg[31] ;
  input [9:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input [31:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input \axi_rdata_reg[0]_0 ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[0]_1 ;
  input \axi_rdata_reg[1] ;
  input \axi_rdata_reg[1]_0 ;
  input \axi_rdata_reg[2]_0 ;
  input \axi_rdata_reg[2]_1 ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[7]_0 ;
  input \axi_rdata_reg[7]_1 ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[8]_0 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[12] ;
  input \axi_rdata_reg[13] ;
  input \axi_rdata_reg[13]_0 ;
  input \axi_rdata_reg[14] ;
  input \axi_rdata_reg[14]_0 ;
  input \axi_rdata_reg[15] ;
  input \axi_rdata_reg[15]_0 ;
  input \axi_rdata_reg[16] ;
  input \axi_rdata_reg[17] ;
  input \axi_rdata_reg[17]_0 ;
  input \axi_rdata_reg[18] ;
  input \axi_rdata_reg[18]_0 ;
  input \axi_rdata_reg[19] ;
  input \axi_rdata_reg[19]_0 ;
  input \axi_rdata_reg[20] ;
  input \axi_rdata_reg[20]_0 ;
  input \axi_rdata_reg[21] ;
  input \axi_rdata_reg[21]_0 ;
  input \axi_rdata_reg[22] ;
  input \axi_rdata_reg[23] ;
  input \axi_rdata_reg[24] ;
  input \axi_rdata_reg[25] ;
  input \axi_rdata_reg[26] ;
  input \axi_rdata_reg[27] ;
  input \axi_rdata_reg[28] ;
  input \axi_rdata_reg[29] ;
  input \axi_rdata_reg[30] ;
  input \axi_rdata_reg[31]_0 ;
  input [31:0]\axi_rdata[31]_i_3_0 ;
  input \axi_rdata_reg[0]_2 ;

  wire [8:0]ADDRARDADDR;
  wire [31:0]D;
  wire \FSM_sequential_status_register_reg[0] ;
  wire \FSM_sequential_status_register_reg[0]_0 ;
  wire \FSM_sequential_status_register_reg[1] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[21]_i_10_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_8_n_0 ;
  wire \axi_rdata[21]_i_9_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire [31:0]\axi_rdata[31]_i_3_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire [2:0]\axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[0]_1 ;
  wire \axi_rdata_reg[0]_2 ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[12] ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[13]_0 ;
  wire \axi_rdata_reg[14] ;
  wire \axi_rdata_reg[14]_0 ;
  wire \axi_rdata_reg[15] ;
  wire \axi_rdata_reg[15]_0 ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[17] ;
  wire \axi_rdata_reg[17]_0 ;
  wire \axi_rdata_reg[18] ;
  wire \axi_rdata_reg[18]_0 ;
  wire \axi_rdata_reg[19] ;
  wire \axi_rdata_reg[19]_0 ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[20] ;
  wire \axi_rdata_reg[20]_0 ;
  wire \axi_rdata_reg[21] ;
  wire \axi_rdata_reg[21]_0 ;
  wire \axi_rdata_reg[22] ;
  wire \axi_rdata_reg[23] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[25] ;
  wire \axi_rdata_reg[26] ;
  wire \axi_rdata_reg[27] ;
  wire \axi_rdata_reg[28] ;
  wire \axi_rdata_reg[29] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[2]_1 ;
  wire \axi_rdata_reg[30] ;
  wire [31:0]\axi_rdata_reg[31] ;
  wire \axi_rdata_reg[31]_0 ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[7]_0 ;
  wire \axi_rdata_reg[7]_1 ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[9] ;
  wire bram_r_valid;
  wire [31:0]bram_w;
  wire [9:0]bram_w_addr;
  wire [3:3]bram_w_valid;
  wire [9:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire [31:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95_n_0 ;
  wire [63:0]\memory\.data ;
  wire s00_axi_aclk;
  wire \slv_reg1_reg[1] ;
  wire \slv_reg1_reg[2] ;
  wire \slv_reg1_reg[3] ;
  wire \slv_reg1_reg[4] ;
  wire \slv_reg1_reg[5] ;
  wire \slv_reg1_reg[6] ;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[23] ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[2]_0 ;
  wire \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DBITERR_UNCONNECTED ;
  wire \NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_RDADDRECC_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFAAAA000CAAAA)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[0]_0 ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[0]_i_3_n_0 ),
        .I3(\axi_rdata_reg[2] ),
        .I4(\axi_rdata_reg[0] [2]),
        .I5(\axi_rdata_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \axi_rdata[0]_i_3 
       (.I0(\axi_rdata[31]_i_3_0 [0]),
        .I1(\axi_rdata_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [32]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [0]),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata_reg[10] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [10]),
        .I5(\axi_rdata[10]_i_3_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[10]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[10]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[10]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [10]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [42]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [10]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata_reg[11] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [11]),
        .I5(\axi_rdata[11]_i_3_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[11]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[11]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[11]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [11]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [43]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [11]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata_reg[12] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [12]),
        .I5(\axi_rdata[12]_i_3_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[12]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[12]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[12]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [12]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [44]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [12]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata_reg[13] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[13]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[13]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [13]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [45]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [13]),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata_reg[14] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[14]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [14]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [46]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [14]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata_reg[15] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[15]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[15]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [15]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [47]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [15]),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata_reg[16] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [16]),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[16]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[16]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[16]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [16]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [48]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [16]),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata_reg[17] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[17]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[17]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [17]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [49]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [17]),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata_reg[18] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[18]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[18]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [18]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [50]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [18]),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata_reg[19] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[19]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[19]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [19]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [51]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [19]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA000CAAAA)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata_reg[1] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[1]_i_3_n_0 ),
        .I3(\axi_rdata_reg[2] ),
        .I4(\axi_rdata_reg[0] [2]),
        .I5(\axi_rdata_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \axi_rdata[1]_i_3 
       (.I0(\axi_rdata[31]_i_3_0 [1]),
        .I1(\axi_rdata_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [33]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [1]),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata_reg[20] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[20]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[20]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [20]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [52]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [20]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata_reg[21] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[21]_i_5_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[21]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[21]_i_10 
       (.I0(\axi_rdata[21]_i_13_n_0 ),
        .I1(\axi_rdata[21]_i_14_n_0 ),
        .I2(\axi_rdata_reg[31] [9]),
        .I3(\axi_rdata_reg[31] [8]),
        .I4(\axi_rdata_reg[31] [16]),
        .I5(\axi_rdata_reg[31] [5]),
        .O(\axi_rdata[21]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[21]_i_12 
       (.I0(\axi_rdata_reg[31] [13]),
        .I1(\axi_rdata_reg[31] [12]),
        .I2(\axi_rdata_reg[31] [22]),
        .I3(\axi_rdata_reg[31] [18]),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[21]_i_13 
       (.I0(\axi_rdata_reg[31] [7]),
        .I1(\axi_rdata_reg[31] [6]),
        .I2(\axi_rdata_reg[31] [11]),
        .I3(\axi_rdata_reg[31] [15]),
        .I4(\axi_rdata_reg[31] [24]),
        .I5(\axi_rdata_reg[31] [25]),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[21]_i_14 
       (.I0(\axi_rdata_reg[31] [17]),
        .I1(\axi_rdata_reg[31] [4]),
        .I2(\axi_rdata_reg[31] [21]),
        .I3(\axi_rdata_reg[31] [20]),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_rdata_reg[31] [23]),
        .I1(\axi_rdata_reg[31] [28]),
        .I2(\axi_rdata_reg[31] [30]),
        .I3(\axi_rdata[21]_i_8_n_0 ),
        .I4(\axi_rdata[21]_i_9_n_0 ),
        .I5(\axi_rdata[21]_i_10_n_0 ),
        .O(\slv_reg4_reg[23] ));
  LUT3 #(
    .INIT(8'h35)) 
    \axi_rdata[21]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[21]_i_5 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [21]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [53]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [21]),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[21]_i_8 
       (.I0(\axi_rdata_reg[31] [29]),
        .I1(\axi_rdata_reg[31] [3]),
        .I2(\axi_rdata_reg[31] [27]),
        .I3(\axi_rdata_reg[31] [26]),
        .O(\axi_rdata[21]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \axi_rdata[21]_i_9 
       (.I0(\axi_rdata_reg[31] [10]),
        .I1(\axi_rdata_reg[31] [31]),
        .I2(\axi_rdata_reg[31] [14]),
        .I3(\axi_rdata_reg[31] [19]),
        .I4(\axi_rdata[21]_i_12_n_0 ),
        .O(\axi_rdata[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata_reg[22] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [22]),
        .I5(\axi_rdata[22]_i_3_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[22]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[22]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[22]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [22]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [54]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [22]),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata_reg[23] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [23]),
        .I5(\axi_rdata[23]_i_3_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[23]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[23]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[23]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [23]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [55]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [23]),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata_reg[24] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [24]),
        .I5(\axi_rdata[24]_i_3_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[24]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[24]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[24]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [24]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [56]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [24]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata_reg[25] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [25]),
        .I5(\axi_rdata[25]_i_3_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[25]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[25]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[25]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [25]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [57]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [25]),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata_reg[26] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [26]),
        .I5(\axi_rdata[26]_i_3_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[26]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[26]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[26]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [26]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [58]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [26]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata_reg[27] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [27]),
        .I5(\axi_rdata[27]_i_3_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[27]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[27]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[27]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [27]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [59]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [27]),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata_reg[28] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [28]),
        .I5(\axi_rdata[28]_i_3_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[28]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[28]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[28]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [28]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [60]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [28]),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata_reg[29] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [29]),
        .I5(\axi_rdata[29]_i_3_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[29]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[29]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[29]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [29]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [61]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [29]),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA000CAAAA)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[2]_0 ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata_reg[2] ),
        .I3(\axi_rdata[2]_i_4_n_0 ),
        .I4(\axi_rdata_reg[0] [2]),
        .I5(\axi_rdata_reg[2]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \axi_rdata[2]_i_4 
       (.I0(\axi_rdata[31]_i_3_0 [2]),
        .I1(\axi_rdata_reg[0]_2 ),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [34]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [2]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata_reg[30] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [30]),
        .I5(\axi_rdata[30]_i_3_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[30]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[30]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[30]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [30]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [62]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [30]),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \axi_rdata[31]_i_1 
       (.I0(\axi_rdata_reg[31]_0 ),
        .I1(\axi_rdata_reg[0] [0]),
        .I2(\axi_rdata_reg[0] [2]),
        .I3(\axi_rdata[31]_i_3_n_0 ),
        .I4(\axi_rdata_reg[0] [1]),
        .I5(\axi_rdata_reg[31] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'h00880808)) 
    \axi_rdata[31]_i_3 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[31]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [31]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [63]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [31]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[3] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [3]),
        .I5(\axi_rdata[3]_i_3_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[3]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[3]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[3]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [3]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [35]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [3]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[4] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [4]),
        .I5(\axi_rdata[4]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[4]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[4]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[4]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [4]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [36]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [4]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[5] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [5]),
        .I5(\axi_rdata[5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[5]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[5]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[5]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [5]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [37]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [5]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[6] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [6]),
        .I5(\axi_rdata[6]_i_3_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[6]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[6]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[6]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [6]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [38]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [6]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[7] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[7]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[7]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [7]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [39]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [7]),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata_reg[8] ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata[21]_i_4_n_0 ),
        .I3(\axi_rdata[8]_i_3_n_0 ),
        .I4(\axi_rdata_reg[7]_0 ),
        .I5(\axi_rdata_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[8]_i_3 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [8]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [40]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [8]),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[9] ),
        .I1(\axi_rdata_reg[0] [2]),
        .I2(\axi_rdata_reg[0] [0]),
        .I3(\axi_rdata_reg[0] [1]),
        .I4(\axi_rdata_reg[31] [9]),
        .I5(\axi_rdata[9]_i_3_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h27000000FFFFFFFF)) 
    \axi_rdata[9]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\axi_rdata[9]_i_4_n_0 ),
        .I4(\slv_reg4_reg[23] ),
        .I5(\axi_rdata_reg[0] [1]),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \axi_rdata[9]_i_4 
       (.I0(\axi_rdata_reg[0]_2 ),
        .I1(\axi_rdata[31]_i_3_0 [9]),
        .I2(\slv_reg4_reg[2]_0 ),
        .I3(\memory\.data [41]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I5(\memory\.data [9]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E1" *) 
  (* XILINX_TRANSFORM_PINMAP = "CASCADEINA:CASDINA[0] CASCADEINB:CASDINB[0] CASCADEOUTA:CASDOUTA[0] CASCADEOUTB:CASDOUTB[0] DIADI[0]:DINADIN[0] DIADI[10]:DINADIN[10] DIADI[11]:DINADIN[11] DIADI[12]:DINADIN[12] DIADI[13]:DINADIN[13] DIADI[14]:DINADIN[14] DIADI[15]:DINADIN[15] DIADI[16]:DINADIN[16] DIADI[17]:DINADIN[17] DIADI[18]:DINADIN[18] DIADI[19]:DINADIN[19] DIADI[1]:DINADIN[1] DIADI[20]:DINADIN[20] DIADI[21]:DINADIN[21] DIADI[22]:DINADIN[22] DIADI[23]:DINADIN[23] DIADI[24]:DINADIN[24] DIADI[25]:DINADIN[25] DIADI[26]:DINADIN[26] DIADI[27]:DINADIN[27] DIADI[28]:DINADIN[28] DIADI[29]:DINADIN[29] DIADI[2]:DINADIN[2] DIADI[30]:DINADIN[30] DIADI[31]:DINADIN[31] DIADI[3]:DINADIN[3] DIADI[4]:DINADIN[4] DIADI[5]:DINADIN[5] DIADI[6]:DINADIN[6] DIADI[7]:DINADIN[7] DIADI[8]:DINADIN[8] DIADI[9]:DINADIN[9] DIBDI[0]:DINBDIN[0] DIBDI[10]:DINBDIN[10] DIBDI[11]:DINBDIN[11] DIBDI[12]:DINBDIN[12] DIBDI[13]:DINBDIN[13] DIBDI[14]:DINBDIN[14] DIBDI[15]:DINBDIN[15] DIBDI[16]:DINBDIN[16] DIBDI[17]:DINBDIN[17] DIBDI[18]:DINBDIN[18] DIBDI[19]:DINBDIN[19] DIBDI[1]:DINBDIN[1] DIBDI[20]:DINBDIN[20] DIBDI[21]:DINBDIN[21] DIBDI[22]:DINBDIN[22] DIBDI[23]:DINBDIN[23] DIBDI[24]:DINBDIN[24] DIBDI[25]:DINBDIN[25] DIBDI[26]:DINBDIN[26] DIBDI[27]:DINBDIN[27] DIBDI[28]:DINBDIN[28] DIBDI[29]:DINBDIN[29] DIBDI[2]:DINBDIN[2] DIBDI[30]:DINBDIN[30] DIBDI[31]:DINBDIN[31] DIBDI[3]:DINBDIN[3] DIBDI[4]:DINBDIN[4] DIBDI[5]:DINBDIN[5] DIBDI[6]:DINBDIN[6] DIBDI[7]:DINBDIN[7] DIBDI[8]:DINBDIN[8] DIBDI[9]:DINBDIN[9] DIPADIP[0]:DINPADINP[0] DIPADIP[1]:DINPADINP[1] DIPADIP[2]:DINPADINP[2] DIPADIP[3]:DINPADINP[3] DIPBDIP[0]:DINPBDINP[0] DIPBDIP[1]:DINPBDINP[1] DIPBDIP[2]:DINPBDINP[2] DIPBDIP[3]:DINPBDINP[3] DOADO[0]:DOUTADOUT[0] DOADO[10]:DOUTADOUT[10] DOADO[11]:DOUTADOUT[11] DOADO[12]:DOUTADOUT[12] DOADO[13]:DOUTADOUT[13] DOADO[14]:DOUTADOUT[14] DOADO[15]:DOUTADOUT[15] DOADO[16]:DOUTADOUT[16] DOADO[17]:DOUTADOUT[17] DOADO[18]:DOUTADOUT[18] DOADO[19]:DOUTADOUT[19] DOADO[1]:DOUTADOUT[1] DOADO[20]:DOUTADOUT[20] DOADO[21]:DOUTADOUT[21] DOADO[22]:DOUTADOUT[22] DOADO[23]:DOUTADOUT[23] DOADO[24]:DOUTADOUT[24] DOADO[25]:DOUTADOUT[25] DOADO[26]:DOUTADOUT[26] DOADO[27]:DOUTADOUT[27] DOADO[28]:DOUTADOUT[28] DOADO[29]:DOUTADOUT[29] DOADO[2]:DOUTADOUT[2] DOADO[30]:DOUTADOUT[30] DOADO[31]:DOUTADOUT[31] DOADO[3]:DOUTADOUT[3] DOADO[4]:DOUTADOUT[4] DOADO[5]:DOUTADOUT[5] DOADO[6]:DOUTADOUT[6] DOADO[7]:DOUTADOUT[7] DOADO[8]:DOUTADOUT[8] DOADO[9]:DOUTADOUT[9] DOBDO[0]:DOUTBDOUT[0] DOBDO[10]:DOUTBDOUT[10] DOBDO[11]:DOUTBDOUT[11] DOBDO[12]:DOUTBDOUT[12] DOBDO[13]:DOUTBDOUT[13] DOBDO[14]:DOUTBDOUT[14] DOBDO[15]:DOUTBDOUT[15] DOBDO[16]:DOUTBDOUT[16] DOBDO[17]:DOUTBDOUT[17] DOBDO[18]:DOUTBDOUT[18] DOBDO[19]:DOUTBDOUT[19] DOBDO[1]:DOUTBDOUT[1] DOBDO[20]:DOUTBDOUT[20] DOBDO[21]:DOUTBDOUT[21] DOBDO[22]:DOUTBDOUT[22] DOBDO[23]:DOUTBDOUT[23] DOBDO[24]:DOUTBDOUT[24] DOBDO[25]:DOUTBDOUT[25] DOBDO[26]:DOUTBDOUT[26] DOBDO[27]:DOUTBDOUT[27] DOBDO[28]:DOUTBDOUT[28] DOBDO[29]:DOUTBDOUT[29] DOBDO[2]:DOUTBDOUT[2] DOBDO[30]:DOUTBDOUT[30] DOBDO[31]:DOUTBDOUT[31] DOBDO[3]:DOUTBDOUT[3] DOBDO[4]:DOUTBDOUT[4] DOBDO[5]:DOUTBDOUT[5] DOBDO[6]:DOUTBDOUT[6] DOBDO[7]:DOUTBDOUT[7] DOBDO[8]:DOUTBDOUT[8] DOBDO[9]:DOUTBDOUT[9] DOPADOP[0]:DOUTPADOUTP[0] DOPADOP[1]:DOUTPADOUTP[1] DOPADOP[2]:DOUTPADOUTP[2] DOPADOP[3]:DOUTPADOUTP[3] DOPBDOP[0]:DOUTPBDOUTP[0] DOPBDOP[1]:DOUTPBDOUTP[1] DOPBDOP[2]:DOUTPBDOUTP[2] DOPBDOP[3]:DOUTPBDOUTP[3] ADDRARDADDR[15]:CASDOMUXEN_A ADDRBWRADDR[15]:CASDOMUXEN_B" *) 
  RAMB36E2 #(
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({bram_w_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN(bram_w),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(\memory\.data [31:0]),
        .DOUTBDOUT(\memory\.data [63:32]),
        .DOUTPADOUTP(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(bram_r_valid),
        .ENBWREN(bram_w_valid),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({bram_w_valid,bram_w_valid,bram_w_valid,bram_w_valid,bram_w_valid,bram_w_valid,bram_w_valid,bram_w_valid}));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_13 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [9]),
        .O(bram_w_addr[9]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_14 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [8]),
        .O(bram_w_addr[8]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_15 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [7]),
        .O(bram_w_addr[7]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_16 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [6]),
        .O(bram_w_addr[6]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_17 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [5]),
        .O(bram_w_addr[5]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_18 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [4]),
        .O(bram_w_addr[4]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_19 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [3]),
        .O(bram_w_addr[3]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_2 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .O(bram_w_valid));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_20 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [2]),
        .O(bram_w_addr[2]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_21 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [1]),
        .O(bram_w_addr[1]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_22 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .O(bram_w_addr[0]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_23 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [31]),
        .O(bram_w[31]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_24 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [30]),
        .O(bram_w[30]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_25 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [29]),
        .O(bram_w[29]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_26 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [28]),
        .O(bram_w[28]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_27 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [27]),
        .O(bram_w[27]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_28 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [26]),
        .O(bram_w[26]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_29 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [25]),
        .O(bram_w[25]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_30 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [24]),
        .O(bram_w[24]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_31 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [23]),
        .O(bram_w[23]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_32 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [22]),
        .O(bram_w[22]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_33 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [21]),
        .O(bram_w[21]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_34 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [20]),
        .O(bram_w[20]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_35 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [19]),
        .O(bram_w[19]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_36 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [18]),
        .O(bram_w[18]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_37 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [17]),
        .O(bram_w[17]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_38 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [16]),
        .O(bram_w[16]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_39 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [15]),
        .O(bram_w[15]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_40 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [14]),
        .O(bram_w[14]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_41 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [13]),
        .O(bram_w[13]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_42 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [12]),
        .O(bram_w[12]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_43 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [11]),
        .O(bram_w[11]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_44 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [10]),
        .O(bram_w[10]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_45 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [9]),
        .O(bram_w[9]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_46 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [8]),
        .O(bram_w[8]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_47 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [7]),
        .O(bram_w[7]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_48 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [6]),
        .O(bram_w[6]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_49 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [5]),
        .O(bram_w[5]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_50 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [4]),
        .O(bram_w[4]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_51 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [3]),
        .O(bram_w[3]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_52 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [2]),
        .O(bram_w[2]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_53 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [1]),
        .O(bram_w[1]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_54 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[31] [2]),
        .I3(\axi_rdata_reg[31] [1]),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 [0]),
        .O(bram_w[0]));
  LUT3 #(
    .INIT(8'hFB)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_55 
       (.I0(\axi_rdata_reg[31] [2]),
        .I1(\axi_rdata_reg[31] [1]),
        .I2(\axi_rdata_reg[31] [0]),
        .O(\slv_reg4_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'hFFDDFDFD)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_57 
       (.I0(\slv_reg4_reg[23] ),
        .I1(\slv_reg4_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\FSM_sequential_status_register_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBFFFFF)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_58 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95_n_0 ),
        .I1(\slv_reg4_reg[23] ),
        .I2(\axi_rdata_reg[31] [0]),
        .I3(\axi_rdata_reg[31] [2]),
        .I4(\axi_rdata_reg[31] [1]),
        .I5(Q[0]),
        .O(\slv_reg4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_61 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [6]),
        .I1(\FSM_sequential_status_register_reg[0]_0 ),
        .O(\slv_reg1_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_66 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [5]),
        .I1(\FSM_sequential_status_register_reg[0]_0 ),
        .O(\slv_reg1_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_71 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [4]),
        .I1(\FSM_sequential_status_register_reg[0]_0 ),
        .O(\slv_reg1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_76 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [3]),
        .I1(\FSM_sequential_status_register_reg[0]_0 ),
        .O(\slv_reg1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_81 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [2]),
        .I1(\FSM_sequential_status_register_reg[0]_0 ),
        .O(\slv_reg1_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_86 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [1]),
        .I1(\FSM_sequential_status_register_reg[0]_0 ),
        .O(\slv_reg1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_91 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\FSM_sequential_status_register_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_92 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_status_register_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_94 
       (.I0(\axi_rdata_reg[31] [2]),
        .I1(\axi_rdata_reg[31] [1]),
        .O(\slv_reg4_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_95_n_0 ));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr
   (E,
    EXE1_Instr_valid_reg,
    fifo_cur_char_data_out_ready__0,
    FETCH_REC_Instr_valid_reg,
    \in_0\.data ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_1,
    EXE2_output_pc_valid6_out,
    EXE1_Instr_valid_reg_2,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    fifo_cur_char_data_out_valid,
    \FETCH_REC_Pc_reg[0] ,
    curState,
    p_1_in,
    Q,
    content_reg_bram_0,
    content_reg_bram_0_i_23__14,
    EXE1_output_pc_and_current__10,
    content_reg_bram_0_i_31__13,
    \old_grant_reg[0]_0 ,
    content_reg_bram_0_i_31__13_0,
    EXE1_output_pc0,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    EXE2_output_pc_and_current,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    EXE1_Instr_valid,
    EXE2_Instr_valid_reg,
    \EXE1_Instr_reg[15] ,
    \EXE2_Pc_reg[0] ,
    \EXE2_Pc_reg[0]_0 ,
    WEA,
    \EXE1_Instr_reg[15]_0 ,
    \EXE1_Instr_reg[15]_1 ,
    EXE1_output_pc_valid5_out,
    EXE1_output_pc_valid0__14,
    EXE2_Instr_valid);
  output [0:0]E;
  output [0:0]EXE1_Instr_valid_reg;
  output fifo_cur_char_data_out_ready__0;
  output FETCH_REC_Instr_valid_reg;
  output [8:0]\in_0\.data ;
  output FETCH_REC_Instr_valid_reg_0;
  output [0:0]EXE1_Instr_valid_reg_0;
  output [0:0]EXE1_Instr_valid_reg_1;
  output EXE2_output_pc_valid6_out;
  output EXE1_Instr_valid_reg_2;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input fifo_cur_char_data_out_valid;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]curState;
  input p_1_in;
  input [6:0]Q;
  input content_reg_bram_0;
  input [14:0]content_reg_bram_0_i_23__14;
  input [1:0]EXE1_output_pc_and_current__10;
  input content_reg_bram_0_i_31__13;
  input [8:0]\old_grant_reg[0]_0 ;
  input content_reg_bram_0_i_31__13_0;
  input [5:0]EXE1_output_pc0;
  input content_reg_bram_0_0;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input [0:0]EXE2_output_pc_and_current;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input EXE1_Instr_valid;
  input EXE2_Instr_valid_reg;
  input \EXE1_Instr_reg[15] ;
  input \EXE2_Pc_reg[0] ;
  input \EXE2_Pc_reg[0]_0 ;
  input [0:0]WEA;
  input \EXE1_Instr_reg[15]_0 ;
  input \EXE1_Instr_reg[15]_1 ;
  input EXE1_output_pc_valid5_out;
  input EXE1_output_pc_valid0__14;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire \EXE1_Instr_reg[15] ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[15]_1 ;
  wire EXE1_Instr_valid;
  wire [0:0]EXE1_Instr_valid_reg;
  wire [0:0]EXE1_Instr_valid_reg_0;
  wire [0:0]EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire [5:0]EXE1_output_pc0;
  wire [1:0]EXE1_output_pc_and_current__10;
  wire EXE1_output_pc_valid0__14;
  wire EXE1_output_pc_valid5_out;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire \EXE2_Pc_reg[0] ;
  wire \EXE2_Pc_reg[0]_0 ;
  wire [0:0]EXE2_output_pc_and_current;
  wire EXE2_output_pc_valid6_out;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire [14:0]content_reg_bram_0_i_23__14;
  wire content_reg_bram_0_i_31__13;
  wire content_reg_bram_0_i_31__13_0;
  wire [0:0]curState;
  wire fifo_cur_char_data_out_ready__0;
  wire fifo_cur_char_data_out_valid;
  wire [8:0]\in_0\.data ;
  wire \old_grant_reg[0] ;
  wire [8:0]\old_grant_reg[0]_0 ;
  wire p_1_in;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbiter_rr_n arbiter
       (.E(E),
        .\EXE1_Instr_reg[15] (\EXE1_Instr_reg[15] ),
        .\EXE1_Instr_reg[15]_0 (\EXE1_Instr_reg[15]_0 ),
        .\EXE1_Instr_reg[15]_1 (\EXE1_Instr_reg[15]_1 ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg_1),
        .EXE1_Instr_valid_reg_2(EXE1_Instr_valid_reg_2),
        .EXE1_output_pc0(EXE1_output_pc0),
        .EXE1_output_pc_and_current__10(EXE1_output_pc_and_current__10),
        .EXE1_output_pc_valid0__14(EXE1_output_pc_valid0__14),
        .EXE1_output_pc_valid5_out(EXE1_output_pc_valid5_out),
        .\EXE2_Instr_reg[8] (EXE2_output_pc_valid6_out),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .\EXE2_Pc_reg[0] (\EXE2_Pc_reg[0] ),
        .\EXE2_Pc_reg[0]_0 (\EXE2_Pc_reg[0]_0 ),
        .EXE2_output_pc_and_current(EXE2_output_pc_and_current),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .WEA(WEA),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(content_reg_bram_0_5),
        .content_reg_bram_0_6(content_reg_bram_0_6),
        .content_reg_bram_0_7(content_reg_bram_0_7),
        .content_reg_bram_0_i_23__14(content_reg_bram_0_i_23__14),
        .content_reg_bram_0_i_31__13(content_reg_bram_0_i_31__13),
        .content_reg_bram_0_i_31__13_0(content_reg_bram_0_i_31__13_0),
        .curState(curState),
        .fifo_cur_char_data_out_ready__0(fifo_cur_char_data_out_ready__0),
        .fifo_cur_char_data_out_valid(fifo_cur_char_data_out_valid),
        .\in_0\.data (\in_0\.data ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .p_1_in(p_1_in),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr_15
   (\curState_reg[0] ,
    E,
    \curState_reg[0]_0 ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \curState_reg[0]_1 ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    \EXE1_Instr_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_1,
    FETCH_REC_Instr_valid_reg_2,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    curState,
    FETCH_REC_Instr_valid_reg_3,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid,
    \old_grant_reg[6] ,
    \old_grant[6]_i_6 ,
    \old_grant[7]_i_2 ,
    Q,
    \EXE2_Instr_reg[15] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \old_grant_reg[0]_0 ,
    content_reg_bram_0_i_25__12,
    content_reg_bram_0_i_25__12_0,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_i_27__12,
    content_reg_bram_0_5,
    content_reg_bram_0_i_26__12,
    content_reg_bram_0_6,
    content_reg_bram_0_i_25__12_1,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    \EXE2_Instr_reg[15]_0 ,
    FETCH_REC_Instr_valid_reg_4,
    bbs_go,
    EXE2_Instr_valid_reg_0,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \curState_reg[0] ;
  output [0:0]E;
  output \curState_reg[0]_0 ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output \curState_reg[0]_1 ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output FETCH_REC_Instr_valid_reg_0;
  output [0:0]\EXE1_Instr_reg[8]_0 ;
  output [0:0]FETCH_REC_Instr_valid_reg_1;
  output FETCH_REC_Instr_valid_reg_2;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]curState;
  input FETCH_REC_Instr_valid_reg_3;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[6] ;
  input \old_grant[6]_i_6 ;
  input \old_grant[7]_i_2 ;
  input [5:0]Q;
  input [8:0]\EXE2_Instr_reg[15] ;
  input content_reg_bram_0;
  input content_reg_bram_0_0;
  input \old_grant_reg[0]_0 ;
  input [5:0]content_reg_bram_0_i_25__12;
  input [4:0]content_reg_bram_0_i_25__12_0;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_i_27__12;
  input content_reg_bram_0_5;
  input content_reg_bram_0_i_26__12;
  input content_reg_bram_0_6;
  input content_reg_bram_0_i_25__12_1;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input \EXE2_Instr_reg[15]_0 ;
  input FETCH_REC_Instr_valid_reg_4;
  input bbs_go;
  input EXE2_Instr_valid_reg_0;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire [0:0]\EXE1_Instr_reg[8]_0 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire [8:0]\EXE2_Instr_reg[15] ;
  wire \EXE2_Instr_reg[15]_0 ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire [0:0]FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [5:0]Q;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire [5:0]content_reg_bram_0_i_25__12;
  wire [4:0]content_reg_bram_0_i_25__12_0;
  wire content_reg_bram_0_i_25__12_1;
  wire content_reg_bram_0_i_26__12;
  wire content_reg_bram_0_i_27__12;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[6] ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbiter_rr_n_16 arbiter
       (.E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[8]_0 (\EXE1_Instr_reg[8]_0 ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .\EXE2_Instr_reg[15]_0 (\EXE2_Instr_reg[15]_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(content_reg_bram_0_5),
        .content_reg_bram_0_6(content_reg_bram_0_6),
        .content_reg_bram_0_7(content_reg_bram_0_7),
        .content_reg_bram_0_8(content_reg_bram_0_8),
        .content_reg_bram_0_9(content_reg_bram_0_9),
        .content_reg_bram_0_i_25__12(content_reg_bram_0_i_25__12),
        .content_reg_bram_0_i_25__12_0(content_reg_bram_0_i_25__12_0),
        .content_reg_bram_0_i_25__12_1(content_reg_bram_0_i_25__12_1),
        .content_reg_bram_0_i_26__12(content_reg_bram_0_i_26__12),
        .content_reg_bram_0_i_27__12(content_reg_bram_0_i_27__12),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant[7]_i_2 (\old_grant[7]_i_2 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .\old_grant_reg[6] (\old_grant_reg[6] ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr_28
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbiter_rr_n_29 arbiter
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr_41
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbiter_rr_n_42 arbiter
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr_54
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbiter_rr_n_55 arbiter
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr_67
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbiter_rr_n_68 arbiter
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr_80
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbiter_rr_n_81 arbiter
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_2_rr" *) 
module re2_copro_re2_copro_0_1_arbiter_2_rr_93
   (SR,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    content_reg_bram_0,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    DINADIN,
    cur_is_even_character_reg_1,
    EXE1_Instr_valid_reg_0,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    cur_is_even_character_reg_rep__1_2,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_1,
    EXE2_Instr_valid_reg,
    s00_axi_aclk,
    \old_grant_reg[0] ,
    \old_grant_reg[0]_0 ,
    s00_axi_aresetn,
    cur_is_even_character,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    content_reg_bram_0_0,
    \channel_i\.data102_in ,
    \middle_reg[8] ,
    \middle_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \tail_reg[4] ,
    \tail_reg[4]_0 ,
    Q,
    \EXE2_Instr_reg[15] ,
    \middle_reg[1] ,
    \middle_reg[1]_0 ,
    \old_grant_reg[0]_1 ,
    content_reg_bram_0_i_28__0,
    content_reg_bram_0_i_28__0_0,
    \middle_reg[3] ,
    \middle_reg[4] ,
    \middle_reg[4]_0 ,
    \middle_reg[5] ,
    content_reg_bram_0_i_32__0,
    \middle_reg[6] ,
    content_reg_bram_0_i_31,
    \middle_reg[7]_2 ,
    content_reg_bram_0_i_28__0_1,
    \middle_reg[8]_1 ,
    \middle_reg[8]_2 ,
    \middle_reg[0] ,
    \EXE2_Instr_reg[15]_0 ,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    EXE2_Instr_valid_reg_0,
    \switch2channel\.ready ,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output [0:0]SR;
  output [7:0]cur_is_even_character_reg;
  output [7:0]cur_is_even_character_reg_0;
  output [8:0]content_reg_bram_0;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_1;
  output [8:0]EXE1_Instr_valid_reg_0;
  output [0:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [0:0]cur_is_even_character_reg_rep__1_1;
  output cur_is_even_character_reg_rep__1_2;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_1;
  output EXE2_Instr_valid_reg;
  input s00_axi_aclk;
  input [2:0]\old_grant_reg[0] ;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aresetn;
  input cur_is_even_character;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input content_reg_bram_0_0;
  input [8:0]\channel_i\.data102_in ;
  input [8:0]\middle_reg[8] ;
  input \middle_reg[8]_0 ;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \tail_reg[4] ;
  input \tail_reg[4]_0 ;
  input [5:0]Q;
  input [8:0]\EXE2_Instr_reg[15] ;
  input \middle_reg[1] ;
  input \middle_reg[1]_0 ;
  input \old_grant_reg[0]_1 ;
  input [5:0]content_reg_bram_0_i_28__0;
  input [4:0]content_reg_bram_0_i_28__0_0;
  input \middle_reg[3] ;
  input \middle_reg[4] ;
  input \middle_reg[4]_0 ;
  input \middle_reg[5] ;
  input content_reg_bram_0_i_32__0;
  input \middle_reg[6] ;
  input content_reg_bram_0_i_31;
  input \middle_reg[7]_2 ;
  input content_reg_bram_0_i_28__0_1;
  input \middle_reg[8]_1 ;
  input \middle_reg[8]_2 ;
  input \middle_reg[0] ;
  input \EXE2_Instr_reg[15]_0 ;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input EXE2_Instr_valid_reg_0;
  input \switch2channel\.ready ;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire [8:0]EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire [8:0]\EXE2_Instr_reg[15] ;
  wire \EXE2_Instr_reg[15]_0 ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [5:0]Q;
  wire [0:0]SR;
  wire bbs_go;
  wire [8:0]\channel_i\.data102_in ;
  wire [8:0]content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire [5:0]content_reg_bram_0_i_28__0;
  wire [4:0]content_reg_bram_0_i_28__0_0;
  wire content_reg_bram_0_i_28__0_1;
  wire content_reg_bram_0_i_31;
  wire content_reg_bram_0_i_32__0;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire cur_is_even_character;
  wire [7:0]cur_is_even_character_reg;
  wire [7:0]cur_is_even_character_reg_0;
  wire [7:0]cur_is_even_character_reg_1;
  wire [0:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire [0:0]cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \middle_reg[0] ;
  wire \middle_reg[1] ;
  wire \middle_reg[1]_0 ;
  wire \middle_reg[3] ;
  wire \middle_reg[4] ;
  wire \middle_reg[4]_0 ;
  wire \middle_reg[5] ;
  wire \middle_reg[6] ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire [8:0]\middle_reg[8] ;
  wire \middle_reg[8]_0 ;
  wire \middle_reg[8]_1 ;
  wire \middle_reg[8]_2 ;
  wire [2:0]\old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \switch2channel\.ready ;
  wire \tail_reg[4] ;
  wire \tail_reg[4]_0 ;

  re2_copro_re2_copro_0_1_arbiter_rr_n_94 arbiter
       (.DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg_1),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .\EXE2_Instr_reg[15]_0 (\EXE2_Instr_reg[15]_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .SR(SR),
        .bbs_go(bbs_go),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_i_28__0(content_reg_bram_0_i_28__0),
        .content_reg_bram_0_i_28__0_0(content_reg_bram_0_i_28__0_0),
        .content_reg_bram_0_i_28__0_1(content_reg_bram_0_i_28__0_1),
        .content_reg_bram_0_i_31(content_reg_bram_0_i_31),
        .content_reg_bram_0_i_32__0(content_reg_bram_0_i_32__0),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\middle_reg[0] (\middle_reg[0] ),
        .\middle_reg[1] (\middle_reg[1] ),
        .\middle_reg[1]_0 (\middle_reg[1]_0 ),
        .\middle_reg[3] (\middle_reg[3] ),
        .\middle_reg[4] (\middle_reg[4] ),
        .\middle_reg[4]_0 (\middle_reg[4]_0 ),
        .\middle_reg[5] (\middle_reg[5] ),
        .\middle_reg[6] (\middle_reg[6] ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .\middle_reg[7]_1 (\middle_reg[7]_1 ),
        .\middle_reg[7]_2 (\middle_reg[7]_2 ),
        .\middle_reg[8] (\middle_reg[8] ),
        .\middle_reg[8]_0 (\middle_reg[8]_0 ),
        .\middle_reg[8]_1 (\middle_reg[8]_1 ),
        .\middle_reg[8]_2 (\middle_reg[8]_2 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_2 ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\tail_reg[4] (\tail_reg[4] ),
        .\tail_reg[4]_0 (\tail_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n
   (E,
    EXE1_Instr_valid_reg,
    fifo_cur_char_data_out_ready__0,
    FETCH_REC_Instr_valid_reg,
    \in_0\.data ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_1,
    \EXE2_Instr_reg[8] ,
    EXE1_Instr_valid_reg_2,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    fifo_cur_char_data_out_valid,
    \FETCH_REC_Pc_reg[0] ,
    curState,
    p_1_in,
    Q,
    content_reg_bram_0,
    content_reg_bram_0_i_23__14,
    EXE1_output_pc_and_current__10,
    content_reg_bram_0_i_31__13,
    \old_grant_reg[0]_0 ,
    content_reg_bram_0_i_31__13_0,
    EXE1_output_pc0,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    EXE2_output_pc_and_current,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    EXE1_Instr_valid,
    EXE2_Instr_valid_reg,
    \EXE1_Instr_reg[15] ,
    \EXE2_Pc_reg[0] ,
    \EXE2_Pc_reg[0]_0 ,
    WEA,
    \EXE1_Instr_reg[15]_0 ,
    \EXE1_Instr_reg[15]_1 ,
    EXE1_output_pc_valid5_out,
    EXE1_output_pc_valid0__14,
    EXE2_Instr_valid);
  output [0:0]E;
  output EXE1_Instr_valid_reg;
  output fifo_cur_char_data_out_ready__0;
  output FETCH_REC_Instr_valid_reg;
  output [8:0]\in_0\.data ;
  output FETCH_REC_Instr_valid_reg_0;
  output [0:0]EXE1_Instr_valid_reg_0;
  output [0:0]EXE1_Instr_valid_reg_1;
  output \EXE2_Instr_reg[8] ;
  output EXE1_Instr_valid_reg_2;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input fifo_cur_char_data_out_valid;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]curState;
  input p_1_in;
  input [6:0]Q;
  input content_reg_bram_0;
  input [14:0]content_reg_bram_0_i_23__14;
  input [1:0]EXE1_output_pc_and_current__10;
  input content_reg_bram_0_i_31__13;
  input [8:0]\old_grant_reg[0]_0 ;
  input content_reg_bram_0_i_31__13_0;
  input [5:0]EXE1_output_pc0;
  input content_reg_bram_0_0;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input [0:0]EXE2_output_pc_and_current;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input EXE1_Instr_valid;
  input EXE2_Instr_valid_reg;
  input \EXE1_Instr_reg[15] ;
  input \EXE2_Pc_reg[0] ;
  input \EXE2_Pc_reg[0]_0 ;
  input [0:0]WEA;
  input \EXE1_Instr_reg[15]_0 ;
  input \EXE1_Instr_reg[15]_1 ;
  input EXE1_output_pc_valid5_out;
  input EXE1_output_pc_valid0__14;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire \EXE1_Instr_reg[15] ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[15]_1 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire [0:0]EXE1_Instr_valid_reg_0;
  wire [0:0]EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire [5:0]EXE1_output_pc0;
  wire [1:0]EXE1_output_pc_and_current__10;
  wire EXE1_output_pc_valid0__14;
  wire EXE1_output_pc_valid5_out;
  wire \EXE2_Instr_reg[8] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire \EXE2_Pc_reg[0] ;
  wire \EXE2_Pc_reg[0]_0 ;
  wire [0:0]EXE2_output_pc_and_current;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire [14:0]content_reg_bram_0_i_23__14;
  wire content_reg_bram_0_i_31__13;
  wire content_reg_bram_0_i_31__13_0;
  wire [0:0]curState;
  wire fifo_cur_char_data_out_ready__0;
  wire fifo_cur_char_data_out_valid;
  wire [8:0]\in_0\.data ;
  wire \old_grant_reg[0] ;
  wire [8:0]\old_grant_reg[0]_0 ;
  wire p_1_in;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbitration_logic_rr arbitration_logic
       (.E(E),
        .\EXE1_Instr_reg[15] (\EXE1_Instr_reg[15] ),
        .\EXE1_Instr_reg[15]_0 (\EXE1_Instr_reg[15]_0 ),
        .\EXE1_Instr_reg[15]_1 (\EXE1_Instr_reg[15]_1 ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg_1),
        .EXE1_Instr_valid_reg_2(EXE1_Instr_valid_reg_2),
        .EXE1_output_pc0(EXE1_output_pc0),
        .EXE1_output_pc_and_current__10(EXE1_output_pc_and_current__10),
        .EXE1_output_pc_valid0__14(EXE1_output_pc_valid0__14),
        .EXE1_output_pc_valid5_out(EXE1_output_pc_valid5_out),
        .\EXE2_Instr_reg[8] (\EXE2_Instr_reg[8] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .\EXE2_Pc_reg[0] (\EXE2_Pc_reg[0] ),
        .\EXE2_Pc_reg[0]_0 (\EXE2_Pc_reg[0]_0 ),
        .EXE2_output_pc_and_current(EXE2_output_pc_and_current),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .WEA(WEA),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(content_reg_bram_0_5),
        .content_reg_bram_0_6(content_reg_bram_0_6),
        .content_reg_bram_0_7(content_reg_bram_0_7),
        .content_reg_bram_0_i_23__14_0(content_reg_bram_0_i_23__14),
        .content_reg_bram_0_i_31__13_0(content_reg_bram_0_i_31__13),
        .content_reg_bram_0_i_31__13_1(content_reg_bram_0_i_31__13_0),
        .curState(curState),
        .fifo_cur_char_data_out_ready__0(fifo_cur_char_data_out_ready__0),
        .fifo_cur_char_data_out_valid(fifo_cur_char_data_out_valid),
        .\in_0\.data (\in_0\.data ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .p_1_in(p_1_in),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n_16
   (\curState_reg[0] ,
    E,
    \curState_reg[0]_0 ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \curState_reg[0]_1 ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    \EXE1_Instr_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_1,
    FETCH_REC_Instr_valid_reg_2,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    curState,
    FETCH_REC_Instr_valid_reg_3,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid,
    \old_grant_reg[6] ,
    \old_grant[6]_i_6 ,
    \old_grant[7]_i_2 ,
    Q,
    \EXE2_Instr_reg[15] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \old_grant_reg[0]_0 ,
    content_reg_bram_0_i_25__12,
    content_reg_bram_0_i_25__12_0,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_i_27__12,
    content_reg_bram_0_5,
    content_reg_bram_0_i_26__12,
    content_reg_bram_0_6,
    content_reg_bram_0_i_25__12_1,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    \EXE2_Instr_reg[15]_0 ,
    FETCH_REC_Instr_valid_reg_4,
    bbs_go,
    EXE2_Instr_valid_reg_0,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \curState_reg[0] ;
  output [0:0]E;
  output \curState_reg[0]_0 ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output \curState_reg[0]_1 ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output FETCH_REC_Instr_valid_reg_0;
  output [0:0]\EXE1_Instr_reg[8]_0 ;
  output [0:0]FETCH_REC_Instr_valid_reg_1;
  output FETCH_REC_Instr_valid_reg_2;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]curState;
  input FETCH_REC_Instr_valid_reg_3;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[6] ;
  input \old_grant[6]_i_6 ;
  input \old_grant[7]_i_2 ;
  input [5:0]Q;
  input [8:0]\EXE2_Instr_reg[15] ;
  input content_reg_bram_0;
  input content_reg_bram_0_0;
  input \old_grant_reg[0]_0 ;
  input [5:0]content_reg_bram_0_i_25__12;
  input [4:0]content_reg_bram_0_i_25__12_0;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_i_27__12;
  input content_reg_bram_0_5;
  input content_reg_bram_0_i_26__12;
  input content_reg_bram_0_6;
  input content_reg_bram_0_i_25__12_1;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input \EXE2_Instr_reg[15]_0 ;
  input FETCH_REC_Instr_valid_reg_4;
  input bbs_go;
  input EXE2_Instr_valid_reg_0;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire [0:0]\EXE1_Instr_reg[8]_0 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire [8:0]\EXE2_Instr_reg[15] ;
  wire \EXE2_Instr_reg[15]_0 ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire [0:0]FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [5:0]Q;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire [5:0]content_reg_bram_0_i_25__12;
  wire [4:0]content_reg_bram_0_i_25__12_0;
  wire content_reg_bram_0_i_25__12_1;
  wire content_reg_bram_0_i_26__12;
  wire content_reg_bram_0_i_27__12;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[6] ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbitration_logic_rr_17 arbitration_logic
       (.E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[8]_0 (\EXE1_Instr_reg[8]_0 ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .\EXE2_Instr_reg[15]_0 (\EXE2_Instr_reg[15]_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(content_reg_bram_0_5),
        .content_reg_bram_0_6(content_reg_bram_0_6),
        .content_reg_bram_0_7(content_reg_bram_0_7),
        .content_reg_bram_0_8(content_reg_bram_0_8),
        .content_reg_bram_0_9(content_reg_bram_0_9),
        .content_reg_bram_0_i_25__12_0(content_reg_bram_0_i_25__12),
        .content_reg_bram_0_i_25__12_1(content_reg_bram_0_i_25__12_0),
        .content_reg_bram_0_i_25__12_2(content_reg_bram_0_i_25__12_1),
        .content_reg_bram_0_i_26__12_0(content_reg_bram_0_i_26__12),
        .content_reg_bram_0_i_27__12_0(content_reg_bram_0_i_27__12),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant[7]_i_2 (\old_grant[7]_i_2 ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_1 ),
        .\old_grant_reg[6] (\old_grant_reg[6] ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n_29
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbitration_logic_rr_30 arbitration_logic
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n_42
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbitration_logic_rr_43 arbitration_logic
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n_55
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbitration_logic_rr_56 arbitration_logic
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n_68
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbitration_logic_rr_69 arbitration_logic
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n_81
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire s00_axi_aclk;

  re2_copro_re2_copro_0_1_arbitration_logic_rr_82 arbitration_logic
       (.E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_1 ),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n_94
   (SR,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    content_reg_bram_0,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    DINADIN,
    cur_is_even_character_reg_1,
    EXE1_Instr_valid_reg_0,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    cur_is_even_character_reg_rep__1_2,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_1,
    EXE2_Instr_valid_reg,
    s00_axi_aclk,
    \old_grant_reg[0] ,
    \old_grant_reg[0]_0 ,
    s00_axi_aresetn,
    cur_is_even_character,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    content_reg_bram_0_0,
    \channel_i\.data102_in ,
    \middle_reg[8] ,
    \middle_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \tail_reg[4] ,
    \tail_reg[4]_0 ,
    Q,
    \EXE2_Instr_reg[15] ,
    \middle_reg[1] ,
    \middle_reg[1]_0 ,
    \old_grant_reg[0]_1 ,
    content_reg_bram_0_i_28__0,
    content_reg_bram_0_i_28__0_0,
    \middle_reg[3] ,
    \middle_reg[4] ,
    \middle_reg[4]_0 ,
    \middle_reg[5] ,
    content_reg_bram_0_i_32__0,
    \middle_reg[6] ,
    content_reg_bram_0_i_31,
    \middle_reg[7]_2 ,
    content_reg_bram_0_i_28__0_1,
    \middle_reg[8]_1 ,
    \middle_reg[8]_2 ,
    \middle_reg[0] ,
    \EXE2_Instr_reg[15]_0 ,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    EXE2_Instr_valid_reg_0,
    \switch2channel\.ready ,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output [0:0]SR;
  output [7:0]cur_is_even_character_reg;
  output [7:0]cur_is_even_character_reg_0;
  output [8:0]content_reg_bram_0;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_1;
  output [8:0]EXE1_Instr_valid_reg_0;
  output [0:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [0:0]cur_is_even_character_reg_rep__1_1;
  output cur_is_even_character_reg_rep__1_2;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_1;
  output EXE2_Instr_valid_reg;
  input s00_axi_aclk;
  input [2:0]\old_grant_reg[0] ;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aresetn;
  input cur_is_even_character;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input content_reg_bram_0_0;
  input [8:0]\channel_i\.data102_in ;
  input [8:0]\middle_reg[8] ;
  input \middle_reg[8]_0 ;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \tail_reg[4] ;
  input \tail_reg[4]_0 ;
  input [5:0]Q;
  input [8:0]\EXE2_Instr_reg[15] ;
  input \middle_reg[1] ;
  input \middle_reg[1]_0 ;
  input \old_grant_reg[0]_1 ;
  input [5:0]content_reg_bram_0_i_28__0;
  input [4:0]content_reg_bram_0_i_28__0_0;
  input \middle_reg[3] ;
  input \middle_reg[4] ;
  input \middle_reg[4]_0 ;
  input \middle_reg[5] ;
  input content_reg_bram_0_i_32__0;
  input \middle_reg[6] ;
  input content_reg_bram_0_i_31;
  input \middle_reg[7]_2 ;
  input content_reg_bram_0_i_28__0_1;
  input \middle_reg[8]_1 ;
  input \middle_reg[8]_2 ;
  input \middle_reg[0] ;
  input \EXE2_Instr_reg[15]_0 ;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input EXE2_Instr_valid_reg_0;
  input \switch2channel\.ready ;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire [8:0]EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire [8:0]\EXE2_Instr_reg[15] ;
  wire \EXE2_Instr_reg[15]_0 ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [5:0]Q;
  wire [0:0]SR;
  wire bbs_go;
  wire [8:0]\channel_i\.data102_in ;
  wire [8:0]content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire [5:0]content_reg_bram_0_i_28__0;
  wire [4:0]content_reg_bram_0_i_28__0_0;
  wire content_reg_bram_0_i_28__0_1;
  wire content_reg_bram_0_i_31;
  wire content_reg_bram_0_i_32__0;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire cur_is_even_character;
  wire [7:0]cur_is_even_character_reg;
  wire [7:0]cur_is_even_character_reg_0;
  wire [7:0]cur_is_even_character_reg_1;
  wire [0:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire [0:0]cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \middle_reg[0] ;
  wire \middle_reg[1] ;
  wire \middle_reg[1]_0 ;
  wire \middle_reg[3] ;
  wire \middle_reg[4] ;
  wire \middle_reg[4]_0 ;
  wire \middle_reg[5] ;
  wire \middle_reg[6] ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire [8:0]\middle_reg[8] ;
  wire \middle_reg[8]_0 ;
  wire \middle_reg[8]_1 ;
  wire \middle_reg[8]_2 ;
  wire [2:0]\old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \switch2channel\.ready ;
  wire \tail_reg[4] ;
  wire \tail_reg[4]_0 ;

  re2_copro_re2_copro_0_1_arbitration_logic_rr_95 arbitration_logic
       (.DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg_1),
        .\EXE2_Instr_reg[15] (\EXE2_Instr_reg[15] ),
        .\EXE2_Instr_reg[15]_0 (\EXE2_Instr_reg[15]_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(EXE2_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_4),
        .FETCH_REC_Instr_valid_reg_5(FETCH_REC_Instr_valid_reg_5),
        .FETCH_REC_Instr_valid_reg_6(FETCH_REC_Instr_valid_reg_6),
        .Q(Q),
        .SR(SR),
        .bbs_go(bbs_go),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_i_28__0_0(content_reg_bram_0_i_28__0),
        .content_reg_bram_0_i_28__0_1(content_reg_bram_0_i_28__0_0),
        .content_reg_bram_0_i_28__0_2(content_reg_bram_0_i_28__0_1),
        .content_reg_bram_0_i_31_0(content_reg_bram_0_i_31),
        .content_reg_bram_0_i_32__0_0(content_reg_bram_0_i_32__0),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\middle_reg[0] (\middle_reg[0] ),
        .\middle_reg[1] (\middle_reg[1] ),
        .\middle_reg[1]_0 (\middle_reg[1]_0 ),
        .\middle_reg[3] (\middle_reg[3] ),
        .\middle_reg[4] (\middle_reg[4] ),
        .\middle_reg[4]_0 (\middle_reg[4]_0 ),
        .\middle_reg[5] (\middle_reg[5] ),
        .\middle_reg[6] (\middle_reg[6] ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .\middle_reg[7]_1 (\middle_reg[7]_1 ),
        .\middle_reg[7]_2 (\middle_reg[7]_2 ),
        .\middle_reg[8] (\middle_reg[8] ),
        .\middle_reg[8]_0 (\middle_reg[8]_0 ),
        .\middle_reg[8]_1 (\middle_reg[8]_1 ),
        .\middle_reg[8]_2 (\middle_reg[8]_2 ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_2 (\old_grant_reg[0]_1 ),
        .\old_grant_reg[0]_3 (\old_grant_reg[0]_2 ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\tail_reg[4] (\tail_reg[4] ),
        .\tail_reg[4]_0 (\tail_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "arbiter_rr_n" *) 
module re2_copro_re2_copro_0_1_arbiter_rr_n__parameterized0
   (\old_grant_reg[7] ,
    \old_grant_reg[4] ,
    \old_grant_reg[0] ,
    \old_grant_reg[7]_0 ,
    \old_grant_reg[6] ,
    \slv_reg4_reg[0] ,
    \slv_reg4_reg[0]_0 ,
    \slv_reg4_reg[0]_1 ,
    \slv_reg4_reg[0]_2 ,
    \slv_reg4_reg[0]_3 ,
    \slv_reg4_reg[0]_4 ,
    \slv_reg4_reg[0]_5 ,
    E,
    ADDRARDADDR,
    \cur_state_reg[1] ,
    \slv_reg4_reg[2] ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    D,
    \old_grant_reg[2] ,
    \old_grant_reg[2]_0 ,
    \old_grant_reg[3] ,
    \old_grant_reg[3]_0 ,
    \old_grant_reg[4]_0 ,
    \old_grant_reg[4]_1 ,
    \old_grant_reg[5] ,
    \old_grant_reg[5]_0 ,
    \old_grant_reg[6]_0 ,
    \old_grant_reg[6]_1 ,
    \old_grant_reg[1] ,
    \old_grant_reg[1]_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    p_49_out,
    \memory_bb\.addr ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    p_77_out,
    \cur_state_reg[0] ,
    \cur_state_reg[0]_0 ,
    \cur_state_reg[0]_1 ,
    \cur_state_reg[0]_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    Q,
    cur_is_even_character_reg_rep__1,
    O,
    cur_is_even_character_reg_rep__1_0,
    \cur_state_reg[0]_3 ,
    \FSM_sequential_status_register_reg[0] ,
    \FSM_sequential_status_register_reg[0]_0 ,
    \FSM_sequential_status_register_reg[0]_1 ,
    \FSM_sequential_status_register_reg[0]_2 ,
    \FSM_sequential_status_register_reg[0]_3 ,
    \FSM_sequential_status_register_reg[0]_4 ,
    cur_is_even_character,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \memory_for_cc\.addr ,
    \old_grant_reg[7]_1 ,
    \memory_bb\.valid ,
    \old_grant_reg[1]_1 ,
    \old_grant_reg[1]_2 ,
    \old_grant_reg[7]_2 ,
    s00_axi_aclk);
  output \old_grant_reg[7] ;
  output \old_grant_reg[4] ;
  output \old_grant_reg[0] ;
  output \old_grant_reg[7]_0 ;
  output \old_grant_reg[6] ;
  output \slv_reg4_reg[0] ;
  output \slv_reg4_reg[0]_0 ;
  output \slv_reg4_reg[0]_1 ;
  output \slv_reg4_reg[0]_2 ;
  output \slv_reg4_reg[0]_3 ;
  output \slv_reg4_reg[0]_4 ;
  output \slv_reg4_reg[0]_5 ;
  output [0:0]E;
  output [5:0]ADDRARDADDR;
  output [0:0]\cur_state_reg[1] ;
  output [0:0]\slv_reg4_reg[2] ;
  output cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  input [0:0]D;
  input \old_grant_reg[2] ;
  input \old_grant_reg[2]_0 ;
  input \old_grant_reg[3] ;
  input \old_grant_reg[3]_0 ;
  input \old_grant_reg[4]_0 ;
  input \old_grant_reg[4]_1 ;
  input \old_grant_reg[5] ;
  input \old_grant_reg[5]_0 ;
  input \old_grant_reg[6]_0 ;
  input \old_grant_reg[6]_1 ;
  input \old_grant_reg[1] ;
  input \old_grant_reg[1]_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input [5:0]p_49_out;
  input [5:0]\memory_bb\.addr ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input [5:0]p_77_out;
  input \cur_state_reg[0] ;
  input \cur_state_reg[0]_0 ;
  input \cur_state_reg[0]_1 ;
  input \cur_state_reg[0]_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input [2:0]Q;
  input [0:0]cur_is_even_character_reg_rep__1;
  input [0:0]O;
  input cur_is_even_character_reg_rep__1_0;
  input \cur_state_reg[0]_3 ;
  input \FSM_sequential_status_register_reg[0] ;
  input [0:0]\FSM_sequential_status_register_reg[0]_0 ;
  input \FSM_sequential_status_register_reg[0]_1 ;
  input \FSM_sequential_status_register_reg[0]_2 ;
  input \FSM_sequential_status_register_reg[0]_3 ;
  input [2:0]\FSM_sequential_status_register_reg[0]_4 ;
  input cur_is_even_character;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input [5:0]\memory_for_cc\.addr ;
  input \old_grant_reg[7]_1 ;
  input \memory_bb\.valid ;
  input \old_grant_reg[1]_1 ;
  input \old_grant_reg[1]_2 ;
  input \old_grant_reg[7]_2 ;
  input s00_axi_aclk;

  wire [5:0]ADDRARDADDR;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_status_register_reg[0] ;
  wire [0:0]\FSM_sequential_status_register_reg[0]_0 ;
  wire \FSM_sequential_status_register_reg[0]_1 ;
  wire \FSM_sequential_status_register_reg[0]_2 ;
  wire \FSM_sequential_status_register_reg[0]_3 ;
  wire [2:0]\FSM_sequential_status_register_reg[0]_4 ;
  wire [0:0]O;
  wire [2:0]Q;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire [0:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire \cur_state_reg[0] ;
  wire \cur_state_reg[0]_0 ;
  wire \cur_state_reg[0]_1 ;
  wire \cur_state_reg[0]_2 ;
  wire \cur_state_reg[0]_3 ;
  wire [0:0]\cur_state_reg[1] ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire [5:0]\memory_bb\.addr ;
  wire \memory_bb\.valid ;
  wire [5:0]\memory_for_cc\.addr ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[1] ;
  wire \old_grant_reg[1]_0 ;
  wire \old_grant_reg[1]_1 ;
  wire \old_grant_reg[1]_2 ;
  wire \old_grant_reg[2] ;
  wire \old_grant_reg[2]_0 ;
  wire \old_grant_reg[3] ;
  wire \old_grant_reg[3]_0 ;
  wire \old_grant_reg[4] ;
  wire \old_grant_reg[4]_0 ;
  wire \old_grant_reg[4]_1 ;
  wire \old_grant_reg[5] ;
  wire \old_grant_reg[5]_0 ;
  wire \old_grant_reg[6] ;
  wire \old_grant_reg[6]_0 ;
  wire \old_grant_reg[6]_1 ;
  wire \old_grant_reg[7] ;
  wire \old_grant_reg[7]_0 ;
  wire \old_grant_reg[7]_1 ;
  wire \old_grant_reg[7]_2 ;
  wire [5:0]p_49_out;
  wire [5:0]p_77_out;
  wire s00_axi_aclk;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[0]_0 ;
  wire \slv_reg4_reg[0]_1 ;
  wire \slv_reg4_reg[0]_2 ;
  wire \slv_reg4_reg[0]_3 ;
  wire \slv_reg4_reg[0]_4 ;
  wire \slv_reg4_reg[0]_5 ;
  wire [0:0]\slv_reg4_reg[2] ;

  re2_copro_re2_copro_0_1_arbitration_logic_rr__parameterized0 arbitration_logic
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(E),
        .\FSM_sequential_status_register_reg[0] (\FSM_sequential_status_register_reg[0] ),
        .\FSM_sequential_status_register_reg[0]_0 (\FSM_sequential_status_register_reg[0]_0 ),
        .\FSM_sequential_status_register_reg[0]_1 (\FSM_sequential_status_register_reg[0]_1 ),
        .\FSM_sequential_status_register_reg[0]_2 (\FSM_sequential_status_register_reg[0]_2 ),
        .\FSM_sequential_status_register_reg[0]_3 (\FSM_sequential_status_register_reg[0]_3 ),
        .\FSM_sequential_status_register_reg[0]_4 (\FSM_sequential_status_register_reg[0]_4 ),
        .O(O),
        .Q(Q),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_2),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .\cur_state_reg[0] (\cur_state_reg[0] ),
        .\cur_state_reg[0]_0 (\cur_state_reg[0]_0 ),
        .\cur_state_reg[0]_1 (\cur_state_reg[0]_1 ),
        .\cur_state_reg[0]_2 (\cur_state_reg[0]_2 ),
        .\cur_state_reg[0]_3 (\cur_state_reg[0]_3 ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .\memory_bb\.addr (\memory_bb\.addr ),
        .\memory_bb\.valid (\memory_bb\.valid ),
        .\memory_for_cc\.addr (\memory_for_cc\.addr ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0] ),
        .\old_grant_reg[1]_0 (\old_grant_reg[1] ),
        .\old_grant_reg[1]_1 (\old_grant_reg[1]_0 ),
        .\old_grant_reg[1]_2 (\old_grant_reg[1]_1 ),
        .\old_grant_reg[1]_3 (\old_grant_reg[1]_2 ),
        .\old_grant_reg[2]_0 (\old_grant_reg[2] ),
        .\old_grant_reg[2]_1 (\old_grant_reg[2]_0 ),
        .\old_grant_reg[3]_0 (\old_grant_reg[3] ),
        .\old_grant_reg[3]_1 (\old_grant_reg[3]_0 ),
        .\old_grant_reg[4]_0 (\old_grant_reg[4] ),
        .\old_grant_reg[4]_1 (\old_grant_reg[4]_0 ),
        .\old_grant_reg[4]_2 (\old_grant_reg[4]_1 ),
        .\old_grant_reg[5]_0 (\old_grant_reg[5] ),
        .\old_grant_reg[5]_1 (\old_grant_reg[5]_0 ),
        .\old_grant_reg[6]_0 (\old_grant_reg[6] ),
        .\old_grant_reg[6]_1 (\old_grant_reg[6]_0 ),
        .\old_grant_reg[6]_2 (\old_grant_reg[6]_1 ),
        .\old_grant_reg[7]_0 (\old_grant_reg[7] ),
        .\old_grant_reg[7]_1 (\old_grant_reg[7]_0 ),
        .\old_grant_reg[7]_2 (\old_grant_reg[7]_1 ),
        .\old_grant_reg[7]_3 (\old_grant_reg[7]_2 ),
        .p_49_out(p_49_out),
        .p_77_out(p_77_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ),
        .\slv_reg4_reg[0]_0 (\slv_reg4_reg[0]_0 ),
        .\slv_reg4_reg[0]_1 (\slv_reg4_reg[0]_1 ),
        .\slv_reg4_reg[0]_2 (\slv_reg4_reg[0]_2 ),
        .\slv_reg4_reg[0]_3 (\slv_reg4_reg[0]_3 ),
        .\slv_reg4_reg[0]_4 (\slv_reg4_reg[0]_4 ),
        .\slv_reg4_reg[0]_5 (\slv_reg4_reg[0]_5 ),
        .\slv_reg4_reg[2] (\slv_reg4_reg[2] ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr
   (E,
    EXE1_Instr_valid_reg,
    fifo_cur_char_data_out_ready__0,
    FETCH_REC_Instr_valid_reg,
    \in_0\.data ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_1,
    \EXE2_Instr_reg[8] ,
    EXE1_Instr_valid_reg_2,
    \old_grant_reg[0]_0 ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    fifo_cur_char_data_out_valid,
    \FETCH_REC_Pc_reg[0] ,
    curState,
    p_1_in,
    Q,
    content_reg_bram_0,
    content_reg_bram_0_i_23__14_0,
    EXE1_output_pc_and_current__10,
    content_reg_bram_0_i_31__13_0,
    \old_grant_reg[0]_1 ,
    content_reg_bram_0_i_31__13_1,
    EXE1_output_pc0,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    EXE2_output_pc_and_current,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    EXE1_Instr_valid,
    EXE2_Instr_valid_reg,
    \EXE1_Instr_reg[15] ,
    \EXE2_Pc_reg[0] ,
    \EXE2_Pc_reg[0]_0 ,
    WEA,
    \EXE1_Instr_reg[15]_0 ,
    \EXE1_Instr_reg[15]_1 ,
    EXE1_output_pc_valid5_out,
    EXE1_output_pc_valid0__14,
    EXE2_Instr_valid);
  output [0:0]E;
  output EXE1_Instr_valid_reg;
  output fifo_cur_char_data_out_ready__0;
  output FETCH_REC_Instr_valid_reg;
  output [8:0]\in_0\.data ;
  output FETCH_REC_Instr_valid_reg_0;
  output [0:0]EXE1_Instr_valid_reg_0;
  output [0:0]EXE1_Instr_valid_reg_1;
  output \EXE2_Instr_reg[8] ;
  output EXE1_Instr_valid_reg_2;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input fifo_cur_char_data_out_valid;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]curState;
  input p_1_in;
  input [6:0]Q;
  input content_reg_bram_0;
  input [14:0]content_reg_bram_0_i_23__14_0;
  input [1:0]EXE1_output_pc_and_current__10;
  input content_reg_bram_0_i_31__13_0;
  input [8:0]\old_grant_reg[0]_1 ;
  input content_reg_bram_0_i_31__13_1;
  input [5:0]EXE1_output_pc0;
  input content_reg_bram_0_0;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input [0:0]EXE2_output_pc_and_current;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input EXE1_Instr_valid;
  input EXE2_Instr_valid_reg;
  input \EXE1_Instr_reg[15] ;
  input \EXE2_Pc_reg[0] ;
  input \EXE2_Pc_reg[0]_0 ;
  input [0:0]WEA;
  input \EXE1_Instr_reg[15]_0 ;
  input \EXE1_Instr_reg[15]_1 ;
  input EXE1_output_pc_valid5_out;
  input EXE1_output_pc_valid0__14;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire \EXE1_Instr_reg[15] ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[15]_1 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire [0:0]EXE1_Instr_valid_reg_0;
  wire [0:0]EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire EXE1_not_stall__4;
  wire [5:0]EXE1_output_pc0;
  wire [1:0]EXE1_output_pc_and_current__10;
  wire EXE1_output_pc_ready;
  wire EXE1_output_pc_valid0__14;
  wire EXE1_output_pc_valid5_out;
  wire EXE1_waits2_out;
  wire \EXE2_Instr_reg[8] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire \EXE2_Pc_reg[0] ;
  wire \EXE2_Pc_reg[0]_0 ;
  wire [0:0]EXE2_output_pc_and_current;
  wire EXE2_output_pc_ready;
  wire EXE2_waits10_out;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire [14:0]content_reg_bram_0_i_23__14_0;
  wire content_reg_bram_0_i_31__13_0;
  wire content_reg_bram_0_i_31__13_1;
  wire content_reg_bram_0_i_46__6_n_0;
  wire content_reg_bram_0_i_52__6_n_0;
  wire content_reg_bram_0_i_54__0_n_0;
  wire content_reg_bram_0_i_56__5_n_0;
  wire content_reg_bram_0_i_58__5_n_0;
  wire content_reg_bram_0_i_60__6_n_0;
  wire content_reg_bram_0_i_61__0_n_0;
  wire [0:0]curState;
  wire fifo_cur_char_data_out_ready__0;
  wire fifo_cur_char_data_out_valid;
  wire [8:0]\in_0\.data ;
  wire [0:0]in_ready_packed;
  wire [1:1]mask;
  wire \old_grant[0]_i_2_n_0 ;
  wire \old_grant_reg[0]_0 ;
  wire [8:0]\old_grant_reg[0]_1 ;
  wire p_1_in;
  wire s00_axi_aclk;

  LUT6 #(
    .INIT(64'h7777773700000000)) 
    \EXE1_Instr[15]_i_1__6 
       (.I0(EXE1_waits2_out),
        .I1(EXE1_Instr_valid),
        .I2(\EXE2_Instr_reg[8] ),
        .I3(EXE2_output_pc_ready),
        .I4(\EXE1_Instr_reg[15] ),
        .I5(FETCH_REC_Instr_valid_reg_1),
        .O(EXE1_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h333FFF3F222AAA2A)) 
    \EXE1_Instr[15]_i_2 
       (.I0(\EXE2_Pc_reg[0] ),
        .I1(in_ready_packed),
        .I2(WEA),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .I4(\EXE1_Instr_reg[15]_1 ),
        .I5(\EXE2_Pc_reg[0]_0 ),
        .O(EXE1_waits2_out));
  LUT6 #(
    .INIT(64'h8A8A8A0000008A00)) 
    \EXE1_Instr[15]_i_3 
       (.I0(\EXE2_Instr_reg[8] ),
        .I1(mask),
        .I2(EXE1_output_pc_valid5_out),
        .I3(WEA),
        .I4(\EXE1_Instr_reg[15]_0 ),
        .I5(\EXE1_Instr_reg[15]_1 ),
        .O(EXE2_output_pc_ready));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    EXE1_Instr_valid_i_1__6
       (.I0(\old_grant_reg[0]_0 ),
        .I1(FETCH_REC_Instr_valid_reg_1),
        .I2(EXE1_not_stall__4),
        .I3(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \EXE2_Instr[15]_i_1__6 
       (.I0(EXE1_not_stall__4),
        .I1(EXE2_Instr_valid_reg),
        .O(EXE1_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'hCD00CD000000CD00)) 
    \EXE2_Instr[15]_i_2 
       (.I0(\EXE2_Pc_reg[0] ),
        .I1(EXE1_output_pc_ready),
        .I2(\EXE2_Pc_reg[0]_0 ),
        .I3(EXE1_Instr_valid),
        .I4(EXE2_waits10_out),
        .I5(\EXE1_Instr_reg[15] ),
        .O(EXE1_not_stall__4));
  LUT6 #(
    .INIT(64'h4747FF4700000000)) 
    \EXE2_Instr[15]_i_4 
       (.I0(\EXE1_Instr_reg[15]_1 ),
        .I1(\EXE1_Instr_reg[15]_0 ),
        .I2(WEA),
        .I3(EXE1_output_pc_valid5_out),
        .I4(mask),
        .I5(\EXE2_Instr_reg[8] ),
        .O(EXE2_waits10_out));
  LUT6 #(
    .INIT(64'h2020EF2020202020)) 
    EXE2_Instr_valid_i_1__6
       (.I0(EXE1_Instr_valid),
        .I1(EXE2_Instr_valid_reg),
        .I2(EXE1_not_stall__4),
        .I3(\EXE2_Instr_reg[8] ),
        .I4(EXE2_output_pc_ready),
        .I5(EXE2_Instr_valid),
        .O(EXE1_Instr_valid_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    \FETCH_REC_Instr[15]_i_1 
       (.I0(EXE1_Instr_valid_reg),
        .O(EXE1_Instr_valid_reg_1));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    FETCH_REC_Instr_valid_i_1__6
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_1),
        .I2(fifo_cur_char_data_out_valid),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(curState),
        .I5(p_1_in),
        .O(FETCH_REC_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h0000B00000000000)) 
    FETCH_REC_has_to_save_i_1__6
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_1),
        .I2(fifo_cur_char_data_out_valid),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(curState),
        .I5(p_1_in),
        .O(E));
  LUT4 #(
    .INIT(16'h0008)) 
    content_reg_bram_0_i_23__14
       (.I0(content_reg_bram_0_i_46__6_n_0),
        .I1(content_reg_bram_0_i_23__14_0[7]),
        .I2(content_reg_bram_0_i_23__14_0[8]),
        .I3(content_reg_bram_0_i_23__14_0[9]),
        .O(\EXE2_Instr_reg[8] ));
  LUT4 #(
    .INIT(16'hF888)) 
    content_reg_bram_0_i_30__13
       (.I0(EXE2_output_pc_ready),
        .I1(EXE2_output_pc_and_current),
        .I2(EXE1_output_pc_ready),
        .I3(EXE1_output_pc_and_current__10[1]),
        .O(\in_0\.data [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    content_reg_bram_0_i_31__13
       (.I0(EXE2_output_pc_ready),
        .I1(content_reg_bram_0_5),
        .I2(Q[6]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_23__14_0[6]),
        .I5(content_reg_bram_0_i_52__6_n_0),
        .O(\in_0\.data [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    content_reg_bram_0_i_32__14
       (.I0(EXE2_output_pc_ready),
        .I1(content_reg_bram_0_4),
        .I2(Q[5]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_23__14_0[5]),
        .I5(content_reg_bram_0_i_54__0_n_0),
        .O(\in_0\.data [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    content_reg_bram_0_i_33__6
       (.I0(EXE2_output_pc_ready),
        .I1(content_reg_bram_0_3),
        .I2(Q[4]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_23__14_0[4]),
        .I5(content_reg_bram_0_i_56__5_n_0),
        .O(\in_0\.data [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    content_reg_bram_0_i_34__0
       (.I0(EXE2_output_pc_ready),
        .I1(content_reg_bram_0_2),
        .I2(Q[3]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_23__14_0[3]),
        .I5(content_reg_bram_0_i_58__5_n_0),
        .O(\in_0\.data [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    content_reg_bram_0_i_35__6
       (.I0(EXE2_output_pc_ready),
        .I1(content_reg_bram_0_1),
        .I2(Q[2]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_23__14_0[2]),
        .I5(content_reg_bram_0_i_60__6_n_0),
        .O(\in_0\.data [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    content_reg_bram_0_i_36__6
       (.I0(EXE2_output_pc_ready),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_23__14_0[1]),
        .I5(content_reg_bram_0_i_61__0_n_0),
        .O(\in_0\.data [2]));
  LUT6 #(
    .INIT(64'hFFFF2A202A202A20)) 
    content_reg_bram_0_i_37__6
       (.I0(EXE2_output_pc_ready),
        .I1(Q[0]),
        .I2(content_reg_bram_0),
        .I3(content_reg_bram_0_i_23__14_0[0]),
        .I4(EXE1_output_pc_ready),
        .I5(EXE1_output_pc_and_current__10[0]),
        .O(\in_0\.data [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA888A8)) 
    content_reg_bram_0_i_38__6
       (.I0(EXE1_output_pc_ready),
        .I1(content_reg_bram_0_0),
        .I2(content_reg_bram_0_6),
        .I3(\old_grant_reg[0]_1 [7]),
        .I4(content_reg_bram_0_7),
        .I5(EXE2_output_pc_ready),
        .O(\in_0\.data [0]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    content_reg_bram_0_i_46__6
       (.I0(content_reg_bram_0_i_23__14_0[10]),
        .I1(content_reg_bram_0_i_23__14_0[11]),
        .I2(content_reg_bram_0_i_23__14_0[12]),
        .I3(content_reg_bram_0_i_23__14_0[13]),
        .I4(content_reg_bram_0_i_23__14_0[14]),
        .I5(EXE2_Instr_valid),
        .O(content_reg_bram_0_i_46__6_n_0));
  LUT6 #(
    .INIT(64'h4C4C4C0000004C00)) 
    content_reg_bram_0_i_48__6
       (.I0(mask),
        .I1(EXE1_output_pc_valid5_out),
        .I2(\EXE2_Instr_reg[8] ),
        .I3(WEA),
        .I4(\EXE1_Instr_reg[15]_0 ),
        .I5(\EXE1_Instr_reg[15]_1 ),
        .O(EXE1_output_pc_ready));
  LUT6 #(
    .INIT(64'hFF00F88800000000)) 
    content_reg_bram_0_i_52__6
       (.I0(content_reg_bram_0_i_31__13_0),
        .I1(\old_grant_reg[0]_1 [5]),
        .I2(content_reg_bram_0_i_31__13_1),
        .I3(EXE1_output_pc0[5]),
        .I4(content_reg_bram_0_0),
        .I5(EXE1_output_pc_ready),
        .O(content_reg_bram_0_i_52__6_n_0));
  LUT6 #(
    .INIT(64'hFF00F88800000000)) 
    content_reg_bram_0_i_54__0
       (.I0(content_reg_bram_0_i_31__13_0),
        .I1(\old_grant_reg[0]_1 [4]),
        .I2(content_reg_bram_0_i_31__13_1),
        .I3(EXE1_output_pc0[4]),
        .I4(content_reg_bram_0_0),
        .I5(EXE1_output_pc_ready),
        .O(content_reg_bram_0_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hFF00F88800000000)) 
    content_reg_bram_0_i_56__5
       (.I0(content_reg_bram_0_i_31__13_0),
        .I1(\old_grant_reg[0]_1 [3]),
        .I2(content_reg_bram_0_i_31__13_1),
        .I3(EXE1_output_pc0[3]),
        .I4(content_reg_bram_0_0),
        .I5(EXE1_output_pc_ready),
        .O(content_reg_bram_0_i_56__5_n_0));
  LUT6 #(
    .INIT(64'hFF00F88800000000)) 
    content_reg_bram_0_i_58__5
       (.I0(content_reg_bram_0_i_31__13_0),
        .I1(\old_grant_reg[0]_1 [2]),
        .I2(content_reg_bram_0_i_31__13_1),
        .I3(EXE1_output_pc0[2]),
        .I4(content_reg_bram_0_0),
        .I5(EXE1_output_pc_ready),
        .O(content_reg_bram_0_i_58__5_n_0));
  LUT6 #(
    .INIT(64'hFF00F88800000000)) 
    content_reg_bram_0_i_60__6
       (.I0(content_reg_bram_0_i_31__13_0),
        .I1(\old_grant_reg[0]_1 [1]),
        .I2(content_reg_bram_0_i_31__13_1),
        .I3(EXE1_output_pc0[1]),
        .I4(content_reg_bram_0_0),
        .I5(EXE1_output_pc_ready),
        .O(content_reg_bram_0_i_60__6_n_0));
  LUT6 #(
    .INIT(64'hFF00F88800000000)) 
    content_reg_bram_0_i_61__0
       (.I0(content_reg_bram_0_i_31__13_0),
        .I1(\old_grant_reg[0]_1 [0]),
        .I2(content_reg_bram_0_i_31__13_1),
        .I3(EXE1_output_pc0[0]),
        .I4(content_reg_bram_0_0),
        .I5(EXE1_output_pc_ready),
        .O(content_reg_bram_0_i_61__0_n_0));
  LUT6 #(
    .INIT(64'h0000B00000000000)) 
    \head[4]_i_4__7 
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_1),
        .I2(fifo_cur_char_data_out_valid),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(curState),
        .I5(p_1_in),
        .O(fifo_cur_char_data_out_ready__0));
  LUT6 #(
    .INIT(64'h44404040CCC0C0C0)) 
    \old_grant[0]_i_1__6 
       (.I0(\EXE2_Instr_reg[8] ),
        .I1(\old_grant[0]_i_2_n_0 ),
        .I2(\old_grant_reg[0]_1 [6]),
        .I3(EXE1_output_pc_valid0__14),
        .I4(\old_grant_reg[0]_1 [7]),
        .I5(mask),
        .O(in_ready_packed));
  LUT3 #(
    .INIT(8'h07)) 
    \old_grant[0]_i_2 
       (.I0(\old_grant_reg[0]_1 [8]),
        .I1(\old_grant_reg[0]_1 [7]),
        .I2(content_reg_bram_0_0),
        .O(\old_grant[0]_i_2_n_0 ));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed),
        .Q(mask),
        .R(\old_grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr_17
   (\curState_reg[0] ,
    E,
    \curState_reg[0]_0 ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \curState_reg[0]_1 ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    \EXE1_Instr_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_1,
    FETCH_REC_Instr_valid_reg_2,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0]_0 ,
    s00_axi_aclk,
    curState,
    FETCH_REC_Instr_valid_reg_3,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid,
    \old_grant_reg[6] ,
    \old_grant[6]_i_6 ,
    \old_grant[7]_i_2 ,
    Q,
    \EXE2_Instr_reg[15] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \old_grant_reg[0]_1 ,
    content_reg_bram_0_i_25__12_0,
    content_reg_bram_0_i_25__12_1,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_i_27__12_0,
    content_reg_bram_0_5,
    content_reg_bram_0_i_26__12_0,
    content_reg_bram_0_6,
    content_reg_bram_0_i_25__12_2,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    \EXE2_Instr_reg[15]_0 ,
    FETCH_REC_Instr_valid_reg_4,
    bbs_go,
    EXE2_Instr_valid_reg_0,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \curState_reg[0] ;
  output [0:0]E;
  output \curState_reg[0]_0 ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output \curState_reg[0]_1 ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output FETCH_REC_Instr_valid_reg_0;
  output [0:0]\EXE1_Instr_reg[8]_0 ;
  output [0:0]FETCH_REC_Instr_valid_reg_1;
  output FETCH_REC_Instr_valid_reg_2;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aclk;
  input [0:0]curState;
  input FETCH_REC_Instr_valid_reg_3;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[6] ;
  input \old_grant[6]_i_6 ;
  input \old_grant[7]_i_2 ;
  input [5:0]Q;
  input [8:0]\EXE2_Instr_reg[15] ;
  input content_reg_bram_0;
  input content_reg_bram_0_0;
  input \old_grant_reg[0]_1 ;
  input [5:0]content_reg_bram_0_i_25__12_0;
  input [4:0]content_reg_bram_0_i_25__12_1;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_i_27__12_0;
  input content_reg_bram_0_5;
  input content_reg_bram_0_i_26__12_0;
  input content_reg_bram_0_6;
  input content_reg_bram_0_i_25__12_2;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input \EXE2_Instr_reg[15]_0 ;
  input FETCH_REC_Instr_valid_reg_4;
  input bbs_go;
  input EXE2_Instr_valid_reg_0;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire [0:0]\EXE1_Instr_reg[8]_0 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire [8:0]\EXE2_Instr_reg[15] ;
  wire \EXE2_Instr_reg[15]_0 ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_i_3__5_n_0;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire \FETCH_REC_Instr[15]_i_3__5_n_0 ;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire [0:0]FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [5:0]Q;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire [5:0]content_reg_bram_0_i_25__12_0;
  wire [4:0]content_reg_bram_0_i_25__12_1;
  wire content_reg_bram_0_i_25__12_2;
  wire content_reg_bram_0_i_26__12_0;
  wire content_reg_bram_0_i_27__12_0;
  wire content_reg_bram_0_i_38__5_n_0;
  wire content_reg_bram_0_i_42__5_n_0;
  wire content_reg_bram_0_i_44__5_n_0;
  wire content_reg_bram_0_i_46__5_n_0;
  wire content_reg_bram_0_i_50__5_n_0;
  wire content_reg_bram_0_i_51__5_n_0;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]in_ready_packed;
  wire [1:1]mask;
  wire \old_grant[6]_i_14_n_0 ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire \old_grant_reg[6] ;
  wire s00_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EXE1_Instr[15]_i_1__5 
       (.I0(FETCH_REC_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    EXE1_Instr_valid_i_1__5
       (.I0(FETCH_REC_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .I2(EXE1_Instr_valid),
        .I3(\old_grant_reg[0]_0 ),
        .O(FETCH_REC_Instr_valid_reg_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    \EXE2_Instr[15]_i_1__5 
       (.I0(\EXE2_Instr_reg[15]_0 ),
        .I1(\EXE2_Instr_reg[15] [6]),
        .I2(\EXE2_Instr_reg[15] [7]),
        .I3(\EXE2_Instr_reg[15] [8]),
        .I4(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .O(\EXE1_Instr_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    EXE2_Instr_valid_i_1__5
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Instr_valid_i_3__5_n_0),
        .I2(EXE2_Instr_valid),
        .I3(\EXE1_Instr_reg[8]_0 ),
        .O(EXE2_Instr_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h04)) 
    EXE2_Instr_valid_i_3__5
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(\old_grant_reg[0]_1 ),
        .I2(in_ready_packed),
        .O(EXE2_Instr_valid_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \FETCH_REC_Instr[15]_i_1__6 
       (.I0(FETCH_REC_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF0F)) 
    \FETCH_REC_Instr[15]_i_3__5 
       (.I0(\old_grant_reg[0]_1 ),
        .I1(FETCH_REC_Instr_valid_reg_6),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_5),
        .I4(EXE2_Instr_valid_reg_0),
        .I5(in_ready_packed),
        .O(\FETCH_REC_Instr[15]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    FETCH_REC_Instr_valid_i_1__5
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_3),
        .I2(curState),
        .I3(FETCH_REC_Instr_valid),
        .I4(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .I5(EXE1_Instr_valid),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    FETCH_REC_has_to_save_i_2__5
       (.I0(EXE1_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .I2(FETCH_REC_Instr_valid),
        .I3(bbs_go),
        .I4(FETCH_REC_Instr_valid_reg_4),
        .O(EXE1_Instr_valid_reg));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    content_reg_bram_0_i_24__12
       (.I0(EXE1_Instr_valid),
        .I1(content_reg_bram_0_7),
        .I2(content_reg_bram_0_i_38__5_n_0),
        .I3(content_reg_bram_0_8),
        .I4(EXE2_Instr_valid_i_3__5_n_0),
        .O(EXE1_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_25__12
       (.I0(\EXE2_Instr_reg[15] [5]),
        .I1(Q[5]),
        .I2(content_reg_bram_0_6),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_38__5_n_0),
        .I5(content_reg_bram_0_i_42__5_n_0),
        .O(\EXE1_Instr_reg[6] ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_26__12
       (.I0(Q[4]),
        .I1(content_reg_bram_0_5),
        .I2(\EXE2_Instr_reg[15] [4]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_38__5_n_0),
        .I5(content_reg_bram_0_i_44__5_n_0),
        .O(\EXE1_Pc_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_27__12
       (.I0(\EXE2_Instr_reg[15] [3]),
        .I1(Q[3]),
        .I2(content_reg_bram_0_4),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_38__5_n_0),
        .I5(content_reg_bram_0_i_46__5_n_0),
        .O(\EXE1_Instr_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hB0BB)) 
    content_reg_bram_0_i_28__12
       (.I0(content_reg_bram_0_2),
        .I1(content_reg_bram_0_i_38__5_n_0),
        .I2(content_reg_bram_0_3),
        .I3(EXE2_Instr_valid_i_3__5_n_0),
        .O(\EXE1_Pc_reg[3] ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_29__12
       (.I0(Q[2]),
        .I1(content_reg_bram_0_1),
        .I2(\EXE2_Instr_reg[15] [2]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_38__5_n_0),
        .I5(content_reg_bram_0_i_50__5_n_0),
        .O(\EXE1_Pc_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_30__11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\EXE2_Instr_reg[15] [1]),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_38__5_n_0),
        .I5(content_reg_bram_0_i_51__5_n_0),
        .O(\EXE1_Pc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3AFF00003AFF3AFF)) 
    content_reg_bram_0_i_31__11
       (.I0(Q[0]),
        .I1(\EXE2_Instr_reg[15] [0]),
        .I2(content_reg_bram_0),
        .I3(content_reg_bram_0_i_38__5_n_0),
        .I4(content_reg_bram_0_0),
        .I5(EXE2_Instr_valid_i_3__5_n_0),
        .O(\EXE1_Pc_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    content_reg_bram_0_i_32__12
       (.I0(EXE2_Instr_valid_i_3__5_n_0),
        .I1(content_reg_bram_0_9),
        .I2(content_reg_bram_0_i_38__5_n_0),
        .O(\EXE1_Instr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_38__5
       (.I0(in_ready_packed),
        .I1(EXE2_Instr_valid_reg_0),
        .O(content_reg_bram_0_i_38__5_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_42__5
       (.I0(EXE2_Instr_valid_i_3__5_n_0),
        .I1(content_reg_bram_0_i_25__12_1[4]),
        .I2(\old_grant_reg[0]_1 ),
        .I3(content_reg_bram_0_i_25__12_0[5]),
        .I4(content_reg_bram_0_i_25__12_2),
        .O(content_reg_bram_0_i_42__5_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_44__5
       (.I0(EXE2_Instr_valid_i_3__5_n_0),
        .I1(content_reg_bram_0_i_25__12_1[3]),
        .I2(\old_grant_reg[0]_1 ),
        .I3(content_reg_bram_0_i_25__12_0[4]),
        .I4(content_reg_bram_0_i_26__12_0),
        .O(content_reg_bram_0_i_44__5_n_0));
  LUT5 #(
    .INIT(32'hAA280028)) 
    content_reg_bram_0_i_46__5
       (.I0(EXE2_Instr_valid_i_3__5_n_0),
        .I1(content_reg_bram_0_i_27__12_0),
        .I2(content_reg_bram_0_i_25__12_0[3]),
        .I3(\old_grant_reg[0]_1 ),
        .I4(content_reg_bram_0_i_25__12_1[2]),
        .O(content_reg_bram_0_i_46__5_n_0));
  LUT6 #(
    .INIT(64'hAAAA2A8000002A80)) 
    content_reg_bram_0_i_50__5
       (.I0(EXE2_Instr_valid_i_3__5_n_0),
        .I1(content_reg_bram_0_i_25__12_0[0]),
        .I2(content_reg_bram_0_i_25__12_0[1]),
        .I3(content_reg_bram_0_i_25__12_0[2]),
        .I4(\old_grant_reg[0]_1 ),
        .I5(content_reg_bram_0_i_25__12_1[1]),
        .O(content_reg_bram_0_i_50__5_n_0));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    content_reg_bram_0_i_51__5
       (.I0(EXE2_Instr_valid_i_3__5_n_0),
        .I1(\old_grant_reg[0]_1 ),
        .I2(content_reg_bram_0_i_25__12_0[1]),
        .I3(content_reg_bram_0_i_25__12_0[0]),
        .I4(content_reg_bram_0_i_25__12_1[0]),
        .O(content_reg_bram_0_i_51__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBBBBBBB)) 
    \curState[0]_i_3__1 
       (.I0(FETCH_REC_Instr_valid_reg_4),
        .I1(bbs_go),
        .I2(FETCH_REC_Instr_valid),
        .I3(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .I4(EXE1_Instr_valid),
        .I5(FETCH_REC_Instr_valid_reg_3),
        .O(FETCH_REC_Instr_valid_reg_2));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \old_grant[0]_i_1__5 
       (.I0(\EXE2_Instr_reg[15] [7]),
        .I1(\EXE2_Instr_reg[15] [8]),
        .I2(\EXE2_Instr_reg[15]_0 ),
        .I3(\old_grant_reg[0]_2 ),
        .I4(\old_grant_reg[0]_1 ),
        .I5(mask),
        .O(in_ready_packed));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    \old_grant[6]_i_12 
       (.I0(\old_grant_reg[6] ),
        .I1(FETCH_REC_Instr_valid),
        .I2(\old_grant[6]_i_14_n_0 ),
        .I3(FETCH_REC_Instr_valid_reg_3),
        .I4(curState),
        .I5(\old_grant[6]_i_6 ),
        .O(FETCH_REC_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h01FF2FFF2FFF2FFF)) 
    \old_grant[6]_i_14 
       (.I0(in_ready_packed),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(FETCH_REC_Instr_valid_reg_5),
        .I3(EXE1_Instr_valid),
        .I4(FETCH_REC_Instr_valid_reg_6),
        .I5(\old_grant_reg[0]_1 ),
        .O(\old_grant[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    \old_grant[6]_i_5 
       (.I0(curState),
        .I1(FETCH_REC_Instr_valid_reg_3),
        .I2(EXE1_Instr_valid),
        .I3(\FETCH_REC_Instr[15]_i_3__5_n_0 ),
        .I4(FETCH_REC_Instr_valid),
        .I5(\old_grant_reg[6] ),
        .O(\curState_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \old_grant[7]_i_4 
       (.I0(\curState_reg[0] ),
        .I1(\old_grant[7]_i_2 ),
        .O(\curState_reg[0]_1 ));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed),
        .Q(mask),
        .R(\old_grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr_30
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0]_0 ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_1 ,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_1 ;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire \FETCH_REC_Instr[15]_i_3__4_n_0 ;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire [1:1]mask;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire s00_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EXE1_Instr[15]_i_1__4 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__4_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    EXE1_Instr_valid_i_1__4
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__4_n_0 ),
        .I2(EXE1_Instr_valid),
        .I3(\old_grant_reg[0]_0 ),
        .O(FETCH_REC_Instr_valid_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    \EXE2_Instr[15]_i_1__4 
       (.I0(\EXE2_Instr_reg[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FETCH_REC_Instr[15]_i_3__4_n_0 ),
        .O(\EXE1_Instr_reg[8] ));
  LUT4 #(
    .INIT(16'hFF10)) 
    EXE2_Instr_valid_i_1__4
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(EXE2_Instr_valid_reg_1),
        .I2(EXE2_Instr_valid),
        .I3(\EXE1_Instr_reg[8] ),
        .O(EXE2_Instr_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \FETCH_REC_Instr[15]_i_1__5 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__4_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF0F)) 
    \FETCH_REC_Instr[15]_i_3__4 
       (.I0(\old_grant_reg[0]_1 ),
        .I1(FETCH_REC_Instr_valid_reg_6),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_5),
        .I4(FETCH_REC_Instr_valid_reg_4),
        .I5(\EXE1_Instr_reg[9] ),
        .O(\FETCH_REC_Instr[15]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    FETCH_REC_Instr_valid_i_1__4
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_2),
        .I2(curState),
        .I3(FETCH_REC_Instr_valid_reg_1),
        .I4(\FETCH_REC_Instr[15]_i_3__4_n_0 ),
        .I5(EXE1_Instr_valid),
        .O(\curState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    FETCH_REC_has_to_save_i_2__4
       (.I0(EXE1_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__4_n_0 ),
        .I2(FETCH_REC_Instr_valid_reg_1),
        .I3(bbs_go),
        .I4(FETCH_REC_Instr_valid_reg_3),
        .O(EXE1_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \old_grant[0]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\EXE2_Instr_reg[15] ),
        .I3(\old_grant_reg[0]_2 ),
        .I4(\old_grant_reg[0]_1 ),
        .I5(mask),
        .O(\EXE1_Instr_reg[9] ));
  LUT6 #(
    .INIT(64'h01FF2FFF2FFF2FFF)) 
    \old_grant[5]_i_8 
       (.I0(\EXE1_Instr_reg[9] ),
        .I1(FETCH_REC_Instr_valid_reg_4),
        .I2(FETCH_REC_Instr_valid_reg_5),
        .I3(EXE1_Instr_valid),
        .I4(FETCH_REC_Instr_valid_reg_6),
        .I5(\old_grant_reg[0]_1 ),
        .O(EXE1_Instr_valid_reg_0));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\EXE1_Instr_reg[9] ),
        .Q(mask),
        .R(\old_grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr_43
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0]_0 ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_1 ,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_1 ;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire \FETCH_REC_Instr[15]_i_3__3_n_0 ;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire [1:1]mask;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire s00_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EXE1_Instr[15]_i_1__3 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__3_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    EXE1_Instr_valid_i_1__3
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__3_n_0 ),
        .I2(EXE1_Instr_valid),
        .I3(\old_grant_reg[0]_0 ),
        .O(FETCH_REC_Instr_valid_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    \EXE2_Instr[15]_i_1__3 
       (.I0(\EXE2_Instr_reg[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FETCH_REC_Instr[15]_i_3__3_n_0 ),
        .O(\EXE1_Instr_reg[8] ));
  LUT4 #(
    .INIT(16'hFF10)) 
    EXE2_Instr_valid_i_1__3
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(EXE2_Instr_valid_reg_1),
        .I2(EXE2_Instr_valid),
        .I3(\EXE1_Instr_reg[8] ),
        .O(EXE2_Instr_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \FETCH_REC_Instr[15]_i_1__4 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__3_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF0F)) 
    \FETCH_REC_Instr[15]_i_3__3 
       (.I0(\old_grant_reg[0]_1 ),
        .I1(FETCH_REC_Instr_valid_reg_6),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_5),
        .I4(FETCH_REC_Instr_valid_reg_4),
        .I5(\EXE1_Instr_reg[9] ),
        .O(\FETCH_REC_Instr[15]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    FETCH_REC_Instr_valid_i_1__3
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_2),
        .I2(curState),
        .I3(FETCH_REC_Instr_valid_reg_1),
        .I4(\FETCH_REC_Instr[15]_i_3__3_n_0 ),
        .I5(EXE1_Instr_valid),
        .O(\curState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    FETCH_REC_has_to_save_i_2__3
       (.I0(EXE1_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__3_n_0 ),
        .I2(FETCH_REC_Instr_valid_reg_1),
        .I3(bbs_go),
        .I4(FETCH_REC_Instr_valid_reg_3),
        .O(EXE1_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \old_grant[0]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\EXE2_Instr_reg[15] ),
        .I3(\old_grant_reg[0]_2 ),
        .I4(\old_grant_reg[0]_1 ),
        .I5(mask),
        .O(\EXE1_Instr_reg[9] ));
  LUT6 #(
    .INIT(64'h01FF2FFF2FFF2FFF)) 
    \old_grant[4]_i_8 
       (.I0(\EXE1_Instr_reg[9] ),
        .I1(FETCH_REC_Instr_valid_reg_4),
        .I2(FETCH_REC_Instr_valid_reg_5),
        .I3(EXE1_Instr_valid),
        .I4(FETCH_REC_Instr_valid_reg_6),
        .I5(\old_grant_reg[0]_1 ),
        .O(EXE1_Instr_valid_reg_0));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\EXE1_Instr_reg[9] ),
        .Q(mask),
        .R(\old_grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr_56
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0]_0 ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_1 ,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_1 ;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire \FETCH_REC_Instr[15]_i_3__2_n_0 ;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire [1:1]mask;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire s00_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EXE1_Instr[15]_i_1__2 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__2_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    EXE1_Instr_valid_i_1__2
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__2_n_0 ),
        .I2(EXE1_Instr_valid),
        .I3(\old_grant_reg[0]_0 ),
        .O(FETCH_REC_Instr_valid_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    \EXE2_Instr[15]_i_1__2 
       (.I0(\EXE2_Instr_reg[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FETCH_REC_Instr[15]_i_3__2_n_0 ),
        .O(\EXE1_Instr_reg[8] ));
  LUT4 #(
    .INIT(16'hFF10)) 
    EXE2_Instr_valid_i_1__2
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(EXE2_Instr_valid_reg_1),
        .I2(EXE2_Instr_valid),
        .I3(\EXE1_Instr_reg[8] ),
        .O(EXE2_Instr_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \FETCH_REC_Instr[15]_i_1__3 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__2_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF0F)) 
    \FETCH_REC_Instr[15]_i_3__2 
       (.I0(\old_grant_reg[0]_1 ),
        .I1(FETCH_REC_Instr_valid_reg_6),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_5),
        .I4(FETCH_REC_Instr_valid_reg_4),
        .I5(\EXE1_Instr_reg[9] ),
        .O(\FETCH_REC_Instr[15]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    FETCH_REC_Instr_valid_i_1__2
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_2),
        .I2(curState),
        .I3(FETCH_REC_Instr_valid_reg_1),
        .I4(\FETCH_REC_Instr[15]_i_3__2_n_0 ),
        .I5(EXE1_Instr_valid),
        .O(\curState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    FETCH_REC_has_to_save_i_2__2
       (.I0(EXE1_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__2_n_0 ),
        .I2(FETCH_REC_Instr_valid_reg_1),
        .I3(bbs_go),
        .I4(FETCH_REC_Instr_valid_reg_3),
        .O(EXE1_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \old_grant[0]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\EXE2_Instr_reg[15] ),
        .I3(\old_grant_reg[0]_2 ),
        .I4(\old_grant_reg[0]_1 ),
        .I5(mask),
        .O(\EXE1_Instr_reg[9] ));
  LUT6 #(
    .INIT(64'h01FF2FFF2FFF2FFF)) 
    \old_grant[3]_i_9 
       (.I0(\EXE1_Instr_reg[9] ),
        .I1(FETCH_REC_Instr_valid_reg_4),
        .I2(FETCH_REC_Instr_valid_reg_5),
        .I3(EXE1_Instr_valid),
        .I4(FETCH_REC_Instr_valid_reg_6),
        .I5(\old_grant_reg[0]_1 ),
        .O(EXE1_Instr_valid_reg_0));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\EXE1_Instr_reg[9] ),
        .Q(mask),
        .R(\old_grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr_69
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0]_0 ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_1 ,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_1 ;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire \FETCH_REC_Instr[15]_i_3__1_n_0 ;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire [1:1]mask;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire s00_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EXE1_Instr[15]_i_1__1 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__1_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    EXE1_Instr_valid_i_1__1
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__1_n_0 ),
        .I2(EXE1_Instr_valid),
        .I3(\old_grant_reg[0]_0 ),
        .O(FETCH_REC_Instr_valid_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    \EXE2_Instr[15]_i_1__1 
       (.I0(\EXE2_Instr_reg[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FETCH_REC_Instr[15]_i_3__1_n_0 ),
        .O(\EXE1_Instr_reg[8] ));
  LUT4 #(
    .INIT(16'hFF10)) 
    EXE2_Instr_valid_i_1__1
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(EXE2_Instr_valid_reg_1),
        .I2(EXE2_Instr_valid),
        .I3(\EXE1_Instr_reg[8] ),
        .O(EXE2_Instr_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \FETCH_REC_Instr[15]_i_1__2 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__1_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF0F)) 
    \FETCH_REC_Instr[15]_i_3__1 
       (.I0(\old_grant_reg[0]_1 ),
        .I1(FETCH_REC_Instr_valid_reg_6),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_5),
        .I4(FETCH_REC_Instr_valid_reg_4),
        .I5(\EXE1_Instr_reg[9] ),
        .O(\FETCH_REC_Instr[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    FETCH_REC_Instr_valid_i_1__1
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_2),
        .I2(curState),
        .I3(FETCH_REC_Instr_valid_reg_1),
        .I4(\FETCH_REC_Instr[15]_i_3__1_n_0 ),
        .I5(EXE1_Instr_valid),
        .O(\curState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    FETCH_REC_has_to_save_i_2__1
       (.I0(EXE1_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__1_n_0 ),
        .I2(FETCH_REC_Instr_valid_reg_1),
        .I3(bbs_go),
        .I4(FETCH_REC_Instr_valid_reg_3),
        .O(EXE1_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \old_grant[0]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\EXE2_Instr_reg[15] ),
        .I3(\old_grant_reg[0]_2 ),
        .I4(\old_grant_reg[0]_1 ),
        .I5(mask),
        .O(\EXE1_Instr_reg[9] ));
  LUT6 #(
    .INIT(64'h01FF2FFF2FFF2FFF)) 
    \old_grant[2]_i_6 
       (.I0(\EXE1_Instr_reg[9] ),
        .I1(FETCH_REC_Instr_valid_reg_4),
        .I2(FETCH_REC_Instr_valid_reg_5),
        .I3(EXE1_Instr_valid),
        .I4(FETCH_REC_Instr_valid_reg_6),
        .I5(\old_grant_reg[0]_1 ),
        .O(EXE1_Instr_valid_reg_0));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\EXE1_Instr_reg[9] ),
        .Q(mask),
        .R(\old_grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr_82
   (\EXE1_Instr_reg[9] ,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    EXE2_Instr_valid_reg,
    \old_grant_reg[0]_0 ,
    s00_axi_aclk,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \EXE2_Instr_reg[15] ,
    Q,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    \old_grant_reg[0]_1 ,
    \old_grant_reg[0]_2 ,
    EXE2_Instr_valid_reg_0,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output \EXE1_Instr_reg[9] ;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output EXE2_Instr_valid_reg;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aclk;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \EXE2_Instr_reg[15] ;
  input [2:0]Q;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input \old_grant_reg[0]_1 ;
  input \old_grant_reg[0]_2 ;
  input EXE2_Instr_valid_reg_0;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE2_Instr_reg[15] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire \FETCH_REC_Instr[15]_i_3__0_n_0 ;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [2:0]Q;
  wire bbs_go;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire [1:1]mask;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire s00_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EXE1_Instr[15]_i_1__0 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__0_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    EXE1_Instr_valid_i_1__0
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__0_n_0 ),
        .I2(EXE1_Instr_valid),
        .I3(\old_grant_reg[0]_0 ),
        .O(FETCH_REC_Instr_valid_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    \EXE2_Instr[15]_i_1__0 
       (.I0(\EXE2_Instr_reg[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FETCH_REC_Instr[15]_i_3__0_n_0 ),
        .O(\EXE1_Instr_reg[8] ));
  LUT4 #(
    .INIT(16'hFF10)) 
    EXE2_Instr_valid_i_1__0
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(EXE2_Instr_valid_reg_1),
        .I2(EXE2_Instr_valid),
        .I3(\EXE1_Instr_reg[8] ),
        .O(EXE2_Instr_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \FETCH_REC_Instr[15]_i_1__1 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3__0_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF0F)) 
    \FETCH_REC_Instr[15]_i_3__0 
       (.I0(\old_grant_reg[0]_1 ),
        .I1(FETCH_REC_Instr_valid_reg_6),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_5),
        .I4(FETCH_REC_Instr_valid_reg_4),
        .I5(\EXE1_Instr_reg[9] ),
        .O(\FETCH_REC_Instr[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    FETCH_REC_Instr_valid_i_1__0
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_2),
        .I2(curState),
        .I3(FETCH_REC_Instr_valid_reg_1),
        .I4(\FETCH_REC_Instr[15]_i_3__0_n_0 ),
        .I5(EXE1_Instr_valid),
        .O(\curState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    FETCH_REC_has_to_save_i_2__0
       (.I0(EXE1_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3__0_n_0 ),
        .I2(FETCH_REC_Instr_valid_reg_1),
        .I3(bbs_go),
        .I4(FETCH_REC_Instr_valid_reg_3),
        .O(EXE1_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \old_grant[0]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\EXE2_Instr_reg[15] ),
        .I3(\old_grant_reg[0]_2 ),
        .I4(\old_grant_reg[0]_1 ),
        .I5(mask),
        .O(\EXE1_Instr_reg[9] ));
  LUT6 #(
    .INIT(64'h01FF2FFF2FFF2FFF)) 
    \old_grant[1]_i_10 
       (.I0(\EXE1_Instr_reg[9] ),
        .I1(FETCH_REC_Instr_valid_reg_4),
        .I2(FETCH_REC_Instr_valid_reg_5),
        .I3(EXE1_Instr_valid),
        .I4(FETCH_REC_Instr_valid_reg_6),
        .I5(\old_grant_reg[0]_1 ),
        .O(EXE1_Instr_valid_reg_0));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\EXE1_Instr_reg[9] ),
        .Q(mask),
        .R(\old_grant_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr_95
   (SR,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    content_reg_bram_0,
    E,
    \curState_reg[0] ,
    EXE1_Instr_valid_reg,
    DINADIN,
    cur_is_even_character_reg_1,
    EXE1_Instr_valid_reg_0,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    cur_is_even_character_reg_rep__1_2,
    FETCH_REC_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    FETCH_REC_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_1,
    EXE2_Instr_valid_reg,
    s00_axi_aclk,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[0]_1 ,
    s00_axi_aresetn,
    cur_is_even_character,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    content_reg_bram_0_0,
    \channel_i\.data102_in ,
    \middle_reg[8] ,
    \middle_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_1,
    EXE1_Instr_valid,
    FETCH_REC_Instr_valid_reg_2,
    curState,
    \tail_reg[4] ,
    \tail_reg[4]_0 ,
    Q,
    \EXE2_Instr_reg[15] ,
    \middle_reg[1] ,
    \middle_reg[1]_0 ,
    \old_grant_reg[0]_2 ,
    content_reg_bram_0_i_28__0_0,
    content_reg_bram_0_i_28__0_1,
    \middle_reg[3] ,
    \middle_reg[4] ,
    \middle_reg[4]_0 ,
    \middle_reg[5] ,
    content_reg_bram_0_i_32__0_0,
    \middle_reg[6] ,
    content_reg_bram_0_i_31_0,
    \middle_reg[7]_2 ,
    content_reg_bram_0_i_28__0_2,
    \middle_reg[8]_1 ,
    \middle_reg[8]_2 ,
    \middle_reg[0] ,
    \EXE2_Instr_reg[15]_0 ,
    bbs_go,
    FETCH_REC_Instr_valid_reg_3,
    FETCH_REC_Instr_valid_reg_4,
    FETCH_REC_Instr_valid_reg_5,
    FETCH_REC_Instr_valid_reg_6,
    EXE2_Instr_valid_reg_0,
    \switch2channel\.ready ,
    \old_grant_reg[0]_3 ,
    EXE2_Instr_valid_reg_1,
    EXE2_Instr_valid);
  output [0:0]SR;
  output [7:0]cur_is_even_character_reg;
  output [7:0]cur_is_even_character_reg_0;
  output [8:0]content_reg_bram_0;
  output [0:0]E;
  output \curState_reg[0] ;
  output EXE1_Instr_valid_reg;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_1;
  output [8:0]EXE1_Instr_valid_reg_0;
  output [0:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [0:0]cur_is_even_character_reg_rep__1_1;
  output cur_is_even_character_reg_rep__1_2;
  output FETCH_REC_Instr_valid_reg;
  output [0:0]\EXE1_Instr_reg[8] ;
  output [0:0]FETCH_REC_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_1;
  output EXE2_Instr_valid_reg;
  input s00_axi_aclk;
  input [2:0]\old_grant_reg[0]_0 ;
  input \old_grant_reg[0]_1 ;
  input s00_axi_aresetn;
  input cur_is_even_character;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input content_reg_bram_0_0;
  input [8:0]\channel_i\.data102_in ;
  input [8:0]\middle_reg[8] ;
  input \middle_reg[8]_0 ;
  input FETCH_REC_Instr_valid_reg_1;
  input EXE1_Instr_valid;
  input FETCH_REC_Instr_valid_reg_2;
  input [0:0]curState;
  input \tail_reg[4] ;
  input \tail_reg[4]_0 ;
  input [5:0]Q;
  input [8:0]\EXE2_Instr_reg[15] ;
  input \middle_reg[1] ;
  input \middle_reg[1]_0 ;
  input \old_grant_reg[0]_2 ;
  input [5:0]content_reg_bram_0_i_28__0_0;
  input [4:0]content_reg_bram_0_i_28__0_1;
  input \middle_reg[3] ;
  input \middle_reg[4] ;
  input \middle_reg[4]_0 ;
  input \middle_reg[5] ;
  input content_reg_bram_0_i_32__0_0;
  input \middle_reg[6] ;
  input content_reg_bram_0_i_31_0;
  input \middle_reg[7]_2 ;
  input content_reg_bram_0_i_28__0_2;
  input \middle_reg[8]_1 ;
  input \middle_reg[8]_2 ;
  input \middle_reg[0] ;
  input \EXE2_Instr_reg[15]_0 ;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_3;
  input FETCH_REC_Instr_valid_reg_4;
  input FETCH_REC_Instr_valid_reg_5;
  input FETCH_REC_Instr_valid_reg_6;
  input EXE2_Instr_valid_reg_0;
  input \switch2channel\.ready ;
  input \old_grant_reg[0]_3 ;
  input EXE2_Instr_valid_reg_1;
  input EXE2_Instr_valid;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg;
  wire [8:0]EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire [8:0]\EXE2_Instr_reg[15] ;
  wire \EXE2_Instr_reg[15]_0 ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid_i_3_n_0;
  wire EXE2_Instr_valid_reg;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire \FETCH_REC_Instr[15]_i_3_n_0 ;
  wire FETCH_REC_Instr_valid_reg;
  wire [0:0]FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire FETCH_REC_Instr_valid_reg_4;
  wire FETCH_REC_Instr_valid_reg_5;
  wire FETCH_REC_Instr_valid_reg_6;
  wire [5:0]Q;
  wire [0:0]SR;
  wire bbs_go;
  wire [8:0]\channel_i\.data102_in ;
  wire [8:0]content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_i_20_n_0;
  wire content_reg_bram_0_i_21_n_0;
  wire content_reg_bram_0_i_22_n_0;
  wire content_reg_bram_0_i_23_n_0;
  wire content_reg_bram_0_i_24_n_0;
  wire content_reg_bram_0_i_25_n_0;
  wire content_reg_bram_0_i_26__0_n_0;
  wire content_reg_bram_0_i_26_n_0;
  wire content_reg_bram_0_i_27__0_n_0;
  wire [5:0]content_reg_bram_0_i_28__0_0;
  wire [4:0]content_reg_bram_0_i_28__0_1;
  wire content_reg_bram_0_i_28__0_2;
  wire content_reg_bram_0_i_28__0_n_0;
  wire content_reg_bram_0_i_28_n_0;
  wire content_reg_bram_0_i_29__0_n_0;
  wire content_reg_bram_0_i_31_0;
  wire content_reg_bram_0_i_31_n_0;
  wire content_reg_bram_0_i_32__0_0;
  wire content_reg_bram_0_i_32__0_n_0;
  wire content_reg_bram_0_i_35_n_0;
  wire content_reg_bram_0_i_37_n_0;
  wire content_reg_bram_0_i_38_n_0;
  wire content_reg_bram_0_i_40_n_0;
  wire content_reg_bram_0_i_42_n_0;
  wire content_reg_bram_0_i_51_n_0;
  wire content_reg_bram_0_i_55_n_0;
  wire content_reg_bram_0_i_57_n_0;
  wire content_reg_bram_0_i_59_n_0;
  wire content_reg_bram_0_i_63_n_0;
  wire content_reg_bram_0_i_64_n_0;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire cur_is_even_character;
  wire [7:0]cur_is_even_character_reg;
  wire [7:0]cur_is_even_character_reg_0;
  wire [7:0]cur_is_even_character_reg_1;
  wire [0:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire [0:0]cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire [0:0]in_ready_packed;
  wire [1:1]mask;
  wire \middle_reg[0] ;
  wire \middle_reg[1] ;
  wire \middle_reg[1]_0 ;
  wire \middle_reg[3] ;
  wire \middle_reg[4] ;
  wire \middle_reg[4]_0 ;
  wire \middle_reg[5] ;
  wire \middle_reg[6] ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire [8:0]\middle_reg[8] ;
  wire \middle_reg[8]_0 ;
  wire \middle_reg[8]_1 ;
  wire \middle_reg[8]_2 ;
  wire [2:0]\old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \old_grant_reg[0]_2 ;
  wire \old_grant_reg[0]_3 ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \switch2channel\.ready ;
  wire \tail_reg[4] ;
  wire \tail_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \EXE1_Instr[15]_i_1 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    EXE1_Instr_valid_i_1
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3_n_0 ),
        .I2(EXE1_Instr_valid),
        .I3(SR),
        .O(FETCH_REC_Instr_valid_reg));
  LUT5 #(
    .INIT(32'h00000004)) 
    \EXE2_Instr[15]_i_1 
       (.I0(\EXE2_Instr_reg[15]_0 ),
        .I1(\EXE2_Instr_reg[15] [6]),
        .I2(\EXE2_Instr_reg[15] [7]),
        .I3(\EXE2_Instr_reg[15] [8]),
        .I4(\FETCH_REC_Instr[15]_i_3_n_0 ),
        .O(\EXE1_Instr_reg[8] ));
  LUT4 #(
    .INIT(16'hFF10)) 
    EXE2_Instr_valid_i_1
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Instr_valid_i_3_n_0),
        .I2(EXE2_Instr_valid),
        .I3(\EXE1_Instr_reg[8] ),
        .O(EXE2_Instr_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    EXE2_Instr_valid_i_3
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(content_reg_bram_0_0),
        .I2(\switch2channel\.ready ),
        .I3(\old_grant_reg[0]_2 ),
        .I4(in_ready_packed),
        .O(EXE2_Instr_valid_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \FETCH_REC_Instr[15]_i_1__0 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(\FETCH_REC_Instr[15]_i_3_n_0 ),
        .I2(EXE1_Instr_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF8FFF0F)) 
    \FETCH_REC_Instr[15]_i_3 
       (.I0(\old_grant_reg[0]_2 ),
        .I1(FETCH_REC_Instr_valid_reg_6),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_5),
        .I4(FETCH_REC_Instr_valid_reg_4),
        .I5(in_ready_packed),
        .O(\FETCH_REC_Instr[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF04040404040404)) 
    FETCH_REC_Instr_valid_i_1
       (.I0(EXE1_Instr_valid_reg),
        .I1(FETCH_REC_Instr_valid_reg_2),
        .I2(curState),
        .I3(FETCH_REC_Instr_valid_reg_1),
        .I4(\FETCH_REC_Instr[15]_i_3_n_0 ),
        .I5(EXE1_Instr_valid),
        .O(\curState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFF80FF)) 
    FETCH_REC_has_to_save_i_2
       (.I0(EXE1_Instr_valid),
        .I1(\FETCH_REC_Instr[15]_i_3_n_0 ),
        .I2(FETCH_REC_Instr_valid_reg_1),
        .I3(bbs_go),
        .I4(FETCH_REC_Instr_valid_reg_3),
        .O(EXE1_Instr_valid_reg));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1
       (.I0(cur_is_even_character_reg_rep__1_0),
        .O(cur_is_even_character_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_10
       (.I0(content_reg_bram_0_i_28__0_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [7]),
        .O(EXE1_Instr_valid_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__0
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_25_n_0),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__1
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_25_n_0),
        .O(cur_is_even_character_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_26_n_0),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__0
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_26_n_0),
        .O(cur_is_even_character_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    content_reg_bram_0_i_11__1
       (.I0(\channel_i\.data102_in [6]),
        .I1(content_reg_bram_0_i_31_n_0),
        .I2(content_reg_bram_0_0),
        .O(EXE1_Instr_valid_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_12
       (.I0(content_reg_bram_0_i_32__0_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [5]),
        .O(EXE1_Instr_valid_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__0
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_27__0_n_0),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__1
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_27__0_n_0),
        .O(cur_is_even_character_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_28_n_0),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__0
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_28_n_0),
        .O(cur_is_even_character_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    content_reg_bram_0_i_13__1
       (.I0(\channel_i\.data102_in [4]),
        .I1(content_reg_bram_0_i_35_n_0),
        .I2(content_reg_bram_0_0),
        .O(EXE1_Instr_valid_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    content_reg_bram_0_i_14
       (.I0(\channel_i\.data102_in [3]),
        .I1(content_reg_bram_0_i_37_n_0),
        .I2(content_reg_bram_0_0),
        .O(EXE1_Instr_valid_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__0
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_29__0_n_0),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__1
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_29__0_n_0),
        .O(cur_is_even_character_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_15
       (.I0(content_reg_bram_0_i_38_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [2]),
        .O(EXE1_Instr_valid_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_16
       (.I0(content_reg_bram_0_i_40_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [1]),
        .O(EXE1_Instr_valid_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__0
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(\tail_reg[4] ),
        .I2(\tail_reg[4]_0 ),
        .I3(content_reg_bram_0_i_21_n_0),
        .O(cur_is_even_character_reg_rep__1_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__1
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(\tail_reg[4] ),
        .I2(\tail_reg[4]_0 ),
        .I3(content_reg_bram_0_i_20_n_0),
        .O(cur_is_even_character_reg_rep__1_2));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    content_reg_bram_0_i_17
       (.I0(content_reg_bram_0_i_42_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [0]),
        .O(EXE1_Instr_valid_reg_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__0
       (.I0(cur_is_even_character_reg_rep__1_2),
        .O(cur_is_even_character_reg_rep__1_1));
  LUT3 #(
    .INIT(8'hB8)) 
    content_reg_bram_0_i_20
       (.I0(\channel_i\.data102_in [0]),
        .I1(content_reg_bram_0_0),
        .I2(content_reg_bram_0_i_42_n_0),
        .O(content_reg_bram_0_i_20_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    content_reg_bram_0_i_21
       (.I0(\channel_i\.data102_in [0]),
        .I1(content_reg_bram_0_0),
        .I2(content_reg_bram_0_i_42_n_0),
        .O(content_reg_bram_0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_22
       (.I0(\channel_i\.data102_in [8]),
        .I1(content_reg_bram_0_i_26__0_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_23
       (.I0(\channel_i\.data102_in [7]),
        .I1(content_reg_bram_0_i_28__0_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_24
       (.I0(\channel_i\.data102_in [6]),
        .I1(content_reg_bram_0_i_31_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_25
       (.I0(\channel_i\.data102_in [5]),
        .I1(content_reg_bram_0_i_32__0_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_26
       (.I0(\channel_i\.data102_in [4]),
        .I1(content_reg_bram_0_i_35_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_26_n_0));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    content_reg_bram_0_i_26__0
       (.I0(EXE1_Instr_valid),
        .I1(\middle_reg[8]_1 ),
        .I2(content_reg_bram_0_i_51_n_0),
        .I3(\middle_reg[8]_2 ),
        .I4(EXE2_Instr_valid_i_3_n_0),
        .O(content_reg_bram_0_i_26__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_27__0
       (.I0(\channel_i\.data102_in [3]),
        .I1(content_reg_bram_0_i_37_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_27__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_28
       (.I0(\channel_i\.data102_in [2]),
        .I1(content_reg_bram_0_i_38_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_28_n_0));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_28__0
       (.I0(\EXE2_Instr_reg[15] [5]),
        .I1(Q[5]),
        .I2(\middle_reg[7]_2 ),
        .I3(\middle_reg[1] ),
        .I4(content_reg_bram_0_i_51_n_0),
        .I5(content_reg_bram_0_i_55_n_0),
        .O(content_reg_bram_0_i_28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    content_reg_bram_0_i_29__0
       (.I0(\channel_i\.data102_in [1]),
        .I1(content_reg_bram_0_i_40_n_0),
        .I2(content_reg_bram_0_0),
        .O(content_reg_bram_0_i_29__0_n_0));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_31
       (.I0(Q[4]),
        .I1(\middle_reg[6] ),
        .I2(\EXE2_Instr_reg[15] [4]),
        .I3(\middle_reg[1] ),
        .I4(content_reg_bram_0_i_51_n_0),
        .I5(content_reg_bram_0_i_57_n_0),
        .O(content_reg_bram_0_i_31_n_0));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_32__0
       (.I0(\EXE2_Instr_reg[15] [3]),
        .I1(Q[3]),
        .I2(\middle_reg[5] ),
        .I3(\middle_reg[1] ),
        .I4(content_reg_bram_0_i_51_n_0),
        .I5(content_reg_bram_0_i_59_n_0),
        .O(content_reg_bram_0_i_32__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB0BB)) 
    content_reg_bram_0_i_35
       (.I0(\middle_reg[4] ),
        .I1(content_reg_bram_0_i_51_n_0),
        .I2(\middle_reg[4]_0 ),
        .I3(EXE2_Instr_valid_i_3_n_0),
        .O(content_reg_bram_0_i_35_n_0));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_37
       (.I0(Q[2]),
        .I1(\middle_reg[3] ),
        .I2(\EXE2_Instr_reg[15] [2]),
        .I3(\middle_reg[1] ),
        .I4(content_reg_bram_0_i_51_n_0),
        .I5(content_reg_bram_0_i_63_n_0),
        .O(content_reg_bram_0_i_37_n_0));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_38
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\EXE2_Instr_reg[15] [1]),
        .I3(\middle_reg[1] ),
        .I4(content_reg_bram_0_i_51_n_0),
        .I5(content_reg_bram_0_i_64_n_0),
        .O(content_reg_bram_0_i_38_n_0));
  LUT6 #(
    .INIT(64'h3AFF00003AFF3AFF)) 
    content_reg_bram_0_i_40
       (.I0(Q[0]),
        .I1(\EXE2_Instr_reg[15] [0]),
        .I2(\middle_reg[1] ),
        .I3(content_reg_bram_0_i_51_n_0),
        .I4(\middle_reg[1]_0 ),
        .I5(EXE2_Instr_valid_i_3_n_0),
        .O(content_reg_bram_0_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    content_reg_bram_0_i_42
       (.I0(EXE2_Instr_valid_i_3_n_0),
        .I1(\middle_reg[0] ),
        .I2(content_reg_bram_0_i_51_n_0),
        .O(content_reg_bram_0_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    content_reg_bram_0_i_51
       (.I0(in_ready_packed),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(content_reg_bram_0_0),
        .I3(\switch2channel\.ready ),
        .O(content_reg_bram_0_i_51_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_55
       (.I0(EXE2_Instr_valid_i_3_n_0),
        .I1(content_reg_bram_0_i_28__0_1[4]),
        .I2(\old_grant_reg[0]_2 ),
        .I3(content_reg_bram_0_i_28__0_0[5]),
        .I4(content_reg_bram_0_i_28__0_2),
        .O(content_reg_bram_0_i_55_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_57
       (.I0(EXE2_Instr_valid_i_3_n_0),
        .I1(content_reg_bram_0_i_28__0_1[3]),
        .I2(\old_grant_reg[0]_2 ),
        .I3(content_reg_bram_0_i_28__0_0[4]),
        .I4(content_reg_bram_0_i_31_0),
        .O(content_reg_bram_0_i_57_n_0));
  LUT5 #(
    .INIT(32'hAA280028)) 
    content_reg_bram_0_i_59
       (.I0(EXE2_Instr_valid_i_3_n_0),
        .I1(content_reg_bram_0_i_32__0_0),
        .I2(content_reg_bram_0_i_28__0_0[3]),
        .I3(\old_grant_reg[0]_2 ),
        .I4(content_reg_bram_0_i_28__0_1[2]),
        .O(content_reg_bram_0_i_59_n_0));
  LUT6 #(
    .INIT(64'hAAAA2A8000002A80)) 
    content_reg_bram_0_i_63
       (.I0(EXE2_Instr_valid_i_3_n_0),
        .I1(content_reg_bram_0_i_28__0_0[0]),
        .I2(content_reg_bram_0_i_28__0_0[1]),
        .I3(content_reg_bram_0_i_28__0_0[2]),
        .I4(\old_grant_reg[0]_2 ),
        .I5(content_reg_bram_0_i_28__0_1[1]),
        .O(content_reg_bram_0_i_63_n_0));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    content_reg_bram_0_i_64
       (.I0(EXE2_Instr_valid_i_3_n_0),
        .I1(\old_grant_reg[0]_2 ),
        .I2(content_reg_bram_0_i_28__0_0[1]),
        .I3(content_reg_bram_0_i_28__0_0[0]),
        .I4(content_reg_bram_0_i_28__0_1[0]),
        .O(content_reg_bram_0_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_22_n_0),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__0
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_22_n_0),
        .O(cur_is_even_character_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_23_n_0),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__0
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_23_n_0),
        .O(cur_is_even_character_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_24_n_0),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__0
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_24_n_0),
        .O(cur_is_even_character_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_9__1
       (.I0(content_reg_bram_0_i_26__0_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [8]),
        .O(EXE1_Instr_valid_reg_0[8]));
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_3 
       (.I0(\old_grant_reg[0]_0 [0]),
        .I1(\old_grant_reg[0]_0 [2]),
        .I2(\old_grant_reg[0]_0 [1]),
        .I3(\old_grant_reg[0]_1 ),
        .I4(s00_axi_aresetn),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__0 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_29__0_n_0),
        .I4(DOUTBDOUT[0]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__1 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_29__0_n_0),
        .I4(\middle_reg[7]_0 [0]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \middle[0]_i_1__2 
       (.I0(content_reg_bram_0_i_42_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [0]),
        .I3(\middle_reg[8] [0]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFF007474)) 
    \middle[1]_i_1__0 
       (.I0(content_reg_bram_0_i_40_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [1]),
        .I3(\middle_reg[8] [1]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__1 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_28_n_0),
        .I4(DOUTBDOUT[1]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__2 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_28_n_0),
        .I4(\middle_reg[7]_0 [1]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__0 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_27__0_n_0),
        .I4(DOUTBDOUT[2]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__1 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_27__0_n_0),
        .I4(\middle_reg[7]_0 [2]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFF007474)) 
    \middle[2]_i_1__2 
       (.I0(content_reg_bram_0_i_38_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [2]),
        .I3(\middle_reg[8] [2]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFF003A3A)) 
    \middle[3]_i_1__0 
       (.I0(\channel_i\.data102_in [3]),
        .I1(content_reg_bram_0_i_37_n_0),
        .I2(content_reg_bram_0_0),
        .I3(\middle_reg[8] [3]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__1 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_26_n_0),
        .I4(DOUTBDOUT[3]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__2 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_26_n_0),
        .I4(\middle_reg[7]_0 [3]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__0 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_25_n_0),
        .I4(DOUTBDOUT[4]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__1 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_25_n_0),
        .I4(\middle_reg[7]_0 [4]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFF003A3A)) 
    \middle[4]_i_1__2 
       (.I0(\channel_i\.data102_in [4]),
        .I1(content_reg_bram_0_i_35_n_0),
        .I2(content_reg_bram_0_0),
        .I3(\middle_reg[8] [4]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF007474)) 
    \middle[5]_i_1__0 
       (.I0(content_reg_bram_0_i_32__0_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [5]),
        .I3(\middle_reg[8] [5]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__1 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_24_n_0),
        .I4(DOUTBDOUT[5]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__2 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_24_n_0),
        .I4(\middle_reg[7]_0 [5]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__0 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_23_n_0),
        .I4(DOUTBDOUT[6]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[6]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__1 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_23_n_0),
        .I4(\middle_reg[7]_0 [6]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFF003A3A)) 
    \middle[6]_i_1__2 
       (.I0(\channel_i\.data102_in [6]),
        .I1(content_reg_bram_0_i_31_n_0),
        .I2(content_reg_bram_0_0),
        .I3(\middle_reg[8] [6]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFF007474)) 
    \middle[7]_i_1__2 
       (.I0(content_reg_bram_0_i_28__0_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [7]),
        .I3(\middle_reg[8] [7]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2 
       (.I0(content_reg_bram_0_i_20_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21_n_0),
        .I3(content_reg_bram_0_i_22_n_0),
        .I4(DOUTBDOUT[7]),
        .I5(\middle_reg[7] ),
        .O(cur_is_even_character_reg[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__0 
       (.I0(content_reg_bram_0_i_21_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20_n_0),
        .I3(content_reg_bram_0_i_22_n_0),
        .I4(\middle_reg[7]_0 [7]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFF007474)) 
    \middle[8]_i_2__0 
       (.I0(content_reg_bram_0_i_26__0_n_0),
        .I1(content_reg_bram_0_0),
        .I2(\channel_i\.data102_in [8]),
        .I3(\middle_reg[8] [8]),
        .I4(\middle_reg[8]_0 ),
        .O(content_reg_bram_0[8]));
  LUT6 #(
    .INIT(64'h0000000700070007)) 
    \old_grant[0]_i_1 
       (.I0(\EXE2_Instr_reg[15] [7]),
        .I1(\EXE2_Instr_reg[15] [8]),
        .I2(\EXE2_Instr_reg[15]_0 ),
        .I3(\old_grant_reg[0]_3 ),
        .I4(\old_grant_reg[0]_2 ),
        .I5(mask),
        .O(in_ready_packed));
  LUT6 #(
    .INIT(64'h01FF2FFF2FFF2FFF)) 
    \old_grant[1]_i_6 
       (.I0(in_ready_packed),
        .I1(FETCH_REC_Instr_valid_reg_4),
        .I2(FETCH_REC_Instr_valid_reg_5),
        .I3(EXE1_Instr_valid),
        .I4(FETCH_REC_Instr_valid_reg_6),
        .I5(\old_grant_reg[0]_2 ),
        .O(EXE1_Instr_valid_reg_1));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed),
        .Q(mask),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "arbitration_logic_rr" *) 
module re2_copro_re2_copro_0_1_arbitration_logic_rr__parameterized0
   (\old_grant_reg[7]_0 ,
    \old_grant_reg[4]_0 ,
    \old_grant_reg[0]_0 ,
    \old_grant_reg[7]_1 ,
    \old_grant_reg[6]_0 ,
    \slv_reg4_reg[0] ,
    \slv_reg4_reg[0]_0 ,
    \slv_reg4_reg[0]_1 ,
    \slv_reg4_reg[0]_2 ,
    \slv_reg4_reg[0]_3 ,
    \slv_reg4_reg[0]_4 ,
    \slv_reg4_reg[0]_5 ,
    E,
    ADDRARDADDR,
    \cur_state_reg[1] ,
    \slv_reg4_reg[2] ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    \old_grant_reg[2]_0 ,
    \old_grant_reg[2]_1 ,
    \old_grant_reg[3]_0 ,
    \old_grant_reg[3]_1 ,
    \old_grant_reg[4]_1 ,
    \old_grant_reg[4]_2 ,
    \old_grant_reg[5]_0 ,
    \old_grant_reg[5]_1 ,
    \old_grant_reg[6]_1 ,
    \old_grant_reg[6]_2 ,
    \old_grant_reg[1]_0 ,
    \old_grant_reg[1]_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    p_49_out,
    \memory_bb\.addr ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    p_77_out,
    \cur_state_reg[0] ,
    \cur_state_reg[0]_0 ,
    \cur_state_reg[0]_1 ,
    \cur_state_reg[0]_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    Q,
    cur_is_even_character_reg_rep__1,
    O,
    cur_is_even_character_reg_rep__1_0,
    \cur_state_reg[0]_3 ,
    \FSM_sequential_status_register_reg[0] ,
    \FSM_sequential_status_register_reg[0]_0 ,
    \FSM_sequential_status_register_reg[0]_1 ,
    \FSM_sequential_status_register_reg[0]_2 ,
    \FSM_sequential_status_register_reg[0]_3 ,
    \FSM_sequential_status_register_reg[0]_4 ,
    cur_is_even_character,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \memory_for_cc\.addr ,
    \old_grant_reg[7]_2 ,
    \memory_bb\.valid ,
    \old_grant_reg[1]_2 ,
    \old_grant_reg[1]_3 ,
    \old_grant_reg[7]_3 ,
    s00_axi_aclk,
    D);
  output \old_grant_reg[7]_0 ;
  output \old_grant_reg[4]_0 ;
  output \old_grant_reg[0]_0 ;
  output \old_grant_reg[7]_1 ;
  output \old_grant_reg[6]_0 ;
  output \slv_reg4_reg[0] ;
  output \slv_reg4_reg[0]_0 ;
  output \slv_reg4_reg[0]_1 ;
  output \slv_reg4_reg[0]_2 ;
  output \slv_reg4_reg[0]_3 ;
  output \slv_reg4_reg[0]_4 ;
  output \slv_reg4_reg[0]_5 ;
  output [0:0]E;
  output [5:0]ADDRARDADDR;
  output [0:0]\cur_state_reg[1] ;
  output [0:0]\slv_reg4_reg[2] ;
  output cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  input \old_grant_reg[2]_0 ;
  input \old_grant_reg[2]_1 ;
  input \old_grant_reg[3]_0 ;
  input \old_grant_reg[3]_1 ;
  input \old_grant_reg[4]_1 ;
  input \old_grant_reg[4]_2 ;
  input \old_grant_reg[5]_0 ;
  input \old_grant_reg[5]_1 ;
  input \old_grant_reg[6]_1 ;
  input \old_grant_reg[6]_2 ;
  input \old_grant_reg[1]_0 ;
  input \old_grant_reg[1]_1 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input [5:0]p_49_out;
  input [5:0]\memory_bb\.addr ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input [5:0]p_77_out;
  input \cur_state_reg[0] ;
  input \cur_state_reg[0]_0 ;
  input \cur_state_reg[0]_1 ;
  input \cur_state_reg[0]_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input [2:0]Q;
  input [0:0]cur_is_even_character_reg_rep__1;
  input [0:0]O;
  input cur_is_even_character_reg_rep__1_0;
  input \cur_state_reg[0]_3 ;
  input \FSM_sequential_status_register_reg[0] ;
  input [0:0]\FSM_sequential_status_register_reg[0]_0 ;
  input \FSM_sequential_status_register_reg[0]_1 ;
  input \FSM_sequential_status_register_reg[0]_2 ;
  input \FSM_sequential_status_register_reg[0]_3 ;
  input [2:0]\FSM_sequential_status_register_reg[0]_4 ;
  input cur_is_even_character;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input [5:0]\memory_for_cc\.addr ;
  input \old_grant_reg[7]_2 ;
  input \memory_bb\.valid ;
  input \old_grant_reg[1]_2 ;
  input \old_grant_reg[1]_3 ;
  input \old_grant_reg[7]_3 ;
  input s00_axi_aclk;
  input [0:0]D;

  wire [5:0]ADDRARDADDR;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_status_register_reg[0] ;
  wire [0:0]\FSM_sequential_status_register_reg[0]_0 ;
  wire \FSM_sequential_status_register_reg[0]_1 ;
  wire \FSM_sequential_status_register_reg[0]_2 ;
  wire \FSM_sequential_status_register_reg[0]_3 ;
  wire [2:0]\FSM_sequential_status_register_reg[0]_4 ;
  wire [0:0]O;
  wire [2:0]Q;
  wire \curState[0]_i_3__0_n_0 ;
  wire \curState[0]_i_3_n_0 ;
  wire \cur_cc_pointer[31]_i_3_n_0 ;
  wire \cur_cc_pointer[31]_i_4_n_0 ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire [0:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire \cur_state[2]_i_5_n_0 ;
  wire \cur_state_reg[0] ;
  wire \cur_state_reg[0]_0 ;
  wire \cur_state_reg[0]_1 ;
  wire \cur_state_reg[0]_2 ;
  wire \cur_state_reg[0]_3 ;
  wire [0:0]\cur_state_reg[1] ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90_n_0 ;
  wire [7:1]in_ready_packed;
  wire [5:0]\memory_bb\.addr ;
  wire \memory_bb\.valid ;
  wire [5:0]\memory_for_cc\.addr ;
  wire [7:0]old_grant;
  wire \old_grant[3]_i_2_n_0 ;
  wire \old_grant[3]_i_3_n_0 ;
  wire \old_grant[3]_i_4_n_0 ;
  wire \old_grant[4]_i_2_n_0 ;
  wire \old_grant[4]_i_3_n_0 ;
  wire \old_grant[5]_i_2_n_0 ;
  wire \old_grant[5]_i_3_n_0 ;
  wire \old_grant[6]_i_11_n_0 ;
  wire \old_grant[6]_i_3_n_0 ;
  wire \old_grant[6]_i_7_n_0 ;
  wire \old_grant[6]_i_8_n_0 ;
  wire \old_grant[6]_i_9_n_0 ;
  wire \old_grant[7]_i_2_n_0 ;
  wire \old_grant[7]_i_3_n_0 ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[1]_0 ;
  wire \old_grant_reg[1]_1 ;
  wire \old_grant_reg[1]_2 ;
  wire \old_grant_reg[1]_3 ;
  wire \old_grant_reg[2]_0 ;
  wire \old_grant_reg[2]_1 ;
  wire \old_grant_reg[3]_0 ;
  wire \old_grant_reg[3]_1 ;
  wire \old_grant_reg[4]_0 ;
  wire \old_grant_reg[4]_1 ;
  wire \old_grant_reg[4]_2 ;
  wire \old_grant_reg[5]_0 ;
  wire \old_grant_reg[5]_1 ;
  wire \old_grant_reg[6]_0 ;
  wire \old_grant_reg[6]_1 ;
  wire \old_grant_reg[6]_2 ;
  wire \old_grant_reg[7]_0 ;
  wire \old_grant_reg[7]_1 ;
  wire \old_grant_reg[7]_2 ;
  wire \old_grant_reg[7]_3 ;
  wire [5:0]p_49_out;
  wire [5:0]p_77_out;
  wire s00_axi_aclk;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[0]_0 ;
  wire \slv_reg4_reg[0]_1 ;
  wire \slv_reg4_reg[0]_2 ;
  wire \slv_reg4_reg[0]_3 ;
  wire \slv_reg4_reg[0]_4 ;
  wire \slv_reg4_reg[0]_5 ;
  wire [0:0]\slv_reg4_reg[2] ;

  LUT6 #(
    .INIT(64'hAAEA00C0AAEAFFFF)) 
    \FSM_sequential_status_register[2]_i_1 
       (.I0(\cur_cc_pointer[31]_i_4_n_0 ),
        .I1(\FSM_sequential_status_register_reg[0] ),
        .I2(\FSM_sequential_status_register_reg[0]_0 ),
        .I3(\FSM_sequential_status_register_reg[0]_1 ),
        .I4(\cur_state_reg[0]_0 ),
        .I5(\FSM_sequential_status_register_reg[0]_2 ),
        .O(\slv_reg4_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hBAFFBBFF)) 
    \curState[0]_i_2 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(old_grant[0]),
        .I2(\old_grant_reg[1]_0 ),
        .I3(\old_grant_reg[1]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .O(\old_grant_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \curState[0]_i_2__0 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[7]_0 ),
        .I2(\old_grant_reg[1]_0 ),
        .O(\slv_reg4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \curState[0]_i_2__1 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant[7]_i_2_n_0 ),
        .O(\slv_reg4_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBFAFAF)) 
    \curState[0]_i_2__2 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[7]_0 ),
        .I2(\old_grant_reg[6]_2 ),
        .I3(\old_grant_reg[6]_1 ),
        .I4(\old_grant[6]_i_3_n_0 ),
        .I5(\old_grant_reg[4]_0 ),
        .O(\slv_reg4_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBFAFAF)) 
    \curState[0]_i_2__3 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[7]_0 ),
        .I2(\old_grant_reg[5]_1 ),
        .I3(\old_grant_reg[5]_0 ),
        .I4(\old_grant[5]_i_3_n_0 ),
        .I5(\old_grant[5]_i_2_n_0 ),
        .O(\slv_reg4_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBFAFAF)) 
    \curState[0]_i_2__4 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[7]_0 ),
        .I2(\old_grant_reg[4]_2 ),
        .I3(\old_grant_reg[4]_1 ),
        .I4(\old_grant[4]_i_3_n_0 ),
        .I5(\old_grant[4]_i_2_n_0 ),
        .O(\slv_reg4_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBFAFAF)) 
    \curState[0]_i_2__5 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[7]_0 ),
        .I2(\old_grant_reg[3]_1 ),
        .I3(\old_grant_reg[3]_0 ),
        .I4(\old_grant[3]_i_4_n_0 ),
        .I5(\curState[0]_i_3_n_0 ),
        .O(\slv_reg4_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBFAFAF)) 
    \curState[0]_i_2__6 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[7]_0 ),
        .I2(\old_grant_reg[2]_1 ),
        .I3(\old_grant_reg[2]_0 ),
        .I4(\curState[0]_i_3__0_n_0 ),
        .I5(\old_grant[3]_i_2_n_0 ),
        .O(\slv_reg4_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFC88)) 
    \curState[0]_i_3 
       (.I0(\old_grant_reg[1]_1 ),
        .I1(old_grant[0]),
        .I2(old_grant[1]),
        .I3(\old_grant_reg[2]_1 ),
        .O(\curState[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \curState[0]_i_3__0 
       (.I0(old_grant[0]),
        .I1(old_grant[1]),
        .O(\curState[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \cur_cc_pointer[31]_i_1 
       (.I0(\cur_cc_pointer[31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\cur_cc_pointer[31]_i_4_n_0 ),
        .O(\cur_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h009F)) 
    \cur_cc_pointer[31]_i_3 
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(O),
        .I2(\old_grant_reg[7]_1 ),
        .I3(cur_is_even_character_reg_rep__1_0),
        .O(\cur_cc_pointer[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \cur_cc_pointer[31]_i_4 
       (.I0(\FSM_sequential_status_register_reg[0]_3 ),
        .I1(Q[2]),
        .I2(\old_grant_reg[7]_1 ),
        .I3(\FSM_sequential_status_register_reg[0]_4 [0]),
        .I4(\FSM_sequential_status_register_reg[0]_4 [1]),
        .I5(\FSM_sequential_status_register_reg[0]_4 [2]),
        .O(\cur_cc_pointer[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    cur_is_even_character_i_1
       (.I0(\cur_cc_pointer[31]_i_3_n_0 ),
        .I1(cur_is_even_character),
        .O(cur_is_even_character_reg));
  LUT2 #(
    .INIT(4'h6)) 
    cur_is_even_character_rep__0_i_1
       (.I0(\cur_cc_pointer[31]_i_3_n_0 ),
        .I1(cur_is_even_character),
        .O(cur_is_even_character_reg_1));
  LUT2 #(
    .INIT(4'h6)) 
    cur_is_even_character_rep__1_i_1
       (.I0(\cur_cc_pointer[31]_i_3_n_0 ),
        .I1(cur_is_even_character),
        .O(cur_is_even_character_reg_2));
  LUT2 #(
    .INIT(4'h6)) 
    cur_is_even_character_rep_i_1
       (.I0(\cur_cc_pointer[31]_i_3_n_0 ),
        .I1(cur_is_even_character),
        .O(cur_is_even_character_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF4545FF45)) 
    \cur_state[2]_i_1 
       (.I0(\cur_state_reg[0] ),
        .I1(\cur_cc_pointer[31]_i_4_n_0 ),
        .I2(\cur_state_reg[0]_0 ),
        .I3(\cur_state[2]_i_5_n_0 ),
        .I4(\cur_state_reg[0]_1 ),
        .I5(\cur_state_reg[0]_2 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \cur_state[2]_i_5 
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(O),
        .I2(\old_grant_reg[7]_1 ),
        .I3(\cur_state_reg[0]_3 ),
        .O(\cur_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_10 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77_n_0 ),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78_n_0 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80_n_0 ),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100 
       (.I0(\old_grant_reg[1]_3 ),
        .I1(\old_grant[6]_i_7_n_0 ),
        .I2(\old_grant[4]_i_2_n_0 ),
        .I3(\old_grant[6]_i_9_n_0 ),
        .I4(\old_grant_reg[6]_2 ),
        .I5(\old_grant_reg[4]_0 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_11 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82_n_0 ),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83_n_0 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85_n_0 ),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_12 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87_n_0 ),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88_n_0 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90_n_0 ),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFAEFFAAFFAAFF)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[6]_0 ),
        .I2(old_grant[7]),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_100_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ),
        .O(\old_grant_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62 
       (.I0(\slv_reg4_reg[0]_1 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 [5]),
        .I2(p_77_out[5]),
        .I3(\slv_reg4_reg[0]_5 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 [5]),
        .I5(\slv_reg4_reg[0]_2 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 
       (.I0(\slv_reg4_reg[0]_4 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 [5]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 [5]),
        .I3(\slv_reg4_reg[0] ),
        .I4(\memory_for_cc\.addr [5]),
        .I5(\old_grant_reg[7]_1 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h30753030)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\slv_reg4_reg[0]_3 ),
        .I2(p_49_out[5]),
        .I3(\old_grant[7]_i_2_n_0 ),
        .I4(\memory_bb\.addr [5]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(old_grant[0]),
        .I2(\old_grant_reg[1]_0 ),
        .I3(\old_grant_reg[1]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [5]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67 
       (.I0(\slv_reg4_reg[0]_5 ),
        .I1(p_77_out[4]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 [4]),
        .I3(\slv_reg4_reg[0]_1 ),
        .I4(p_49_out[4]),
        .I5(\slv_reg4_reg[0]_3 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68 
       (.I0(\slv_reg4_reg[0]_2 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 [4]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 [4]),
        .I3(\slv_reg4_reg[0] ),
        .I4(\memory_for_cc\.addr [4]),
        .I5(\old_grant_reg[7]_1 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant[7]_i_2_n_0 ),
        .I2(\memory_bb\.addr [4]),
        .I3(\slv_reg4_reg[0]_4 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 [4]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_7 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62_n_0 ),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63_n_0 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_64_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_65_n_0 ),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(old_grant[0]),
        .I2(\old_grant_reg[1]_0 ),
        .I3(\old_grant_reg[1]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [4]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72 
       (.I0(\slv_reg4_reg[0]_3 ),
        .I1(p_49_out[3]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 [3]),
        .I3(\slv_reg4_reg[0]_1 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 [3]),
        .I5(\slv_reg4_reg[0]_2 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73 
       (.I0(\slv_reg4_reg[0]_4 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 [3]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 [3]),
        .I3(\slv_reg4_reg[0] ),
        .I4(\memory_for_cc\.addr [3]),
        .I5(\old_grant_reg[7]_1 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant[7]_i_2_n_0 ),
        .I2(\memory_bb\.addr [3]),
        .I3(\slv_reg4_reg[0]_5 ),
        .I4(p_77_out[3]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(old_grant[0]),
        .I2(\old_grant_reg[1]_0 ),
        .I3(\old_grant_reg[1]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [3]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77 
       (.I0(\slv_reg4_reg[0]_3 ),
        .I1(p_49_out[2]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 [2]),
        .I3(\slv_reg4_reg[0]_1 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 [2]),
        .I5(\slv_reg4_reg[0]_2 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78 
       (.I0(\slv_reg4_reg[0]_4 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 [2]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 [2]),
        .I3(\slv_reg4_reg[0] ),
        .I4(\memory_for_cc\.addr [2]),
        .I5(\old_grant_reg[7]_1 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant[7]_i_2_n_0 ),
        .I2(\memory_bb\.addr [2]),
        .I3(\slv_reg4_reg[0]_5 ),
        .I4(p_77_out[2]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_8 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67_n_0 ),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_68_n_0 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_69_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_70_n_0 ),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(old_grant[0]),
        .I2(\old_grant_reg[1]_0 ),
        .I3(\old_grant_reg[1]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [2]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82 
       (.I0(\slv_reg4_reg[0]_1 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 [1]),
        .I2(p_77_out[1]),
        .I3(\slv_reg4_reg[0]_5 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 [1]),
        .I5(\slv_reg4_reg[0]_2 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83 
       (.I0(\slv_reg4_reg[0]_4 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 [1]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 [1]),
        .I3(\slv_reg4_reg[0] ),
        .I4(\memory_for_cc\.addr [1]),
        .I5(\old_grant_reg[7]_1 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_83_n_0 ));
  LUT5 #(
    .INIT(32'h30753030)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\slv_reg4_reg[0]_3 ),
        .I2(p_49_out[1]),
        .I3(\old_grant[7]_i_2_n_0 ),
        .I4(\memory_bb\.addr [1]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(old_grant[0]),
        .I2(\old_grant_reg[1]_0 ),
        .I3(\old_grant_reg[1]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [1]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87 
       (.I0(\slv_reg4_reg[0]_3 ),
        .I1(p_49_out[0]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 [0]),
        .I3(\slv_reg4_reg[0]_1 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 [0]),
        .I5(\slv_reg4_reg[0]_2 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88 
       (.I0(\slv_reg4_reg[0]_4 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 [0]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 [0]),
        .I3(\slv_reg4_reg[0] ),
        .I4(\memory_for_cc\.addr [0]),
        .I5(\old_grant_reg[7]_1 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant[7]_i_2_n_0 ),
        .I2(\memory_bb\.addr [0]),
        .I3(\slv_reg4_reg[0]_5 ),
        .I4(p_77_out[0]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_9 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72_n_0 ),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_73_n_0 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_74_n_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_75_n_0 ),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h4500440000000000)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(old_grant[0]),
        .I2(\old_grant_reg[1]_0 ),
        .I3(\old_grant_reg[1]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_99 
       (.I0(\old_grant_reg[4]_0 ),
        .I1(old_grant[6]),
        .O(\old_grant_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hB0A0)) 
    \old_grant[1]_i_1 
       (.I0(old_grant[0]),
        .I1(\old_grant_reg[1]_0 ),
        .I2(\old_grant_reg[1]_1 ),
        .I3(\old_grant_reg[7]_0 ),
        .O(in_ready_packed[1]));
  LUT6 #(
    .INIT(64'h54FF000054540000)) 
    \old_grant[2]_i_1 
       (.I0(\old_grant[3]_i_2_n_0 ),
        .I1(old_grant[1]),
        .I2(old_grant[0]),
        .I3(\old_grant_reg[2]_0 ),
        .I4(\old_grant_reg[2]_1 ),
        .I5(\old_grant_reg[7]_0 ),
        .O(in_ready_packed[2]));
  LUT6 #(
    .INIT(64'h01FF000001010000)) 
    \old_grant[3]_i_1 
       (.I0(\old_grant[3]_i_2_n_0 ),
        .I1(\old_grant[3]_i_3_n_0 ),
        .I2(\old_grant[3]_i_4_n_0 ),
        .I3(\old_grant_reg[3]_0 ),
        .I4(\old_grant_reg[3]_1 ),
        .I5(\old_grant_reg[7]_0 ),
        .O(in_ready_packed[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \old_grant[3]_i_2 
       (.I0(old_grant[0]),
        .I1(\old_grant_reg[1]_1 ),
        .O(\old_grant[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \old_grant[3]_i_3 
       (.I0(\old_grant_reg[2]_1 ),
        .I1(old_grant[1]),
        .I2(old_grant[0]),
        .O(\old_grant[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \old_grant[3]_i_4 
       (.I0(old_grant[1]),
        .I1(old_grant[0]),
        .I2(old_grant[2]),
        .O(\old_grant[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h1F001100)) 
    \old_grant[4]_i_1 
       (.I0(\old_grant[4]_i_2_n_0 ),
        .I1(\old_grant[4]_i_3_n_0 ),
        .I2(\old_grant_reg[4]_1 ),
        .I3(\old_grant_reg[4]_2 ),
        .I4(\old_grant_reg[7]_0 ),
        .O(in_ready_packed[4]));
  LUT6 #(
    .INIT(64'hFFFFFFF0EEA0EEA0)) 
    \old_grant[4]_i_2 
       (.I0(\old_grant_reg[2]_1 ),
        .I1(\old_grant_reg[1]_1 ),
        .I2(old_grant[1]),
        .I3(old_grant[0]),
        .I4(old_grant[2]),
        .I5(\old_grant_reg[3]_1 ),
        .O(\old_grant[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \old_grant[4]_i_3 
       (.I0(old_grant[2]),
        .I1(old_grant[0]),
        .I2(old_grant[1]),
        .I3(old_grant[3]),
        .O(\old_grant[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1F001100)) 
    \old_grant[5]_i_1 
       (.I0(\old_grant[5]_i_2_n_0 ),
        .I1(\old_grant[5]_i_3_n_0 ),
        .I2(\old_grant_reg[5]_0 ),
        .I3(\old_grant_reg[5]_1 ),
        .I4(\old_grant_reg[7]_0 ),
        .O(in_ready_packed[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \old_grant[5]_i_2 
       (.I0(old_grant[3]),
        .I1(old_grant[1]),
        .I2(old_grant[0]),
        .I3(old_grant[2]),
        .I4(old_grant[4]),
        .O(\old_grant[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[5]_i_3 
       (.I0(\old_grant[6]_i_9_n_0 ),
        .I1(\old_grant[6]_i_8_n_0 ),
        .I2(\old_grant[3]_i_2_n_0 ),
        .I3(\old_grant[3]_i_3_n_0 ),
        .O(\old_grant[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1F001100)) 
    \old_grant[6]_i_1 
       (.I0(\old_grant_reg[4]_0 ),
        .I1(\old_grant[6]_i_3_n_0 ),
        .I2(\old_grant_reg[6]_1 ),
        .I3(\old_grant_reg[6]_2 ),
        .I4(\old_grant_reg[7]_0 ),
        .O(in_ready_packed[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \old_grant[6]_i_11 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .I1(old_grant[7]),
        .I2(\old_grant_reg[4]_0 ),
        .I3(old_grant[6]),
        .O(\old_grant[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \old_grant[6]_i_2 
       (.I0(old_grant[4]),
        .I1(old_grant[2]),
        .I2(old_grant[0]),
        .I3(old_grant[1]),
        .I4(old_grant[3]),
        .I5(old_grant[5]),
        .O(\old_grant_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \old_grant[6]_i_3 
       (.I0(\old_grant[6]_i_7_n_0 ),
        .I1(\old_grant[3]_i_3_n_0 ),
        .I2(\old_grant[3]_i_2_n_0 ),
        .I3(\old_grant[6]_i_8_n_0 ),
        .I4(\old_grant[6]_i_9_n_0 ),
        .O(\old_grant[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \old_grant[6]_i_6 
       (.I0(\old_grant[6]_i_11_n_0 ),
        .I1(\old_grant_reg[1]_2 ),
        .I2(\old_grant[6]_i_9_n_0 ),
        .I3(\old_grant[4]_i_2_n_0 ),
        .I4(\old_grant[6]_i_7_n_0 ),
        .I5(\old_grant_reg[1]_3 ),
        .O(\old_grant_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \old_grant[6]_i_7 
       (.I0(\old_grant_reg[5]_1 ),
        .I1(old_grant[4]),
        .I2(old_grant[2]),
        .I3(old_grant[0]),
        .I4(old_grant[1]),
        .I5(old_grant[3]),
        .O(\old_grant[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \old_grant[6]_i_8 
       (.I0(\old_grant_reg[3]_1 ),
        .I1(old_grant[2]),
        .I2(old_grant[0]),
        .I3(old_grant[1]),
        .O(\old_grant[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \old_grant[6]_i_9 
       (.I0(\old_grant_reg[4]_2 ),
        .I1(old_grant[3]),
        .I2(old_grant[1]),
        .I3(old_grant[0]),
        .I4(old_grant[2]),
        .O(\old_grant[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \old_grant[7]_i_1 
       (.I0(\old_grant[7]_i_2_n_0 ),
        .O(in_ready_packed[7]));
  LUT6 #(
    .INIT(64'hF400FFFFF4F4FFFF)) 
    \old_grant[7]_i_2 
       (.I0(old_grant[6]),
        .I1(\old_grant_reg[4]_0 ),
        .I2(\old_grant[7]_i_3_n_0 ),
        .I3(\old_grant_reg[7]_2 ),
        .I4(\memory_bb\.valid ),
        .I5(\old_grant_reg[7]_0 ),
        .O(\old_grant[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \old_grant[7]_i_3 
       (.I0(\old_grant_reg[4]_0 ),
        .I1(\old_grant_reg[6]_2 ),
        .I2(\old_grant[6]_i_9_n_0 ),
        .I3(\old_grant[4]_i_2_n_0 ),
        .I4(\old_grant[6]_i_7_n_0 ),
        .O(\old_grant[7]_i_3_n_0 ));
  FDRE \old_grant_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(old_grant[0]),
        .R(\old_grant_reg[7]_3 ));
  FDRE \old_grant_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed[1]),
        .Q(old_grant[1]),
        .R(\old_grant_reg[7]_3 ));
  FDRE \old_grant_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed[2]),
        .Q(old_grant[2]),
        .R(\old_grant_reg[7]_3 ));
  FDRE \old_grant_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed[3]),
        .Q(old_grant[3]),
        .R(\old_grant_reg[7]_3 ));
  FDRE \old_grant_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed[4]),
        .Q(old_grant[4]),
        .R(\old_grant_reg[7]_3 ));
  FDRE \old_grant_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed[5]),
        .Q(old_grant[5]),
        .R(\old_grant_reg[7]_3 ));
  FDRE \old_grant_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed[6]),
        .Q(old_grant[6]),
        .R(\old_grant_reg[7]_3 ));
  FDRE \old_grant_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(in_ready_packed[7]),
        .Q(old_grant[7]),
        .R(\old_grant_reg[7]_3 ));
endmodule

(* ORIG_REF_NAME = "bram" *) 
module re2_copro_re2_copro_0_1_bram
   (\memory\.data ,
    \slv_reg4_reg[23] ,
    \slv_reg4_reg[0] ,
    \FSM_sequential_status_register_reg[0] ,
    \slv_reg4_reg[2] ,
    D,
    \slv_reg1_reg[1] ,
    \FSM_sequential_status_register_reg[0]_0 ,
    \slv_reg1_reg[2] ,
    \slv_reg1_reg[3] ,
    \slv_reg1_reg[4] ,
    \slv_reg1_reg[5] ,
    \slv_reg1_reg[6] ,
    \slv_reg4_reg[2]_0 ,
    \FSM_sequential_status_register_reg[1] ,
    s00_axi_aclk,
    bram_r_valid,
    SR,
    ADDRARDADDR,
    Q,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[31] ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[0]_1 ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[1]_0 ,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[2]_1 ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[7]_0 ,
    \axi_rdata_reg[7]_1 ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[8]_0 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[12] ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[13]_0 ,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[14]_0 ,
    \axi_rdata_reg[15] ,
    \axi_rdata_reg[15]_0 ,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[17] ,
    \axi_rdata_reg[17]_0 ,
    \axi_rdata_reg[18] ,
    \axi_rdata_reg[18]_0 ,
    \axi_rdata_reg[19] ,
    \axi_rdata_reg[19]_0 ,
    \axi_rdata_reg[20] ,
    \axi_rdata_reg[20]_0 ,
    \axi_rdata_reg[21] ,
    \axi_rdata_reg[21]_0 ,
    \axi_rdata_reg[22] ,
    \axi_rdata_reg[23] ,
    \axi_rdata_reg[24] ,
    \axi_rdata_reg[25] ,
    \axi_rdata_reg[26] ,
    \axi_rdata_reg[27] ,
    \axi_rdata_reg[28] ,
    \axi_rdata_reg[29] ,
    \axi_rdata_reg[30] ,
    \axi_rdata_reg[31]_0 ,
    \axi_rdata[31]_i_3 ,
    \axi_rdata_reg[0]_2 );
  output [63:0]\memory\.data ;
  output \slv_reg4_reg[23] ;
  output \slv_reg4_reg[0] ;
  output \FSM_sequential_status_register_reg[0] ;
  output \slv_reg4_reg[2] ;
  output [31:0]D;
  output \slv_reg1_reg[1] ;
  output \FSM_sequential_status_register_reg[0]_0 ;
  output \slv_reg1_reg[2] ;
  output \slv_reg1_reg[3] ;
  output \slv_reg1_reg[4] ;
  output \slv_reg1_reg[5] ;
  output \slv_reg1_reg[6] ;
  output \slv_reg4_reg[2]_0 ;
  output \FSM_sequential_status_register_reg[1] ;
  input s00_axi_aclk;
  input bram_r_valid;
  input [0:0]SR;
  input [8:0]ADDRARDADDR;
  input [2:0]Q;
  input [2:0]\axi_rdata_reg[0] ;
  input [31:0]\axi_rdata_reg[31] ;
  input [9:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [31:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \axi_rdata_reg[0]_0 ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[0]_1 ;
  input \axi_rdata_reg[1] ;
  input \axi_rdata_reg[1]_0 ;
  input \axi_rdata_reg[2]_0 ;
  input \axi_rdata_reg[2]_1 ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[7]_0 ;
  input \axi_rdata_reg[7]_1 ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[8]_0 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[12] ;
  input \axi_rdata_reg[13] ;
  input \axi_rdata_reg[13]_0 ;
  input \axi_rdata_reg[14] ;
  input \axi_rdata_reg[14]_0 ;
  input \axi_rdata_reg[15] ;
  input \axi_rdata_reg[15]_0 ;
  input \axi_rdata_reg[16] ;
  input \axi_rdata_reg[17] ;
  input \axi_rdata_reg[17]_0 ;
  input \axi_rdata_reg[18] ;
  input \axi_rdata_reg[18]_0 ;
  input \axi_rdata_reg[19] ;
  input \axi_rdata_reg[19]_0 ;
  input \axi_rdata_reg[20] ;
  input \axi_rdata_reg[20]_0 ;
  input \axi_rdata_reg[21] ;
  input \axi_rdata_reg[21]_0 ;
  input \axi_rdata_reg[22] ;
  input \axi_rdata_reg[23] ;
  input \axi_rdata_reg[24] ;
  input \axi_rdata_reg[25] ;
  input \axi_rdata_reg[26] ;
  input \axi_rdata_reg[27] ;
  input \axi_rdata_reg[28] ;
  input \axi_rdata_reg[29] ;
  input \axi_rdata_reg[30] ;
  input \axi_rdata_reg[31]_0 ;
  input [31:0]\axi_rdata[31]_i_3 ;
  input \axi_rdata_reg[0]_2 ;

  wire [8:0]ADDRARDADDR;
  wire [31:0]D;
  wire \FSM_sequential_status_register_reg[0] ;
  wire \FSM_sequential_status_register_reg[0]_0 ;
  wire \FSM_sequential_status_register_reg[1] ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [31:0]\axi_rdata[31]_i_3 ;
  wire [2:0]\axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[0]_1 ;
  wire \axi_rdata_reg[0]_2 ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[12] ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[13]_0 ;
  wire \axi_rdata_reg[14] ;
  wire \axi_rdata_reg[14]_0 ;
  wire \axi_rdata_reg[15] ;
  wire \axi_rdata_reg[15]_0 ;
  wire \axi_rdata_reg[16] ;
  wire \axi_rdata_reg[17] ;
  wire \axi_rdata_reg[17]_0 ;
  wire \axi_rdata_reg[18] ;
  wire \axi_rdata_reg[18]_0 ;
  wire \axi_rdata_reg[19] ;
  wire \axi_rdata_reg[19]_0 ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[20] ;
  wire \axi_rdata_reg[20]_0 ;
  wire \axi_rdata_reg[21] ;
  wire \axi_rdata_reg[21]_0 ;
  wire \axi_rdata_reg[22] ;
  wire \axi_rdata_reg[23] ;
  wire \axi_rdata_reg[24] ;
  wire \axi_rdata_reg[25] ;
  wire \axi_rdata_reg[26] ;
  wire \axi_rdata_reg[27] ;
  wire \axi_rdata_reg[28] ;
  wire \axi_rdata_reg[29] ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[2]_1 ;
  wire \axi_rdata_reg[30] ;
  wire [31:0]\axi_rdata_reg[31] ;
  wire \axi_rdata_reg[31]_0 ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[7]_0 ;
  wire \axi_rdata_reg[7]_1 ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[9] ;
  wire bram_r_valid;
  wire [9:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [31:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire [63:0]\memory\.data ;
  wire s00_axi_aclk;
  wire \slv_reg1_reg[1] ;
  wire \slv_reg1_reg[2] ;
  wire \slv_reg1_reg[3] ;
  wire \slv_reg1_reg[4] ;
  wire \slv_reg1_reg[5] ;
  wire \slv_reg1_reg[6] ;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[23] ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[2]_0 ;

  re2_copro_re2_copro_0_1_BRAM_SDP_MACRO BRAM_SDP_MACRO_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .\FSM_sequential_status_register_reg[0] (\FSM_sequential_status_register_reg[0] ),
        .\FSM_sequential_status_register_reg[0]_0 (\FSM_sequential_status_register_reg[0]_0 ),
        .\FSM_sequential_status_register_reg[1] (\FSM_sequential_status_register_reg[1] ),
        .Q(Q),
        .SR(SR),
        .\axi_rdata[31]_i_3_0 (\axi_rdata[31]_i_3 ),
        .\axi_rdata_reg[0] (\axi_rdata_reg[0] ),
        .\axi_rdata_reg[0]_0 (\axi_rdata_reg[0]_0 ),
        .\axi_rdata_reg[0]_1 (\axi_rdata_reg[0]_1 ),
        .\axi_rdata_reg[0]_2 (\axi_rdata_reg[0]_2 ),
        .\axi_rdata_reg[10] (\axi_rdata_reg[10] ),
        .\axi_rdata_reg[11] (\axi_rdata_reg[11] ),
        .\axi_rdata_reg[12] (\axi_rdata_reg[12] ),
        .\axi_rdata_reg[13] (\axi_rdata_reg[13] ),
        .\axi_rdata_reg[13]_0 (\axi_rdata_reg[13]_0 ),
        .\axi_rdata_reg[14] (\axi_rdata_reg[14] ),
        .\axi_rdata_reg[14]_0 (\axi_rdata_reg[14]_0 ),
        .\axi_rdata_reg[15] (\axi_rdata_reg[15] ),
        .\axi_rdata_reg[15]_0 (\axi_rdata_reg[15]_0 ),
        .\axi_rdata_reg[16] (\axi_rdata_reg[16] ),
        .\axi_rdata_reg[17] (\axi_rdata_reg[17] ),
        .\axi_rdata_reg[17]_0 (\axi_rdata_reg[17]_0 ),
        .\axi_rdata_reg[18] (\axi_rdata_reg[18] ),
        .\axi_rdata_reg[18]_0 (\axi_rdata_reg[18]_0 ),
        .\axi_rdata_reg[19] (\axi_rdata_reg[19] ),
        .\axi_rdata_reg[19]_0 (\axi_rdata_reg[19]_0 ),
        .\axi_rdata_reg[1] (\axi_rdata_reg[1] ),
        .\axi_rdata_reg[1]_0 (\axi_rdata_reg[1]_0 ),
        .\axi_rdata_reg[20] (\axi_rdata_reg[20] ),
        .\axi_rdata_reg[20]_0 (\axi_rdata_reg[20]_0 ),
        .\axi_rdata_reg[21] (\axi_rdata_reg[21] ),
        .\axi_rdata_reg[21]_0 (\axi_rdata_reg[21]_0 ),
        .\axi_rdata_reg[22] (\axi_rdata_reg[22] ),
        .\axi_rdata_reg[23] (\axi_rdata_reg[23] ),
        .\axi_rdata_reg[24] (\axi_rdata_reg[24] ),
        .\axi_rdata_reg[25] (\axi_rdata_reg[25] ),
        .\axi_rdata_reg[26] (\axi_rdata_reg[26] ),
        .\axi_rdata_reg[27] (\axi_rdata_reg[27] ),
        .\axi_rdata_reg[28] (\axi_rdata_reg[28] ),
        .\axi_rdata_reg[29] (\axi_rdata_reg[29] ),
        .\axi_rdata_reg[2] (\axi_rdata_reg[2] ),
        .\axi_rdata_reg[2]_0 (\axi_rdata_reg[2]_0 ),
        .\axi_rdata_reg[2]_1 (\axi_rdata_reg[2]_1 ),
        .\axi_rdata_reg[30] (\axi_rdata_reg[30] ),
        .\axi_rdata_reg[31] (\axi_rdata_reg[31] ),
        .\axi_rdata_reg[31]_0 (\axi_rdata_reg[31]_0 ),
        .\axi_rdata_reg[3] (\axi_rdata_reg[3] ),
        .\axi_rdata_reg[4] (\axi_rdata_reg[4] ),
        .\axi_rdata_reg[5] (\axi_rdata_reg[5] ),
        .\axi_rdata_reg[6] (\axi_rdata_reg[6] ),
        .\axi_rdata_reg[7] (\axi_rdata_reg[7] ),
        .\axi_rdata_reg[7]_0 (\axi_rdata_reg[7]_0 ),
        .\axi_rdata_reg[7]_1 (\axi_rdata_reg[7]_1 ),
        .\axi_rdata_reg[8] (\axi_rdata_reg[8] ),
        .\axi_rdata_reg[8]_0 (\axi_rdata_reg[8]_0 ),
        .\axi_rdata_reg[9] (\axi_rdata_reg[9] ),
        .bram_r_valid(bram_r_valid),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\memory\.data (\memory\.data ),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg1_reg[1] (\slv_reg1_reg[1] ),
        .\slv_reg1_reg[2] (\slv_reg1_reg[2] ),
        .\slv_reg1_reg[3] (\slv_reg1_reg[3] ),
        .\slv_reg1_reg[4] (\slv_reg1_reg[4] ),
        .\slv_reg1_reg[5] (\slv_reg1_reg[5] ),
        .\slv_reg1_reg[6] (\slv_reg1_reg[6] ),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ),
        .\slv_reg4_reg[23] (\slv_reg4_reg[23] ),
        .\slv_reg4_reg[2] (\slv_reg4_reg[2] ),
        .\slv_reg4_reg[2]_0 (\slv_reg4_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped
   (WEBWE,
    curState,
    \memory_bb\.valid ,
    p_1_in,
    data_out0,
    FETCH_REC_Instr_valid_reg,
    \curState_reg[0]_0 ,
    s00_axi_aclk,
    D,
    \memory\.data ,
    content_reg_0,
    \is_present_reg[0]_0 ,
    \old_grant[7]_i_2 ,
    fifo_cur_char_data_out_valid,
    FETCH_REC_Instr_valid,
    FETCH_REC_not_stall,
    \curState_reg[0]_1 ,
    \old_grant[6]_i_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ,
    \curState_reg[0]_2 );
  output [0:0]WEBWE;
  output [0:0]curState;
  output \memory_bb\.valid ;
  output p_1_in;
  output [15:0]data_out0;
  output FETCH_REC_Instr_valid_reg;
  output \curState_reg[0]_0 ;
  input s00_axi_aclk;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input [0:0]content_reg_0;
  input \is_present_reg[0]_0 ;
  input \old_grant[7]_i_2 ;
  input fifo_cur_char_data_out_valid;
  input FETCH_REC_Instr_valid;
  input FETCH_REC_not_stall;
  input \curState_reg[0]_1 ;
  input \old_grant[6]_i_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  input \curState_reg[0]_2 ;

  wire [7:0]D;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_has_to_save_i_10__0_n_0;
  wire FETCH_REC_has_to_save_i_5__6_n_0;
  wire FETCH_REC_has_to_save_i_7__3_n_0;
  wire FETCH_REC_has_to_save_i_8__3_n_0;
  wire FETCH_REC_has_to_save_i_9__3_n_0;
  wire FETCH_REC_not_stall;
  wire [0:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire [0:0]content_reg_0;
  wire [0:0]curState;
  wire \curState[0]_i_1__6_n_0 ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire \curState_reg[0]_2 ;
  wire [63:0]data_from_memory;
  wire [15:0]data_out0;
  wire fifo_cur_char_data_out_valid;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1__6_n_0 ;
  wire \is_present[10]_i_1__6_n_0 ;
  wire \is_present[11]_i_1__6_n_0 ;
  wire \is_present[12]_i_1__6_n_0 ;
  wire \is_present[13]_i_1__6_n_0 ;
  wire \is_present[14]_i_1__6_n_0 ;
  wire \is_present[15]_i_1__6_n_0 ;
  wire \is_present[1]_i_1__6_n_0 ;
  wire \is_present[2]_i_1__6_n_0 ;
  wire \is_present[3]_i_1__6_n_0 ;
  wire \is_present[4]_i_1__6_n_0 ;
  wire \is_present[5]_i_1__6_n_0 ;
  wire \is_present[6]_i_1__6_n_0 ;
  wire \is_present[7]_i_1__6_n_0 ;
  wire \is_present[8]_i_1__6_n_0 ;
  wire \is_present[9]_i_1__6_n_0 ;
  wire is_present__14;
  wire \is_present_reg[0]_0 ;
  wire \is_present_reg[0]_127 ;
  wire \is_present_reg[10]_117 ;
  wire \is_present_reg[11]_116 ;
  wire \is_present_reg[12]_115 ;
  wire \is_present_reg[13]_114 ;
  wire \is_present_reg[14]_113 ;
  wire \is_present_reg[15]_112 ;
  wire \is_present_reg[1]_126 ;
  wire \is_present_reg[2]_125 ;
  wire \is_present_reg[3]_124 ;
  wire \is_present_reg[4]_123 ;
  wire \is_present_reg[5]_122 ;
  wire \is_present_reg[6]_121 ;
  wire \is_present_reg[7]_120 ;
  wire \is_present_reg[8]_119 ;
  wire \is_present_reg[9]_118 ;
  wire [63:0]\memory\.data ;
  wire \memory_bb\.valid ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire p_1_in;
  wire s00_axi_aclk;
  wire tag_reg_0_15_0_4_i_1__5_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[0]_i_2__6 
       (.I0(data_from_memory[32]),
        .I1(data_from_memory[48]),
        .I2(data_from_memory[0]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[16]),
        .O(data_out0[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[10]_i_2__6 
       (.I0(data_from_memory[42]),
        .I1(data_from_memory[58]),
        .I2(data_from_memory[10]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[26]),
        .O(data_out0[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[11]_i_2__6 
       (.I0(data_from_memory[43]),
        .I1(data_from_memory[59]),
        .I2(data_from_memory[11]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[27]),
        .O(data_out0[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[12]_i_2__6 
       (.I0(data_from_memory[44]),
        .I1(data_from_memory[60]),
        .I2(data_from_memory[12]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[28]),
        .O(data_out0[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[13]_i_2__6 
       (.I0(data_from_memory[45]),
        .I1(data_from_memory[61]),
        .I2(data_from_memory[13]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[29]),
        .O(data_out0[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[14]_i_2__6 
       (.I0(data_from_memory[46]),
        .I1(data_from_memory[62]),
        .I2(data_from_memory[14]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[30]),
        .O(data_out0[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[15]_i_3__6 
       (.I0(data_from_memory[47]),
        .I1(data_from_memory[63]),
        .I2(data_from_memory[15]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[31]),
        .O(data_out0[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[1]_i_2__6 
       (.I0(data_from_memory[33]),
        .I1(data_from_memory[49]),
        .I2(data_from_memory[1]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[17]),
        .O(data_out0[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[2]_i_2__6 
       (.I0(data_from_memory[34]),
        .I1(data_from_memory[50]),
        .I2(data_from_memory[2]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[18]),
        .O(data_out0[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[3]_i_2__6 
       (.I0(data_from_memory[35]),
        .I1(data_from_memory[51]),
        .I2(data_from_memory[3]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[19]),
        .O(data_out0[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[4]_i_2__6 
       (.I0(data_from_memory[36]),
        .I1(data_from_memory[52]),
        .I2(data_from_memory[4]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[20]),
        .O(data_out0[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[5]_i_2__6 
       (.I0(data_from_memory[37]),
        .I1(data_from_memory[53]),
        .I2(data_from_memory[5]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[21]),
        .O(data_out0[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[6]_i_2__6 
       (.I0(data_from_memory[38]),
        .I1(data_from_memory[54]),
        .I2(data_from_memory[6]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[22]),
        .O(data_out0[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[7]_i_2__6 
       (.I0(data_from_memory[39]),
        .I1(data_from_memory[55]),
        .I2(data_from_memory[7]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[23]),
        .O(data_out0[7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[8]_i_2__6 
       (.I0(data_from_memory[40]),
        .I1(data_from_memory[56]),
        .I2(data_from_memory[8]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[24]),
        .O(data_out0[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \FETCH_REC_Instr[9]_i_2__6 
       (.I0(data_from_memory[41]),
        .I1(data_from_memory[57]),
        .I2(data_from_memory[9]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[25]),
        .O(data_out0[9]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    FETCH_REC_has_to_save_i_10__0
       (.I0(\is_present_reg[9]_118 ),
        .I1(\is_present_reg[11]_116 ),
        .I2(D[2]),
        .I3(D[3]),
        .I4(\is_present_reg[8]_119 ),
        .I5(\is_present_reg[10]_117 ),
        .O(FETCH_REC_has_to_save_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9000)) 
    FETCH_REC_has_to_save_i_4__6
       (.I0(D[7]),
        .I1(hit1[1]),
        .I2(FETCH_REC_has_to_save_i_5__6_n_0),
        .I3(is_present__14),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'h01000001)) 
    FETCH_REC_has_to_save_i_5__6
       (.I0(hit1[2]),
        .I1(hit1[3]),
        .I2(hit1[4]),
        .I3(hit1[0]),
        .I4(D[6]),
        .O(FETCH_REC_has_to_save_i_5__6_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    FETCH_REC_has_to_save_i_6__6
       (.I0(FETCH_REC_has_to_save_i_7__3_n_0),
        .I1(FETCH_REC_has_to_save_i_8__3_n_0),
        .I2(D[4]),
        .I3(D[5]),
        .I4(FETCH_REC_has_to_save_i_9__3_n_0),
        .I5(FETCH_REC_has_to_save_i_10__0_n_0),
        .O(is_present__14));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    FETCH_REC_has_to_save_i_7__3
       (.I0(\is_present_reg[5]_122 ),
        .I1(\is_present_reg[7]_120 ),
        .I2(D[2]),
        .I3(D[3]),
        .I4(\is_present_reg[4]_123 ),
        .I5(\is_present_reg[6]_121 ),
        .O(FETCH_REC_has_to_save_i_7__3_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    FETCH_REC_has_to_save_i_8__3
       (.I0(\is_present_reg[13]_114 ),
        .I1(\is_present_reg[15]_112 ),
        .I2(D[2]),
        .I3(D[3]),
        .I4(\is_present_reg[12]_115 ),
        .I5(\is_present_reg[14]_113 ),
        .O(FETCH_REC_has_to_save_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    FETCH_REC_has_to_save_i_9__3
       (.I0(\is_present_reg[1]_126 ),
        .I1(\is_present_reg[3]_124 ),
        .I2(D[2]),
        .I3(D[3]),
        .I4(\is_present_reg[0]_127 ),
        .I5(\is_present_reg[2]_125 ),
        .O(FETCH_REC_has_to_save_i_9__3_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1__6 
       (.I0(curState),
        .I1(\is_present_reg[0]_0 ),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({content_reg_0,content_reg_0,content_reg_0,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_5__4
       (.I0(\is_present_reg[0]_0 ),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'h0000000000004404)) 
    \curState[0]_i_1__6 
       (.I0(\curState_reg[0]_2 ),
        .I1(\curState_reg[0]_1 ),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_not_stall),
        .I4(p_1_in),
        .I5(curState),
        .O(\curState[0]_i_1__6_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1__6_n_0 ),
        .Q(curState),
        .R(\is_present_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_101 
       (.I0(\memory_bb\.valid ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ),
        .O(\curState_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \is_present[0]_i_1__6 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(curState),
        .I5(\is_present_reg[0]_127 ),
        .O(\is_present[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1__6 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[0]),
        .I2(curState),
        .I3(cache_line_saved[3]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[10]_117 ),
        .O(\is_present[10]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[11]_i_1__6 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[0]),
        .I2(curState),
        .I3(cache_line_saved[3]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[11]_116 ),
        .O(\is_present[11]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1__6 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[0]),
        .I2(curState),
        .I3(cache_line_saved[3]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[12]_115 ),
        .O(\is_present[12]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1__6 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[2]),
        .I4(curState),
        .I5(\is_present_reg[13]_114 ),
        .O(\is_present[13]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[14]_i_1__6 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[0]),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[2]),
        .I4(curState),
        .I5(\is_present_reg[14]_113 ),
        .O(\is_present[14]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1__6 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[15]_112 ),
        .O(\is_present[15]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \is_present[1]_i_1__6 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[1]),
        .I3(cache_line_saved[0]),
        .I4(curState),
        .I5(\is_present_reg[1]_126 ),
        .O(\is_present[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \is_present[2]_i_1__6 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(curState),
        .I5(\is_present_reg[2]_125 ),
        .O(\is_present[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[3]_i_1__6 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_124 ),
        .O(\is_present[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[4]_i_1__6 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[0]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[4]_123 ),
        .O(\is_present[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[5]_i_1__6 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[1]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[5]_122 ),
        .O(\is_present[5]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1__6 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_121 ),
        .O(\is_present[6]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[7]_i_1__6 
       (.I0(curState),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[7]_120 ),
        .O(\is_present[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[8]_i_1__6 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[0]),
        .I2(curState),
        .I3(cache_line_saved[3]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[8]_119 ),
        .O(\is_present[8]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[9]_i_1__6 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(curState),
        .I3(cache_line_saved[3]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[9]_118 ),
        .O(\is_present[9]_i_1__6_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1__6_n_0 ),
        .Q(\is_present_reg[0]_127 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1__6_n_0 ),
        .Q(\is_present_reg[10]_117 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1__6_n_0 ),
        .Q(\is_present_reg[11]_116 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1__6_n_0 ),
        .Q(\is_present_reg[12]_115 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1__6_n_0 ),
        .Q(\is_present_reg[13]_114 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1__6_n_0 ),
        .Q(\is_present_reg[14]_113 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1__6_n_0 ),
        .Q(\is_present_reg[15]_112 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1__6_n_0 ),
        .Q(\is_present_reg[1]_126 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1__6_n_0 ),
        .Q(\is_present_reg[2]_125 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1__6_n_0 ),
        .Q(\is_present_reg[3]_124 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1__6_n_0 ),
        .Q(\is_present_reg[4]_123 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1__6_n_0 ),
        .Q(\is_present_reg[5]_122 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1__6_n_0 ),
        .Q(\is_present_reg[6]_121 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1__6_n_0 ),
        .Q(\is_present_reg[7]_120 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1__6_n_0 ),
        .Q(\is_present_reg[8]_119 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1__6_n_0 ),
        .Q(\is_present_reg[9]_118 ),
        .R(\is_present_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000004500)) 
    \old_grant[6]_i_13 
       (.I0(p_1_in),
        .I1(FETCH_REC_not_stall),
        .I2(FETCH_REC_Instr_valid),
        .I3(\curState_reg[0]_1 ),
        .I4(curState),
        .I5(\old_grant[6]_i_6 ),
        .O(FETCH_REC_Instr_valid_reg));
  LUT6 #(
    .INIT(64'h0000000040400040)) 
    \old_grant[7]_i_5 
       (.I0(curState),
        .I1(\old_grant[7]_i_2 ),
        .I2(fifo_cur_char_data_out_valid),
        .I3(FETCH_REC_Instr_valid),
        .I4(FETCH_REC_not_stall),
        .I5(p_1_in),
        .O(\memory_bb\.valid ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1__5
       (.I0(curState),
        .I1(\is_present_reg[0]_0 ),
        .O(tag_reg_0_15_0_4_i_1__5_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped_12
   (WEBWE,
    curState,
    E,
    \curState_reg[0]_0 ,
    \curState_reg[0]_1 ,
    s00_axi_aclk_0,
    p_0_in,
    \curState_reg[0]_2 ,
    content_reg_0,
    content_reg_1,
    content_reg_2,
    content_reg_3,
    content_reg_4,
    content_reg_5,
    content_reg_6,
    content_reg_7,
    content_reg_8,
    content_reg_9,
    content_reg_10,
    content_reg_11,
    content_reg_12,
    content_reg_13,
    content_reg_14,
    content_reg_15,
    s00_axi_aclk,
    D,
    \memory\.data ,
    content_reg_16,
    \curState_reg[0]_3 ,
    FETCH_REC_has_to_save_reg,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \curState_reg[0]_4 ,
    \curState_reg[0]_5 );
  output [0:0]WEBWE;
  output [0:0]curState;
  output [0:0]E;
  output \curState_reg[0]_0 ;
  output [0:0]\curState_reg[0]_1 ;
  output s00_axi_aclk_0;
  output [0:0]p_0_in;
  output \curState_reg[0]_2 ;
  output content_reg_0;
  output content_reg_1;
  output content_reg_2;
  output content_reg_3;
  output content_reg_4;
  output content_reg_5;
  output content_reg_6;
  output content_reg_7;
  output content_reg_8;
  output content_reg_9;
  output content_reg_10;
  output content_reg_11;
  output content_reg_12;
  output content_reg_13;
  output content_reg_14;
  output content_reg_15;
  input s00_axi_aclk;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input [0:0]content_reg_16;
  input \curState_reg[0]_3 ;
  input FETCH_REC_has_to_save_reg;
  input \head_reg[0] ;
  input \head_reg[0]_0 ;
  input \curState_reg[0]_4 ;
  input \curState_reg[0]_5 ;

  wire [7:0]D;
  wire [0:0]E;
  wire FETCH_REC_has_to_save_i_11_n_0;
  wire FETCH_REC_has_to_save_i_12_n_0;
  wire FETCH_REC_has_to_save_i_13_n_0;
  wire FETCH_REC_has_to_save_i_14_n_0;
  wire FETCH_REC_has_to_save_i_5__5_n_0;
  wire FETCH_REC_has_to_save_i_6__5_n_0;
  wire FETCH_REC_has_to_save_reg;
  wire [0:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire content_reg_0;
  wire content_reg_1;
  wire content_reg_10;
  wire content_reg_11;
  wire content_reg_12;
  wire content_reg_13;
  wire content_reg_14;
  wire content_reg_15;
  wire [0:0]content_reg_16;
  wire content_reg_2;
  wire content_reg_3;
  wire content_reg_4;
  wire content_reg_5;
  wire content_reg_6;
  wire content_reg_7;
  wire content_reg_8;
  wire content_reg_9;
  wire [0:0]curState;
  wire \curState[0]_i_1__5_n_0 ;
  wire \curState_reg[0]_0 ;
  wire [0:0]\curState_reg[0]_1 ;
  wire \curState_reg[0]_2 ;
  wire \curState_reg[0]_3 ;
  wire \curState_reg[0]_4 ;
  wire \curState_reg[0]_5 ;
  wire [63:0]data_from_memory;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1__5_n_0 ;
  wire \is_present[10]_i_1__5_n_0 ;
  wire \is_present[11]_i_1__5_n_0 ;
  wire \is_present[12]_i_1__5_n_0 ;
  wire \is_present[13]_i_1__5_n_0 ;
  wire \is_present[14]_i_1__5_n_0 ;
  wire \is_present[15]_i_1__5_n_0 ;
  wire \is_present[1]_i_1__5_n_0 ;
  wire \is_present[2]_i_1__5_n_0 ;
  wire \is_present[3]_i_1__5_n_0 ;
  wire \is_present[4]_i_1__5_n_0 ;
  wire \is_present[5]_i_1__5_n_0 ;
  wire \is_present[6]_i_1__5_n_0 ;
  wire \is_present[7]_i_1__5_n_0 ;
  wire \is_present[8]_i_1__5_n_0 ;
  wire \is_present[9]_i_1__5_n_0 ;
  wire \is_present_reg[0]_111 ;
  wire \is_present_reg[10]_101 ;
  wire \is_present_reg[11]_100 ;
  wire \is_present_reg[12]_99 ;
  wire \is_present_reg[13]_98 ;
  wire \is_present_reg[14]_97 ;
  wire \is_present_reg[15]_96 ;
  wire \is_present_reg[1]_110 ;
  wire \is_present_reg[2]_109 ;
  wire \is_present_reg[3]_108 ;
  wire \is_present_reg[4]_107 ;
  wire \is_present_reg[5]_106 ;
  wire \is_present_reg[6]_105 ;
  wire \is_present_reg[7]_104 ;
  wire \is_present_reg[8]_103 ;
  wire \is_present_reg[9]_102 ;
  wire [63:0]\memory\.data ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aclk_0;
  wire tag_reg_0_15_0_4_i_1__4_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[0]_i_2__5 
       (.I0(data_from_memory[0]),
        .I1(data_from_memory[16]),
        .I2(data_from_memory[32]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[48]),
        .O(content_reg_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[10]_i_2__5 
       (.I0(data_from_memory[10]),
        .I1(data_from_memory[26]),
        .I2(data_from_memory[42]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[58]),
        .O(content_reg_10));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[11]_i_2__5 
       (.I0(data_from_memory[11]),
        .I1(data_from_memory[27]),
        .I2(data_from_memory[43]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[59]),
        .O(content_reg_11));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[12]_i_2__5 
       (.I0(data_from_memory[12]),
        .I1(data_from_memory[28]),
        .I2(data_from_memory[44]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[60]),
        .O(content_reg_12));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[13]_i_2__5 
       (.I0(data_from_memory[13]),
        .I1(data_from_memory[29]),
        .I2(data_from_memory[45]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[61]),
        .O(content_reg_13));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[14]_i_2__5 
       (.I0(data_from_memory[14]),
        .I1(data_from_memory[30]),
        .I2(data_from_memory[46]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[62]),
        .O(content_reg_14));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[15]_i_4__5 
       (.I0(data_from_memory[15]),
        .I1(data_from_memory[31]),
        .I2(data_from_memory[63]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[47]),
        .O(content_reg_15));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[1]_i_2__5 
       (.I0(data_from_memory[1]),
        .I1(data_from_memory[17]),
        .I2(data_from_memory[33]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[49]),
        .O(content_reg_1));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[2]_i_2__5 
       (.I0(data_from_memory[2]),
        .I1(data_from_memory[18]),
        .I2(data_from_memory[50]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[34]),
        .O(content_reg_2));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[3]_i_2__5 
       (.I0(data_from_memory[3]),
        .I1(data_from_memory[19]),
        .I2(data_from_memory[35]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[51]),
        .O(content_reg_3));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[4]_i_2__5 
       (.I0(data_from_memory[4]),
        .I1(data_from_memory[20]),
        .I2(data_from_memory[36]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[52]),
        .O(content_reg_4));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[5]_i_2__5 
       (.I0(data_from_memory[5]),
        .I1(data_from_memory[21]),
        .I2(data_from_memory[37]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[53]),
        .O(content_reg_5));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[6]_i_2__5 
       (.I0(data_from_memory[6]),
        .I1(data_from_memory[22]),
        .I2(data_from_memory[38]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[54]),
        .O(content_reg_6));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[7]_i_2__5 
       (.I0(data_from_memory[7]),
        .I1(data_from_memory[23]),
        .I2(data_from_memory[39]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[55]),
        .O(content_reg_7));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[8]_i_2__5 
       (.I0(data_from_memory[8]),
        .I1(data_from_memory[24]),
        .I2(data_from_memory[40]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[56]),
        .O(content_reg_8));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[9]_i_2__5 
       (.I0(data_from_memory[9]),
        .I1(data_from_memory[25]),
        .I2(data_from_memory[41]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[57]),
        .O(content_reg_9));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    FETCH_REC_has_to_save_i_11
       (.I0(\is_present_reg[11]_100 ),
        .I1(\is_present_reg[10]_101 ),
        .I2(D[3]),
        .I3(\is_present_reg[9]_102 ),
        .I4(D[2]),
        .I5(\is_present_reg[8]_103 ),
        .O(FETCH_REC_has_to_save_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    FETCH_REC_has_to_save_i_12
       (.I0(\is_present_reg[15]_96 ),
        .I1(\is_present_reg[14]_97 ),
        .I2(D[3]),
        .I3(\is_present_reg[13]_98 ),
        .I4(D[2]),
        .I5(\is_present_reg[12]_99 ),
        .O(FETCH_REC_has_to_save_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    FETCH_REC_has_to_save_i_13
       (.I0(\is_present_reg[7]_104 ),
        .I1(\is_present_reg[6]_105 ),
        .I2(D[3]),
        .I3(\is_present_reg[5]_106 ),
        .I4(D[2]),
        .I5(\is_present_reg[4]_107 ),
        .O(FETCH_REC_has_to_save_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    FETCH_REC_has_to_save_i_14
       (.I0(\is_present_reg[3]_108 ),
        .I1(\is_present_reg[2]_109 ),
        .I2(D[3]),
        .I3(\is_present_reg[1]_110 ),
        .I4(D[2]),
        .I5(\is_present_reg[0]_111 ),
        .O(FETCH_REC_has_to_save_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h04)) 
    FETCH_REC_has_to_save_i_1__5
       (.I0(FETCH_REC_has_to_save_reg),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .O(\curState_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    FETCH_REC_has_to_save_i_3__5
       (.I0(FETCH_REC_has_to_save_i_5__5_n_0),
        .I1(hit1[3]),
        .I2(FETCH_REC_has_to_save_i_6__5_n_0),
        .O(s00_axi_aclk_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    FETCH_REC_has_to_save_i_5__5
       (.I0(hit1[4]),
        .I1(hit1[2]),
        .I2(D[7]),
        .I3(hit1[1]),
        .I4(hit1[0]),
        .I5(D[6]),
        .O(FETCH_REC_has_to_save_i_5__5_n_0));
  LUT6 #(
    .INIT(64'h303F303F50505F5F)) 
    FETCH_REC_has_to_save_i_6__5
       (.I0(FETCH_REC_has_to_save_i_11_n_0),
        .I1(FETCH_REC_has_to_save_i_12_n_0),
        .I2(D[5]),
        .I3(FETCH_REC_has_to_save_i_13_n_0),
        .I4(FETCH_REC_has_to_save_i_14_n_0),
        .I5(D[4]),
        .O(FETCH_REC_has_to_save_i_6__5_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1__5 
       (.I0(\curState_reg[0]_3 ),
        .I1(curState),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({content_reg_16,content_reg_16,content_reg_16,content_reg_16,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    content_reg_bram_0_i_18__21
       (.I0(FETCH_REC_has_to_save_reg),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_18__22
       (.I0(FETCH_REC_has_to_save_reg),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_5__3
       (.I0(\curState_reg[0]_3 ),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h01)) 
    \curState[0]_i_1__5 
       (.I0(\curState_reg[0]_4 ),
        .I1(\curState_reg[0]_5 ),
        .I2(curState),
        .O(\curState[0]_i_1__5_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1__5_n_0 ),
        .Q(curState),
        .R(\curState_reg[0]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \head[4]_i_1__15 
       (.I0(\curState_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \head[4]_i_1__22 
       (.I0(FETCH_REC_has_to_save_reg),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0] ),
        .I4(\head_reg[0]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \is_present[0]_i_1__5 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[0]_111 ),
        .O(\is_present[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1__5 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[10]_101 ),
        .O(\is_present[10]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \is_present[11]_i_1__5 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[11]_100 ),
        .O(\is_present[11]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1__5 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[12]_99 ),
        .O(\is_present[12]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1__5 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[13]_98 ),
        .O(\is_present[13]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[14]_i_1__5 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[14]_97 ),
        .O(\is_present[14]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1__5 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[15]_96 ),
        .O(\is_present[15]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[1]_i_1__5 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[1]_110 ),
        .O(\is_present[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \is_present[2]_i_1__5 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[2]_109 ),
        .O(\is_present[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \is_present[3]_i_1__5 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_108 ),
        .O(\is_present[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \is_present[4]_i_1__5 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[4]_107 ),
        .O(\is_present[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[5]_i_1__5 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[5]_106 ),
        .O(\is_present[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1__5 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_105 ),
        .O(\is_present[6]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[7]_i_1__5 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[7]_104 ),
        .O(\is_present[7]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \is_present[8]_i_1__5 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[8]_103 ),
        .O(\is_present[8]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[9]_i_1__5 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[9]_102 ),
        .O(\is_present[9]_i_1__5_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1__5_n_0 ),
        .Q(\is_present_reg[0]_111 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1__5_n_0 ),
        .Q(\is_present_reg[10]_101 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1__5_n_0 ),
        .Q(\is_present_reg[11]_100 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1__5_n_0 ),
        .Q(\is_present_reg[12]_99 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1__5_n_0 ),
        .Q(\is_present_reg[13]_98 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1__5_n_0 ),
        .Q(\is_present_reg[14]_97 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1__5_n_0 ),
        .Q(\is_present_reg[15]_96 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1__5_n_0 ),
        .Q(\is_present_reg[1]_110 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1__5_n_0 ),
        .Q(\is_present_reg[2]_109 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1__5_n_0 ),
        .Q(\is_present_reg[3]_108 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1__5_n_0 ),
        .Q(\is_present_reg[4]_107 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1__5_n_0 ),
        .Q(\is_present_reg[5]_106 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1__5_n_0 ),
        .Q(\is_present_reg[6]_105 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1__5_n_0 ),
        .Q(\is_present_reg[7]_104 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1__5_n_0 ),
        .Q(\is_present_reg[8]_103 ),
        .R(\curState_reg[0]_3 ));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1__5_n_0 ),
        .Q(\is_present_reg[9]_102 ),
        .R(\curState_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1__4
       (.I0(curState),
        .I1(\curState_reg[0]_3 ),
        .O(tag_reg_0_15_0_4_i_1__4_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped_25
   (curState,
    \curState_reg[0]_0 ,
    E,
    \curState_reg[0]_1 ,
    \curState_reg[0]_2 ,
    s00_axi_aclk_0,
    p_0_in,
    \curState_reg[0]_3 ,
    \curState_reg[0]_4 ,
    content_reg_0,
    content_reg_1,
    content_reg_2,
    content_reg_3,
    content_reg_4,
    content_reg_5,
    content_reg_6,
    content_reg_7,
    content_reg_8,
    content_reg_9,
    content_reg_10,
    content_reg_11,
    content_reg_12,
    content_reg_13,
    content_reg_14,
    content_reg_15,
    s00_axi_aclk,
    WEBWE,
    D,
    \memory\.data ,
    \old_grant_reg[5] ,
    FETCH_REC_Instr_valid,
    \old_grant_reg[5]_0 ,
    \is_present_reg[0]_0 ,
    \curState_reg[0]_5 ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \old_grant_reg[6] ,
    \old_grant_reg[6]_0 ,
    \old_grant_reg[6]_1 ,
    \old_grant_reg[6]_2 ,
    \old_grant_reg[6]_3 ,
    \curState_reg[0]_6 );
  output [0:0]curState;
  output \curState_reg[0]_0 ;
  output [0:0]E;
  output \curState_reg[0]_1 ;
  output [0:0]\curState_reg[0]_2 ;
  output s00_axi_aclk_0;
  output [0:0]p_0_in;
  output \curState_reg[0]_3 ;
  output \curState_reg[0]_4 ;
  output content_reg_0;
  output content_reg_1;
  output content_reg_2;
  output content_reg_3;
  output content_reg_4;
  output content_reg_5;
  output content_reg_6;
  output content_reg_7;
  output content_reg_8;
  output content_reg_9;
  output content_reg_10;
  output content_reg_11;
  output content_reg_12;
  output content_reg_13;
  output content_reg_14;
  output content_reg_15;
  input s00_axi_aclk;
  input [1:0]WEBWE;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input \old_grant_reg[5] ;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[5]_0 ;
  input \is_present_reg[0]_0 ;
  input \curState_reg[0]_5 ;
  input \head_reg[0] ;
  input \head_reg[0]_0 ;
  input \old_grant_reg[6] ;
  input \old_grant_reg[6]_0 ;
  input \old_grant_reg[6]_1 ;
  input \old_grant_reg[6]_2 ;
  input \old_grant_reg[6]_3 ;
  input \curState_reg[0]_6 ;

  wire [7:0]D;
  wire [0:0]E;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_has_to_save_i_5__4_n_0;
  wire [1:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire content_reg_0;
  wire content_reg_1;
  wire content_reg_10;
  wire content_reg_11;
  wire content_reg_12;
  wire content_reg_13;
  wire content_reg_14;
  wire content_reg_15;
  wire content_reg_2;
  wire content_reg_3;
  wire content_reg_4;
  wire content_reg_5;
  wire content_reg_6;
  wire content_reg_7;
  wire content_reg_8;
  wire content_reg_9;
  wire [0:0]curState;
  wire \curState[0]_i_1__4_n_0 ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]\curState_reg[0]_2 ;
  wire \curState_reg[0]_3 ;
  wire \curState_reg[0]_4 ;
  wire \curState_reg[0]_5 ;
  wire \curState_reg[0]_6 ;
  wire [63:0]data_from_memory;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1__4_n_0 ;
  wire \is_present[10]_i_1__4_n_0 ;
  wire \is_present[11]_i_1__4_n_0 ;
  wire \is_present[12]_i_1__4_n_0 ;
  wire \is_present[13]_i_1__4_n_0 ;
  wire \is_present[14]_i_1__4_n_0 ;
  wire \is_present[15]_i_1__4_n_0 ;
  wire \is_present[1]_i_1__4_n_0 ;
  wire \is_present[2]_i_1__4_n_0 ;
  wire \is_present[3]_i_1__4_n_0 ;
  wire \is_present[4]_i_1__4_n_0 ;
  wire \is_present[5]_i_1__4_n_0 ;
  wire \is_present[6]_i_1__4_n_0 ;
  wire \is_present[7]_i_1__4_n_0 ;
  wire \is_present[8]_i_1__4_n_0 ;
  wire \is_present[9]_i_1__4_n_0 ;
  wire \is_present_reg[0]_0 ;
  wire \is_present_reg[0]_95 ;
  wire \is_present_reg[10]_85 ;
  wire \is_present_reg[11]_84 ;
  wire \is_present_reg[12]_83 ;
  wire \is_present_reg[13]_82 ;
  wire \is_present_reg[14]_81 ;
  wire \is_present_reg[15]_80 ;
  wire \is_present_reg[1]_94 ;
  wire \is_present_reg[2]_93 ;
  wire \is_present_reg[3]_92 ;
  wire \is_present_reg[4]_91 ;
  wire \is_present_reg[5]_90 ;
  wire \is_present_reg[6]_89 ;
  wire \is_present_reg[7]_88 ;
  wire \is_present_reg[8]_87 ;
  wire \is_present_reg[9]_86 ;
  wire [63:0]\memory\.data ;
  wire \old_grant[5]_i_10_n_0 ;
  wire \old_grant[5]_i_11_n_0 ;
  wire \old_grant[5]_i_12_n_0 ;
  wire \old_grant[5]_i_13_n_0 ;
  wire \old_grant[5]_i_6_n_0 ;
  wire \old_grant[5]_i_7_n_0 ;
  wire \old_grant_reg[5] ;
  wire \old_grant_reg[5]_0 ;
  wire \old_grant_reg[6] ;
  wire \old_grant_reg[6]_0 ;
  wire \old_grant_reg[6]_1 ;
  wire \old_grant_reg[6]_2 ;
  wire \old_grant_reg[6]_3 ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aclk_0;
  wire tag_reg_0_15_0_4_i_1__3_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[0]_i_2__4 
       (.I0(data_from_memory[0]),
        .I1(data_from_memory[16]),
        .I2(data_from_memory[32]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[48]),
        .O(content_reg_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[10]_i_2__4 
       (.I0(data_from_memory[10]),
        .I1(data_from_memory[26]),
        .I2(data_from_memory[42]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[58]),
        .O(content_reg_10));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[11]_i_2__4 
       (.I0(data_from_memory[11]),
        .I1(data_from_memory[27]),
        .I2(data_from_memory[43]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[59]),
        .O(content_reg_11));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[12]_i_2__4 
       (.I0(data_from_memory[12]),
        .I1(data_from_memory[28]),
        .I2(data_from_memory[44]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[60]),
        .O(content_reg_12));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[13]_i_2__4 
       (.I0(data_from_memory[13]),
        .I1(data_from_memory[29]),
        .I2(data_from_memory[45]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[61]),
        .O(content_reg_13));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[14]_i_2__4 
       (.I0(data_from_memory[14]),
        .I1(data_from_memory[30]),
        .I2(data_from_memory[46]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[62]),
        .O(content_reg_14));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[15]_i_4__4 
       (.I0(data_from_memory[15]),
        .I1(data_from_memory[31]),
        .I2(data_from_memory[63]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[47]),
        .O(content_reg_15));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[1]_i_2__4 
       (.I0(data_from_memory[1]),
        .I1(data_from_memory[17]),
        .I2(data_from_memory[33]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[49]),
        .O(content_reg_1));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[2]_i_2__4 
       (.I0(data_from_memory[2]),
        .I1(data_from_memory[18]),
        .I2(data_from_memory[50]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[34]),
        .O(content_reg_2));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[3]_i_2__4 
       (.I0(data_from_memory[3]),
        .I1(data_from_memory[19]),
        .I2(data_from_memory[35]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[51]),
        .O(content_reg_3));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[4]_i_2__4 
       (.I0(data_from_memory[4]),
        .I1(data_from_memory[20]),
        .I2(data_from_memory[36]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[52]),
        .O(content_reg_4));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[5]_i_2__4 
       (.I0(data_from_memory[5]),
        .I1(data_from_memory[21]),
        .I2(data_from_memory[37]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[53]),
        .O(content_reg_5));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[6]_i_2__4 
       (.I0(data_from_memory[6]),
        .I1(data_from_memory[22]),
        .I2(data_from_memory[38]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[54]),
        .O(content_reg_6));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[7]_i_2__4 
       (.I0(data_from_memory[7]),
        .I1(data_from_memory[23]),
        .I2(data_from_memory[39]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[55]),
        .O(content_reg_7));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[8]_i_2__4 
       (.I0(data_from_memory[8]),
        .I1(data_from_memory[24]),
        .I2(data_from_memory[40]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[56]),
        .O(content_reg_8));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[9]_i_2__4 
       (.I0(data_from_memory[9]),
        .I1(data_from_memory[25]),
        .I2(data_from_memory[41]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[57]),
        .O(content_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h04)) 
    FETCH_REC_has_to_save_i_1__4
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .O(\curState_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h01)) 
    FETCH_REC_has_to_save_i_3__4
       (.I0(FETCH_REC_has_to_save_i_5__4_n_0),
        .I1(hit1[3]),
        .I2(\old_grant[5]_i_7_n_0 ),
        .O(s00_axi_aclk_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    FETCH_REC_has_to_save_i_5__4
       (.I0(hit1[4]),
        .I1(hit1[2]),
        .I2(D[7]),
        .I3(hit1[1]),
        .I4(hit1[0]),
        .I5(D[6]),
        .O(FETCH_REC_has_to_save_i_5__4_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1__4 
       (.I0(\is_present_reg[0]_0 ),
        .I1(curState),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE[0]),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE[1],WEBWE[1],WEBWE[1],WEBWE[1],WEBWE,WEBWE[0],WEBWE[0]}));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    content_reg_bram_0_i_18__19
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_18__20
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \curState[0]_i_1__4 
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(\curState_reg[0]_5 ),
        .I3(curState),
        .O(\curState[0]_i_1__4_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1__4_n_0 ),
        .Q(curState),
        .R(\is_present_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \head[4]_i_1__14 
       (.I0(\curState_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \head[4]_i_1__21 
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0] ),
        .I4(\head_reg[0]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \is_present[0]_i_1__4 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[0]_95 ),
        .O(\is_present[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1__4 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[10]_85 ),
        .O(\is_present[10]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \is_present[11]_i_1__4 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[11]_84 ),
        .O(\is_present[11]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1__4 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[12]_83 ),
        .O(\is_present[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1__4 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[13]_82 ),
        .O(\is_present[13]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[14]_i_1__4 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[14]_81 ),
        .O(\is_present[14]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1__4 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[15]_80 ),
        .O(\is_present[15]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[1]_i_1__4 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[1]_94 ),
        .O(\is_present[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \is_present[2]_i_1__4 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[2]_93 ),
        .O(\is_present[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \is_present[3]_i_1__4 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_92 ),
        .O(\is_present[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \is_present[4]_i_1__4 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[4]_91 ),
        .O(\is_present[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[5]_i_1__4 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[5]_90 ),
        .O(\is_present[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1__4 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_89 ),
        .O(\is_present[6]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[7]_i_1__4 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[7]_88 ),
        .O(\is_present[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \is_present[8]_i_1__4 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[8]_87 ),
        .O(\is_present[8]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[9]_i_1__4 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[9]_86 ),
        .O(\is_present[9]_i_1__4_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1__4_n_0 ),
        .Q(\is_present_reg[0]_95 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1__4_n_0 ),
        .Q(\is_present_reg[10]_85 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1__4_n_0 ),
        .Q(\is_present_reg[11]_84 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1__4_n_0 ),
        .Q(\is_present_reg[12]_83 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1__4_n_0 ),
        .Q(\is_present_reg[13]_82 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1__4_n_0 ),
        .Q(\is_present_reg[14]_81 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1__4_n_0 ),
        .Q(\is_present_reg[15]_80 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1__4_n_0 ),
        .Q(\is_present_reg[1]_94 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1__4_n_0 ),
        .Q(\is_present_reg[2]_93 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1__4_n_0 ),
        .Q(\is_present_reg[3]_92 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1__4_n_0 ),
        .Q(\is_present_reg[4]_91 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1__4_n_0 ),
        .Q(\is_present_reg[5]_90 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1__4_n_0 ),
        .Q(\is_present_reg[6]_89 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1__4_n_0 ),
        .Q(\is_present_reg[7]_88 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1__4_n_0 ),
        .Q(\is_present_reg[8]_87 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1__4_n_0 ),
        .Q(\is_present_reg[9]_86 ),
        .R(\is_present_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[5]_i_10 
       (.I0(\is_present_reg[11]_84 ),
        .I1(\is_present_reg[10]_85 ),
        .I2(D[3]),
        .I3(\is_present_reg[9]_86 ),
        .I4(D[2]),
        .I5(\is_present_reg[8]_87 ),
        .O(\old_grant[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[5]_i_11 
       (.I0(\is_present_reg[15]_80 ),
        .I1(\is_present_reg[14]_81 ),
        .I2(D[3]),
        .I3(\is_present_reg[13]_82 ),
        .I4(D[2]),
        .I5(\is_present_reg[12]_83 ),
        .O(\old_grant[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[5]_i_12 
       (.I0(\is_present_reg[7]_88 ),
        .I1(\is_present_reg[6]_89 ),
        .I2(D[3]),
        .I3(\is_present_reg[5]_90 ),
        .I4(D[2]),
        .I5(\is_present_reg[4]_91 ),
        .O(\old_grant[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[5]_i_13 
       (.I0(\is_present_reg[3]_92 ),
        .I1(\is_present_reg[2]_93 ),
        .I2(D[3]),
        .I3(\is_present_reg[1]_94 ),
        .I4(D[2]),
        .I5(\is_present_reg[0]_95 ),
        .O(\old_grant[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \old_grant[5]_i_5 
       (.I0(curState),
        .I1(\old_grant[5]_i_6_n_0 ),
        .I2(\old_grant[5]_i_7_n_0 ),
        .I3(\old_grant_reg[5] ),
        .I4(FETCH_REC_Instr_valid),
        .I5(\old_grant_reg[5]_0 ),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \old_grant[5]_i_6 
       (.I0(hit1[3]),
        .I1(FETCH_REC_has_to_save_i_5__4_n_0),
        .O(\old_grant[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h303F303F50505F5F)) 
    \old_grant[5]_i_7 
       (.I0(\old_grant[5]_i_10_n_0 ),
        .I1(\old_grant[5]_i_11_n_0 ),
        .I2(D[5]),
        .I3(\old_grant[5]_i_12_n_0 ),
        .I4(\old_grant[5]_i_13_n_0 ),
        .I5(D[4]),
        .O(\old_grant[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \old_grant[6]_i_4 
       (.I0(\curState_reg[0]_0 ),
        .I1(\old_grant_reg[6] ),
        .I2(\old_grant_reg[6]_0 ),
        .I3(\old_grant_reg[6]_1 ),
        .I4(\old_grant_reg[6]_2 ),
        .I5(\old_grant_reg[6]_3 ),
        .O(\curState_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1__3
       (.I0(curState),
        .I1(\is_present_reg[0]_0 ),
        .O(tag_reg_0_15_0_4_i_1__3_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped_38
   (curState,
    \slv_reg4_reg[0] ,
    \curState_reg[0]_0 ,
    E,
    \curState_reg[0]_1 ,
    \curState_reg[0]_2 ,
    s00_axi_aclk_0,
    p_0_in,
    \curState_reg[0]_3 ,
    \curState_reg[0]_4 ,
    content_reg_0,
    content_reg_1,
    content_reg_2,
    content_reg_3,
    content_reg_4,
    content_reg_5,
    content_reg_6,
    content_reg_7,
    content_reg_8,
    content_reg_9,
    content_reg_10,
    content_reg_11,
    content_reg_12,
    content_reg_13,
    content_reg_14,
    content_reg_15,
    s00_axi_aclk,
    WEBWE,
    D,
    \memory\.data ,
    \old_grant_reg[4] ,
    FETCH_REC_Instr_valid,
    \old_grant_reg[4]_0 ,
    \curState_reg[0]_5 ,
    \curState_reg[0]_6 ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \old_grant_reg[5] ,
    \old_grant_reg[5]_0 ,
    \old_grant_reg[5]_1 ,
    \old_grant_reg[5]_2 ,
    \curState_reg[0]_7 );
  output [0:0]curState;
  output [0:0]\slv_reg4_reg[0] ;
  output \curState_reg[0]_0 ;
  output [0:0]E;
  output \curState_reg[0]_1 ;
  output [0:0]\curState_reg[0]_2 ;
  output s00_axi_aclk_0;
  output [0:0]p_0_in;
  output \curState_reg[0]_3 ;
  output \curState_reg[0]_4 ;
  output content_reg_0;
  output content_reg_1;
  output content_reg_2;
  output content_reg_3;
  output content_reg_4;
  output content_reg_5;
  output content_reg_6;
  output content_reg_7;
  output content_reg_8;
  output content_reg_9;
  output content_reg_10;
  output content_reg_11;
  output content_reg_12;
  output content_reg_13;
  output content_reg_14;
  output content_reg_15;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input \old_grant_reg[4] ;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[4]_0 ;
  input \curState_reg[0]_5 ;
  input \curState_reg[0]_6 ;
  input \head_reg[0] ;
  input \head_reg[0]_0 ;
  input \old_grant_reg[5] ;
  input \old_grant_reg[5]_0 ;
  input \old_grant_reg[5]_1 ;
  input \old_grant_reg[5]_2 ;
  input \curState_reg[0]_7 ;

  wire [7:0]D;
  wire [0:0]E;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_has_to_save_i_5__3_n_0;
  wire [0:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire content_reg_0;
  wire content_reg_1;
  wire content_reg_10;
  wire content_reg_11;
  wire content_reg_12;
  wire content_reg_13;
  wire content_reg_14;
  wire content_reg_15;
  wire content_reg_2;
  wire content_reg_3;
  wire content_reg_4;
  wire content_reg_5;
  wire content_reg_6;
  wire content_reg_7;
  wire content_reg_8;
  wire content_reg_9;
  wire [0:0]curState;
  wire \curState[0]_i_1__3_n_0 ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]\curState_reg[0]_2 ;
  wire \curState_reg[0]_3 ;
  wire \curState_reg[0]_4 ;
  wire \curState_reg[0]_5 ;
  wire \curState_reg[0]_6 ;
  wire \curState_reg[0]_7 ;
  wire [63:0]data_from_memory;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1__3_n_0 ;
  wire \is_present[10]_i_1__3_n_0 ;
  wire \is_present[11]_i_1__3_n_0 ;
  wire \is_present[12]_i_1__3_n_0 ;
  wire \is_present[13]_i_1__3_n_0 ;
  wire \is_present[14]_i_1__3_n_0 ;
  wire \is_present[15]_i_1__3_n_0 ;
  wire \is_present[1]_i_1__3_n_0 ;
  wire \is_present[2]_i_1__3_n_0 ;
  wire \is_present[3]_i_1__3_n_0 ;
  wire \is_present[4]_i_1__3_n_0 ;
  wire \is_present[5]_i_1__3_n_0 ;
  wire \is_present[6]_i_1__3_n_0 ;
  wire \is_present[7]_i_1__3_n_0 ;
  wire \is_present[8]_i_1__3_n_0 ;
  wire \is_present[9]_i_1__3_n_0 ;
  wire \is_present_reg[0]_79 ;
  wire \is_present_reg[10]_69 ;
  wire \is_present_reg[11]_68 ;
  wire \is_present_reg[12]_67 ;
  wire \is_present_reg[13]_66 ;
  wire \is_present_reg[14]_65 ;
  wire \is_present_reg[15]_64 ;
  wire \is_present_reg[1]_78 ;
  wire \is_present_reg[2]_77 ;
  wire \is_present_reg[3]_76 ;
  wire \is_present_reg[4]_75 ;
  wire \is_present_reg[5]_74 ;
  wire \is_present_reg[6]_73 ;
  wire \is_present_reg[7]_72 ;
  wire \is_present_reg[8]_71 ;
  wire \is_present_reg[9]_70 ;
  wire [63:0]\memory\.data ;
  wire \old_grant[4]_i_10_n_0 ;
  wire \old_grant[4]_i_11_n_0 ;
  wire \old_grant[4]_i_12_n_0 ;
  wire \old_grant[4]_i_13_n_0 ;
  wire \old_grant[4]_i_6_n_0 ;
  wire \old_grant[4]_i_7_n_0 ;
  wire \old_grant_reg[4] ;
  wire \old_grant_reg[4]_0 ;
  wire \old_grant_reg[5] ;
  wire \old_grant_reg[5]_0 ;
  wire \old_grant_reg[5]_1 ;
  wire \old_grant_reg[5]_2 ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aclk_0;
  wire [0:0]\slv_reg4_reg[0] ;
  wire tag_reg_0_15_0_4_i_1__2_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[0]_i_2__3 
       (.I0(data_from_memory[0]),
        .I1(data_from_memory[16]),
        .I2(data_from_memory[32]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[48]),
        .O(content_reg_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[10]_i_2__3 
       (.I0(data_from_memory[10]),
        .I1(data_from_memory[26]),
        .I2(data_from_memory[42]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[58]),
        .O(content_reg_10));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[11]_i_2__3 
       (.I0(data_from_memory[11]),
        .I1(data_from_memory[27]),
        .I2(data_from_memory[43]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[59]),
        .O(content_reg_11));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[12]_i_2__3 
       (.I0(data_from_memory[12]),
        .I1(data_from_memory[28]),
        .I2(data_from_memory[44]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[60]),
        .O(content_reg_12));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[13]_i_2__3 
       (.I0(data_from_memory[13]),
        .I1(data_from_memory[29]),
        .I2(data_from_memory[45]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[61]),
        .O(content_reg_13));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[14]_i_2__3 
       (.I0(data_from_memory[14]),
        .I1(data_from_memory[30]),
        .I2(data_from_memory[46]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[62]),
        .O(content_reg_14));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[15]_i_4__3 
       (.I0(data_from_memory[15]),
        .I1(data_from_memory[31]),
        .I2(data_from_memory[63]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[47]),
        .O(content_reg_15));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[1]_i_2__3 
       (.I0(data_from_memory[1]),
        .I1(data_from_memory[17]),
        .I2(data_from_memory[33]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[49]),
        .O(content_reg_1));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[2]_i_2__3 
       (.I0(data_from_memory[2]),
        .I1(data_from_memory[18]),
        .I2(data_from_memory[50]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[34]),
        .O(content_reg_2));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[3]_i_2__3 
       (.I0(data_from_memory[3]),
        .I1(data_from_memory[19]),
        .I2(data_from_memory[35]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[51]),
        .O(content_reg_3));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[4]_i_2__3 
       (.I0(data_from_memory[4]),
        .I1(data_from_memory[20]),
        .I2(data_from_memory[36]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[52]),
        .O(content_reg_4));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[5]_i_2__3 
       (.I0(data_from_memory[5]),
        .I1(data_from_memory[21]),
        .I2(data_from_memory[37]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[53]),
        .O(content_reg_5));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[6]_i_2__3 
       (.I0(data_from_memory[6]),
        .I1(data_from_memory[22]),
        .I2(data_from_memory[38]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[54]),
        .O(content_reg_6));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[7]_i_2__3 
       (.I0(data_from_memory[7]),
        .I1(data_from_memory[23]),
        .I2(data_from_memory[39]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[55]),
        .O(content_reg_7));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[8]_i_2__3 
       (.I0(data_from_memory[8]),
        .I1(data_from_memory[24]),
        .I2(data_from_memory[40]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[56]),
        .O(content_reg_8));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[9]_i_2__3 
       (.I0(data_from_memory[9]),
        .I1(data_from_memory[25]),
        .I2(data_from_memory[41]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[57]),
        .O(content_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h04)) 
    FETCH_REC_has_to_save_i_1__3
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .O(\curState_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h01)) 
    FETCH_REC_has_to_save_i_3__3
       (.I0(FETCH_REC_has_to_save_i_5__3_n_0),
        .I1(hit1[3]),
        .I2(\old_grant[4]_i_7_n_0 ),
        .O(s00_axi_aclk_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    FETCH_REC_has_to_save_i_5__3
       (.I0(hit1[4]),
        .I1(hit1[2]),
        .I2(D[7]),
        .I3(hit1[1]),
        .I4(hit1[0]),
        .I5(D[6]),
        .O(FETCH_REC_has_to_save_i_5__3_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1__3 
       (.I0(\curState_reg[0]_5 ),
        .I1(curState),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    content_reg_bram_0_i_18__17
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_18__18
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_5__2
       (.I0(\curState_reg[0]_5 ),
        .O(\slv_reg4_reg[0] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \curState[0]_i_1__3 
       (.I0(\curState_reg[0]_7 ),
        .I1(s00_axi_aclk_0),
        .I2(\curState_reg[0]_6 ),
        .I3(curState),
        .O(\curState[0]_i_1__3_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1__3_n_0 ),
        .Q(curState),
        .R(\curState_reg[0]_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \head[4]_i_1__13 
       (.I0(\curState_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \head[4]_i_1__20 
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0] ),
        .I4(\head_reg[0]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \is_present[0]_i_1__3 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[0]_79 ),
        .O(\is_present[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1__3 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[10]_69 ),
        .O(\is_present[10]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \is_present[11]_i_1__3 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[11]_68 ),
        .O(\is_present[11]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1__3 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[12]_67 ),
        .O(\is_present[12]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1__3 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[13]_66 ),
        .O(\is_present[13]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[14]_i_1__3 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[14]_65 ),
        .O(\is_present[14]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1__3 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[15]_64 ),
        .O(\is_present[15]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[1]_i_1__3 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[1]_78 ),
        .O(\is_present[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \is_present[2]_i_1__3 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[2]_77 ),
        .O(\is_present[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \is_present[3]_i_1__3 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_76 ),
        .O(\is_present[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \is_present[4]_i_1__3 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[4]_75 ),
        .O(\is_present[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[5]_i_1__3 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[5]_74 ),
        .O(\is_present[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1__3 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_73 ),
        .O(\is_present[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[7]_i_1__3 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[7]_72 ),
        .O(\is_present[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \is_present[8]_i_1__3 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[8]_71 ),
        .O(\is_present[8]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[9]_i_1__3 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[9]_70 ),
        .O(\is_present[9]_i_1__3_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1__3_n_0 ),
        .Q(\is_present_reg[0]_79 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1__3_n_0 ),
        .Q(\is_present_reg[10]_69 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1__3_n_0 ),
        .Q(\is_present_reg[11]_68 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1__3_n_0 ),
        .Q(\is_present_reg[12]_67 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1__3_n_0 ),
        .Q(\is_present_reg[13]_66 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1__3_n_0 ),
        .Q(\is_present_reg[14]_65 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1__3_n_0 ),
        .Q(\is_present_reg[15]_64 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1__3_n_0 ),
        .Q(\is_present_reg[1]_78 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1__3_n_0 ),
        .Q(\is_present_reg[2]_77 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1__3_n_0 ),
        .Q(\is_present_reg[3]_76 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1__3_n_0 ),
        .Q(\is_present_reg[4]_75 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1__3_n_0 ),
        .Q(\is_present_reg[5]_74 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1__3_n_0 ),
        .Q(\is_present_reg[6]_73 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1__3_n_0 ),
        .Q(\is_present_reg[7]_72 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1__3_n_0 ),
        .Q(\is_present_reg[8]_71 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1__3_n_0 ),
        .Q(\is_present_reg[9]_70 ),
        .R(\curState_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[4]_i_10 
       (.I0(\is_present_reg[11]_68 ),
        .I1(\is_present_reg[10]_69 ),
        .I2(D[3]),
        .I3(\is_present_reg[9]_70 ),
        .I4(D[2]),
        .I5(\is_present_reg[8]_71 ),
        .O(\old_grant[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[4]_i_11 
       (.I0(\is_present_reg[15]_64 ),
        .I1(\is_present_reg[14]_65 ),
        .I2(D[3]),
        .I3(\is_present_reg[13]_66 ),
        .I4(D[2]),
        .I5(\is_present_reg[12]_67 ),
        .O(\old_grant[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[4]_i_12 
       (.I0(\is_present_reg[7]_72 ),
        .I1(\is_present_reg[6]_73 ),
        .I2(D[3]),
        .I3(\is_present_reg[5]_74 ),
        .I4(D[2]),
        .I5(\is_present_reg[4]_75 ),
        .O(\old_grant[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[4]_i_13 
       (.I0(\is_present_reg[3]_76 ),
        .I1(\is_present_reg[2]_77 ),
        .I2(D[3]),
        .I3(\is_present_reg[1]_78 ),
        .I4(D[2]),
        .I5(\is_present_reg[0]_79 ),
        .O(\old_grant[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \old_grant[4]_i_5 
       (.I0(curState),
        .I1(\old_grant[4]_i_6_n_0 ),
        .I2(\old_grant[4]_i_7_n_0 ),
        .I3(\old_grant_reg[4] ),
        .I4(FETCH_REC_Instr_valid),
        .I5(\old_grant_reg[4]_0 ),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \old_grant[4]_i_6 
       (.I0(hit1[3]),
        .I1(FETCH_REC_has_to_save_i_5__3_n_0),
        .O(\old_grant[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h303F303F50505F5F)) 
    \old_grant[4]_i_7 
       (.I0(\old_grant[4]_i_10_n_0 ),
        .I1(\old_grant[4]_i_11_n_0 ),
        .I2(D[5]),
        .I3(\old_grant[4]_i_12_n_0 ),
        .I4(\old_grant[4]_i_13_n_0 ),
        .I5(D[4]),
        .O(\old_grant[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \old_grant[5]_i_4 
       (.I0(\curState_reg[0]_0 ),
        .I1(\old_grant_reg[5] ),
        .I2(\old_grant_reg[5]_0 ),
        .I3(\old_grant_reg[5]_1 ),
        .I4(\old_grant_reg[5]_2 ),
        .O(\curState_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1__2
       (.I0(curState),
        .I1(\curState_reg[0]_5 ),
        .O(tag_reg_0_15_0_4_i_1__2_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped_51
   (curState,
    WEBWE,
    \curState_reg[0]_0 ,
    E,
    \curState_reg[0]_1 ,
    \curState_reg[0]_2 ,
    s00_axi_aclk_0,
    p_0_in,
    \curState_reg[0]_3 ,
    \curState_reg[0]_4 ,
    content_reg_0,
    content_reg_1,
    content_reg_2,
    content_reg_3,
    content_reg_4,
    content_reg_5,
    content_reg_6,
    content_reg_7,
    content_reg_8,
    content_reg_9,
    content_reg_10,
    content_reg_11,
    content_reg_12,
    content_reg_13,
    content_reg_14,
    content_reg_15,
    s00_axi_aclk,
    content_reg_16,
    D,
    \memory\.data ,
    \old_grant_reg[3] ,
    FETCH_REC_Instr_valid,
    \old_grant_reg[3]_0 ,
    \is_present_reg[0]_0 ,
    \curState_reg[0]_5 ,
    \head_reg[0] ,
    cur_is_even_character,
    \old_grant_reg[4] ,
    \old_grant_reg[4]_0 ,
    \old_grant_reg[4]_1 ,
    \curState_reg[0]_6 );
  output [0:0]curState;
  output [0:0]WEBWE;
  output \curState_reg[0]_0 ;
  output [0:0]E;
  output \curState_reg[0]_1 ;
  output [0:0]\curState_reg[0]_2 ;
  output s00_axi_aclk_0;
  output [0:0]p_0_in;
  output \curState_reg[0]_3 ;
  output \curState_reg[0]_4 ;
  output content_reg_0;
  output content_reg_1;
  output content_reg_2;
  output content_reg_3;
  output content_reg_4;
  output content_reg_5;
  output content_reg_6;
  output content_reg_7;
  output content_reg_8;
  output content_reg_9;
  output content_reg_10;
  output content_reg_11;
  output content_reg_12;
  output content_reg_13;
  output content_reg_14;
  output content_reg_15;
  input s00_axi_aclk;
  input [0:0]content_reg_16;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input \old_grant_reg[3] ;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[3]_0 ;
  input \is_present_reg[0]_0 ;
  input \curState_reg[0]_5 ;
  input \head_reg[0] ;
  input cur_is_even_character;
  input \old_grant_reg[4] ;
  input \old_grant_reg[4]_0 ;
  input \old_grant_reg[4]_1 ;
  input \curState_reg[0]_6 ;

  wire [7:0]D;
  wire [0:0]E;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_has_to_save_i_5__2_n_0;
  wire [0:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire content_reg_0;
  wire content_reg_1;
  wire content_reg_10;
  wire content_reg_11;
  wire content_reg_12;
  wire content_reg_13;
  wire content_reg_14;
  wire content_reg_15;
  wire [0:0]content_reg_16;
  wire content_reg_2;
  wire content_reg_3;
  wire content_reg_4;
  wire content_reg_5;
  wire content_reg_6;
  wire content_reg_7;
  wire content_reg_8;
  wire content_reg_9;
  wire [0:0]curState;
  wire \curState[0]_i_1__2_n_0 ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]\curState_reg[0]_2 ;
  wire \curState_reg[0]_3 ;
  wire \curState_reg[0]_4 ;
  wire \curState_reg[0]_5 ;
  wire \curState_reg[0]_6 ;
  wire cur_is_even_character;
  wire [63:0]data_from_memory;
  wire \head_reg[0] ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1__2_n_0 ;
  wire \is_present[10]_i_1__2_n_0 ;
  wire \is_present[11]_i_1__2_n_0 ;
  wire \is_present[12]_i_1__2_n_0 ;
  wire \is_present[13]_i_1__2_n_0 ;
  wire \is_present[14]_i_1__2_n_0 ;
  wire \is_present[15]_i_1__2_n_0 ;
  wire \is_present[1]_i_1__2_n_0 ;
  wire \is_present[2]_i_1__2_n_0 ;
  wire \is_present[3]_i_1__2_n_0 ;
  wire \is_present[4]_i_1__2_n_0 ;
  wire \is_present[5]_i_1__2_n_0 ;
  wire \is_present[6]_i_1__2_n_0 ;
  wire \is_present[7]_i_1__2_n_0 ;
  wire \is_present[8]_i_1__2_n_0 ;
  wire \is_present[9]_i_1__2_n_0 ;
  wire \is_present_reg[0]_0 ;
  wire \is_present_reg[0]_63 ;
  wire \is_present_reg[10]_53 ;
  wire \is_present_reg[11]_52 ;
  wire \is_present_reg[12]_51 ;
  wire \is_present_reg[13]_50 ;
  wire \is_present_reg[14]_49 ;
  wire \is_present_reg[15]_48 ;
  wire \is_present_reg[1]_62 ;
  wire \is_present_reg[2]_61 ;
  wire \is_present_reg[3]_60 ;
  wire \is_present_reg[4]_59 ;
  wire \is_present_reg[5]_58 ;
  wire \is_present_reg[6]_57 ;
  wire \is_present_reg[7]_56 ;
  wire \is_present_reg[8]_55 ;
  wire \is_present_reg[9]_54 ;
  wire [63:0]\memory\.data ;
  wire \old_grant[3]_i_11_n_0 ;
  wire \old_grant[3]_i_12_n_0 ;
  wire \old_grant[3]_i_13_n_0 ;
  wire \old_grant[3]_i_14_n_0 ;
  wire \old_grant[3]_i_7_n_0 ;
  wire \old_grant[3]_i_8_n_0 ;
  wire \old_grant_reg[3] ;
  wire \old_grant_reg[3]_0 ;
  wire \old_grant_reg[4] ;
  wire \old_grant_reg[4]_0 ;
  wire \old_grant_reg[4]_1 ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aclk_0;
  wire tag_reg_0_15_0_4_i_1__1_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[0]_i_2__2 
       (.I0(data_from_memory[0]),
        .I1(data_from_memory[16]),
        .I2(data_from_memory[32]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[48]),
        .O(content_reg_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[10]_i_2__2 
       (.I0(data_from_memory[10]),
        .I1(data_from_memory[26]),
        .I2(data_from_memory[42]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[58]),
        .O(content_reg_10));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[11]_i_2__2 
       (.I0(data_from_memory[11]),
        .I1(data_from_memory[27]),
        .I2(data_from_memory[43]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[59]),
        .O(content_reg_11));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[12]_i_2__2 
       (.I0(data_from_memory[12]),
        .I1(data_from_memory[28]),
        .I2(data_from_memory[44]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[60]),
        .O(content_reg_12));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[13]_i_2__2 
       (.I0(data_from_memory[13]),
        .I1(data_from_memory[29]),
        .I2(data_from_memory[45]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[61]),
        .O(content_reg_13));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[14]_i_2__2 
       (.I0(data_from_memory[14]),
        .I1(data_from_memory[30]),
        .I2(data_from_memory[46]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[62]),
        .O(content_reg_14));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[15]_i_4__2 
       (.I0(data_from_memory[15]),
        .I1(data_from_memory[31]),
        .I2(data_from_memory[63]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[47]),
        .O(content_reg_15));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[1]_i_2__2 
       (.I0(data_from_memory[1]),
        .I1(data_from_memory[17]),
        .I2(data_from_memory[33]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[49]),
        .O(content_reg_1));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[2]_i_2__2 
       (.I0(data_from_memory[2]),
        .I1(data_from_memory[18]),
        .I2(data_from_memory[50]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[34]),
        .O(content_reg_2));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[3]_i_2__2 
       (.I0(data_from_memory[3]),
        .I1(data_from_memory[19]),
        .I2(data_from_memory[35]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[51]),
        .O(content_reg_3));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[4]_i_2__2 
       (.I0(data_from_memory[4]),
        .I1(data_from_memory[20]),
        .I2(data_from_memory[36]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[52]),
        .O(content_reg_4));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[5]_i_2__2 
       (.I0(data_from_memory[5]),
        .I1(data_from_memory[21]),
        .I2(data_from_memory[37]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[53]),
        .O(content_reg_5));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[6]_i_2__2 
       (.I0(data_from_memory[6]),
        .I1(data_from_memory[22]),
        .I2(data_from_memory[38]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[54]),
        .O(content_reg_6));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[7]_i_2__2 
       (.I0(data_from_memory[7]),
        .I1(data_from_memory[23]),
        .I2(data_from_memory[39]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[55]),
        .O(content_reg_7));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[8]_i_2__2 
       (.I0(data_from_memory[8]),
        .I1(data_from_memory[24]),
        .I2(data_from_memory[40]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[56]),
        .O(content_reg_8));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[9]_i_2__2 
       (.I0(data_from_memory[9]),
        .I1(data_from_memory[25]),
        .I2(data_from_memory[41]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[57]),
        .O(content_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h04)) 
    FETCH_REC_has_to_save_i_1__2
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .O(\curState_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h01)) 
    FETCH_REC_has_to_save_i_3__2
       (.I0(FETCH_REC_has_to_save_i_5__2_n_0),
        .I1(hit1[3]),
        .I2(\old_grant[3]_i_8_n_0 ),
        .O(s00_axi_aclk_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    FETCH_REC_has_to_save_i_5__2
       (.I0(hit1[4]),
        .I1(hit1[2]),
        .I2(D[7]),
        .I3(hit1[1]),
        .I4(hit1[0]),
        .I5(D[6]),
        .O(FETCH_REC_has_to_save_i_5__2_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1__2 
       (.I0(\is_present_reg[0]_0 ),
        .I1(curState),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(content_reg_16),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,content_reg_16}));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    content_reg_bram_0_i_18__15
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(cur_is_even_character),
        .O(\curState_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_18__16
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(cur_is_even_character),
        .O(\curState_reg[0]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_5__1
       (.I0(\is_present_reg[0]_0 ),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h0001)) 
    \curState[0]_i_1__2 
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(\curState_reg[0]_5 ),
        .I3(curState),
        .O(\curState[0]_i_1__2_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1__2_n_0 ),
        .Q(curState),
        .R(\is_present_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \head[4]_i_1__12 
       (.I0(\curState_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \head[4]_i_1__19 
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0] ),
        .I4(cur_is_even_character),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \is_present[0]_i_1__2 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[0]_63 ),
        .O(\is_present[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1__2 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[10]_53 ),
        .O(\is_present[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \is_present[11]_i_1__2 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[11]_52 ),
        .O(\is_present[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1__2 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[12]_51 ),
        .O(\is_present[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1__2 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[13]_50 ),
        .O(\is_present[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[14]_i_1__2 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[14]_49 ),
        .O(\is_present[14]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1__2 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[15]_48 ),
        .O(\is_present[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[1]_i_1__2 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[1]_62 ),
        .O(\is_present[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \is_present[2]_i_1__2 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[2]_61 ),
        .O(\is_present[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \is_present[3]_i_1__2 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_60 ),
        .O(\is_present[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \is_present[4]_i_1__2 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[4]_59 ),
        .O(\is_present[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[5]_i_1__2 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[5]_58 ),
        .O(\is_present[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1__2 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_57 ),
        .O(\is_present[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[7]_i_1__2 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[7]_56 ),
        .O(\is_present[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \is_present[8]_i_1__2 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[8]_55 ),
        .O(\is_present[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[9]_i_1__2 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[9]_54 ),
        .O(\is_present[9]_i_1__2_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1__2_n_0 ),
        .Q(\is_present_reg[0]_63 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1__2_n_0 ),
        .Q(\is_present_reg[10]_53 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1__2_n_0 ),
        .Q(\is_present_reg[11]_52 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1__2_n_0 ),
        .Q(\is_present_reg[12]_51 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1__2_n_0 ),
        .Q(\is_present_reg[13]_50 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1__2_n_0 ),
        .Q(\is_present_reg[14]_49 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1__2_n_0 ),
        .Q(\is_present_reg[15]_48 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1__2_n_0 ),
        .Q(\is_present_reg[1]_62 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1__2_n_0 ),
        .Q(\is_present_reg[2]_61 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1__2_n_0 ),
        .Q(\is_present_reg[3]_60 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1__2_n_0 ),
        .Q(\is_present_reg[4]_59 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1__2_n_0 ),
        .Q(\is_present_reg[5]_58 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1__2_n_0 ),
        .Q(\is_present_reg[6]_57 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1__2_n_0 ),
        .Q(\is_present_reg[7]_56 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1__2_n_0 ),
        .Q(\is_present_reg[8]_55 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1__2_n_0 ),
        .Q(\is_present_reg[9]_54 ),
        .R(\is_present_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[3]_i_11 
       (.I0(\is_present_reg[11]_52 ),
        .I1(\is_present_reg[10]_53 ),
        .I2(D[3]),
        .I3(\is_present_reg[9]_54 ),
        .I4(D[2]),
        .I5(\is_present_reg[8]_55 ),
        .O(\old_grant[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[3]_i_12 
       (.I0(\is_present_reg[15]_48 ),
        .I1(\is_present_reg[14]_49 ),
        .I2(D[3]),
        .I3(\is_present_reg[13]_50 ),
        .I4(D[2]),
        .I5(\is_present_reg[12]_51 ),
        .O(\old_grant[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[3]_i_13 
       (.I0(\is_present_reg[7]_56 ),
        .I1(\is_present_reg[6]_57 ),
        .I2(D[3]),
        .I3(\is_present_reg[5]_58 ),
        .I4(D[2]),
        .I5(\is_present_reg[4]_59 ),
        .O(\old_grant[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[3]_i_14 
       (.I0(\is_present_reg[3]_60 ),
        .I1(\is_present_reg[2]_61 ),
        .I2(D[3]),
        .I3(\is_present_reg[1]_62 ),
        .I4(D[2]),
        .I5(\is_present_reg[0]_63 ),
        .O(\old_grant[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \old_grant[3]_i_6 
       (.I0(curState),
        .I1(\old_grant[3]_i_7_n_0 ),
        .I2(\old_grant[3]_i_8_n_0 ),
        .I3(\old_grant_reg[3] ),
        .I4(FETCH_REC_Instr_valid),
        .I5(\old_grant_reg[3]_0 ),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \old_grant[3]_i_7 
       (.I0(hit1[3]),
        .I1(FETCH_REC_has_to_save_i_5__2_n_0),
        .O(\old_grant[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h303F303F50505F5F)) 
    \old_grant[3]_i_8 
       (.I0(\old_grant[3]_i_11_n_0 ),
        .I1(\old_grant[3]_i_12_n_0 ),
        .I2(D[5]),
        .I3(\old_grant[3]_i_13_n_0 ),
        .I4(\old_grant[3]_i_14_n_0 ),
        .I5(D[4]),
        .O(\old_grant[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[4]_i_4 
       (.I0(\curState_reg[0]_0 ),
        .I1(\old_grant_reg[4] ),
        .I2(\old_grant_reg[4]_0 ),
        .I3(\old_grant_reg[4]_1 ),
        .O(\curState_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1__1
       (.I0(curState),
        .I1(\is_present_reg[0]_0 ),
        .O(tag_reg_0_15_0_4_i_1__1_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped_64
   (curState,
    \slv_reg4_reg[0] ,
    \curState_reg[0]_0 ,
    E,
    \curState_reg[0]_1 ,
    \curState_reg[0]_2 ,
    s00_axi_aclk_0,
    p_0_in,
    \curState_reg[0]_3 ,
    \curState_reg[0]_4 ,
    content_reg_0,
    content_reg_1,
    content_reg_2,
    content_reg_3,
    content_reg_4,
    content_reg_5,
    content_reg_6,
    content_reg_7,
    content_reg_8,
    content_reg_9,
    content_reg_10,
    content_reg_11,
    content_reg_12,
    content_reg_13,
    content_reg_14,
    content_reg_15,
    s00_axi_aclk,
    WEBWE,
    D,
    \memory\.data ,
    \old_grant_reg[2] ,
    FETCH_REC_Instr_valid,
    \old_grant_reg[2]_0 ,
    \curState_reg[0]_5 ,
    \curState_reg[0]_6 ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \old_grant_reg[3] ,
    \old_grant_reg[3]_0 ,
    \curState_reg[0]_7 );
  output [0:0]curState;
  output [0:0]\slv_reg4_reg[0] ;
  output \curState_reg[0]_0 ;
  output [0:0]E;
  output \curState_reg[0]_1 ;
  output [0:0]\curState_reg[0]_2 ;
  output s00_axi_aclk_0;
  output [0:0]p_0_in;
  output \curState_reg[0]_3 ;
  output \curState_reg[0]_4 ;
  output content_reg_0;
  output content_reg_1;
  output content_reg_2;
  output content_reg_3;
  output content_reg_4;
  output content_reg_5;
  output content_reg_6;
  output content_reg_7;
  output content_reg_8;
  output content_reg_9;
  output content_reg_10;
  output content_reg_11;
  output content_reg_12;
  output content_reg_13;
  output content_reg_14;
  output content_reg_15;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input \old_grant_reg[2] ;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[2]_0 ;
  input \curState_reg[0]_5 ;
  input \curState_reg[0]_6 ;
  input \head_reg[0] ;
  input \head_reg[0]_0 ;
  input \old_grant_reg[3] ;
  input \old_grant_reg[3]_0 ;
  input \curState_reg[0]_7 ;

  wire [7:0]D;
  wire [0:0]E;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_has_to_save_i_5__1_n_0;
  wire [0:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire content_reg_0;
  wire content_reg_1;
  wire content_reg_10;
  wire content_reg_11;
  wire content_reg_12;
  wire content_reg_13;
  wire content_reg_14;
  wire content_reg_15;
  wire content_reg_2;
  wire content_reg_3;
  wire content_reg_4;
  wire content_reg_5;
  wire content_reg_6;
  wire content_reg_7;
  wire content_reg_8;
  wire content_reg_9;
  wire [0:0]curState;
  wire \curState[0]_i_1__1_n_0 ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]\curState_reg[0]_2 ;
  wire \curState_reg[0]_3 ;
  wire \curState_reg[0]_4 ;
  wire \curState_reg[0]_5 ;
  wire \curState_reg[0]_6 ;
  wire \curState_reg[0]_7 ;
  wire [63:0]data_from_memory;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1__1_n_0 ;
  wire \is_present[10]_i_1__1_n_0 ;
  wire \is_present[11]_i_1__1_n_0 ;
  wire \is_present[12]_i_1__1_n_0 ;
  wire \is_present[13]_i_1__1_n_0 ;
  wire \is_present[14]_i_1__1_n_0 ;
  wire \is_present[15]_i_1__1_n_0 ;
  wire \is_present[1]_i_1__1_n_0 ;
  wire \is_present[2]_i_1__1_n_0 ;
  wire \is_present[3]_i_1__1_n_0 ;
  wire \is_present[4]_i_1__1_n_0 ;
  wire \is_present[5]_i_1__1_n_0 ;
  wire \is_present[6]_i_1__1_n_0 ;
  wire \is_present[7]_i_1__1_n_0 ;
  wire \is_present[8]_i_1__1_n_0 ;
  wire \is_present[9]_i_1__1_n_0 ;
  wire \is_present_reg[0]_47 ;
  wire \is_present_reg[10]_37 ;
  wire \is_present_reg[11]_36 ;
  wire \is_present_reg[12]_35 ;
  wire \is_present_reg[13]_34 ;
  wire \is_present_reg[14]_33 ;
  wire \is_present_reg[15]_32 ;
  wire \is_present_reg[1]_46 ;
  wire \is_present_reg[2]_45 ;
  wire \is_present_reg[3]_44 ;
  wire \is_present_reg[4]_43 ;
  wire \is_present_reg[5]_42 ;
  wire \is_present_reg[6]_41 ;
  wire \is_present_reg[7]_40 ;
  wire \is_present_reg[8]_39 ;
  wire \is_present_reg[9]_38 ;
  wire [63:0]\memory\.data ;
  wire \old_grant[2]_i_10_n_0 ;
  wire \old_grant[2]_i_11_n_0 ;
  wire \old_grant[2]_i_4_n_0 ;
  wire \old_grant[2]_i_5_n_0 ;
  wire \old_grant[2]_i_8_n_0 ;
  wire \old_grant[2]_i_9_n_0 ;
  wire \old_grant_reg[2] ;
  wire \old_grant_reg[2]_0 ;
  wire \old_grant_reg[3] ;
  wire \old_grant_reg[3]_0 ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aclk_0;
  wire [0:0]\slv_reg4_reg[0] ;
  wire tag_reg_0_15_0_4_i_1__0_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[0]_i_2__1 
       (.I0(data_from_memory[0]),
        .I1(data_from_memory[16]),
        .I2(data_from_memory[32]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[48]),
        .O(content_reg_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[10]_i_2__1 
       (.I0(data_from_memory[10]),
        .I1(data_from_memory[26]),
        .I2(data_from_memory[42]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[58]),
        .O(content_reg_10));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[11]_i_2__1 
       (.I0(data_from_memory[11]),
        .I1(data_from_memory[27]),
        .I2(data_from_memory[43]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[59]),
        .O(content_reg_11));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[12]_i_2__1 
       (.I0(data_from_memory[12]),
        .I1(data_from_memory[28]),
        .I2(data_from_memory[44]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[60]),
        .O(content_reg_12));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[13]_i_2__1 
       (.I0(data_from_memory[13]),
        .I1(data_from_memory[29]),
        .I2(data_from_memory[45]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[61]),
        .O(content_reg_13));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[14]_i_2__1 
       (.I0(data_from_memory[14]),
        .I1(data_from_memory[30]),
        .I2(data_from_memory[46]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[62]),
        .O(content_reg_14));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[15]_i_4__1 
       (.I0(data_from_memory[15]),
        .I1(data_from_memory[31]),
        .I2(data_from_memory[63]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[47]),
        .O(content_reg_15));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[1]_i_2__1 
       (.I0(data_from_memory[1]),
        .I1(data_from_memory[17]),
        .I2(data_from_memory[33]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[49]),
        .O(content_reg_1));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[2]_i_2__1 
       (.I0(data_from_memory[2]),
        .I1(data_from_memory[18]),
        .I2(data_from_memory[50]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[34]),
        .O(content_reg_2));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[3]_i_2__1 
       (.I0(data_from_memory[3]),
        .I1(data_from_memory[19]),
        .I2(data_from_memory[35]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[51]),
        .O(content_reg_3));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[4]_i_2__1 
       (.I0(data_from_memory[4]),
        .I1(data_from_memory[20]),
        .I2(data_from_memory[36]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[52]),
        .O(content_reg_4));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[5]_i_2__1 
       (.I0(data_from_memory[5]),
        .I1(data_from_memory[21]),
        .I2(data_from_memory[37]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[53]),
        .O(content_reg_5));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[6]_i_2__1 
       (.I0(data_from_memory[6]),
        .I1(data_from_memory[22]),
        .I2(data_from_memory[38]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[54]),
        .O(content_reg_6));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[7]_i_2__1 
       (.I0(data_from_memory[7]),
        .I1(data_from_memory[23]),
        .I2(data_from_memory[39]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[55]),
        .O(content_reg_7));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[8]_i_2__1 
       (.I0(data_from_memory[8]),
        .I1(data_from_memory[24]),
        .I2(data_from_memory[40]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[56]),
        .O(content_reg_8));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[9]_i_2__1 
       (.I0(data_from_memory[9]),
        .I1(data_from_memory[25]),
        .I2(data_from_memory[41]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[57]),
        .O(content_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    FETCH_REC_has_to_save_i_1__1
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .O(\curState_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h01)) 
    FETCH_REC_has_to_save_i_3__1
       (.I0(FETCH_REC_has_to_save_i_5__1_n_0),
        .I1(hit1[3]),
        .I2(\old_grant[2]_i_5_n_0 ),
        .O(s00_axi_aclk_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    FETCH_REC_has_to_save_i_5__1
       (.I0(hit1[4]),
        .I1(hit1[2]),
        .I2(D[7]),
        .I3(hit1[1]),
        .I4(hit1[0]),
        .I5(D[6]),
        .O(FETCH_REC_has_to_save_i_5__1_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1__1 
       (.I0(\curState_reg[0]_5 ),
        .I1(curState),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] ,\slv_reg4_reg[0] }));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    content_reg_bram_0_i_18__13
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_18__14
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_5__0
       (.I0(\curState_reg[0]_5 ),
        .O(\slv_reg4_reg[0] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \curState[0]_i_1__1 
       (.I0(\curState_reg[0]_7 ),
        .I1(s00_axi_aclk_0),
        .I2(\curState_reg[0]_6 ),
        .I3(curState),
        .O(\curState[0]_i_1__1_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1__1_n_0 ),
        .Q(curState),
        .R(\curState_reg[0]_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \head[4]_i_1__11 
       (.I0(\curState_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \head[4]_i_1__18 
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0] ),
        .I4(\head_reg[0]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \is_present[0]_i_1__1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[0]_47 ),
        .O(\is_present[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1__1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[10]_37 ),
        .O(\is_present[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \is_present[11]_i_1__1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[11]_36 ),
        .O(\is_present[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1__1 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[12]_35 ),
        .O(\is_present[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1__1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[13]_34 ),
        .O(\is_present[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[14]_i_1__1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[14]_33 ),
        .O(\is_present[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1__1 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[15]_32 ),
        .O(\is_present[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[1]_i_1__1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[1]_46 ),
        .O(\is_present[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \is_present[2]_i_1__1 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[2]_45 ),
        .O(\is_present[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \is_present[3]_i_1__1 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_44 ),
        .O(\is_present[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \is_present[4]_i_1__1 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[4]_43 ),
        .O(\is_present[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[5]_i_1__1 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[5]_42 ),
        .O(\is_present[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1__1 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_41 ),
        .O(\is_present[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[7]_i_1__1 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[7]_40 ),
        .O(\is_present[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \is_present[8]_i_1__1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[8]_39 ),
        .O(\is_present[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[9]_i_1__1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[9]_38 ),
        .O(\is_present[9]_i_1__1_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1__1_n_0 ),
        .Q(\is_present_reg[0]_47 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1__1_n_0 ),
        .Q(\is_present_reg[10]_37 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1__1_n_0 ),
        .Q(\is_present_reg[11]_36 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1__1_n_0 ),
        .Q(\is_present_reg[12]_35 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1__1_n_0 ),
        .Q(\is_present_reg[13]_34 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1__1_n_0 ),
        .Q(\is_present_reg[14]_33 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1__1_n_0 ),
        .Q(\is_present_reg[15]_32 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1__1_n_0 ),
        .Q(\is_present_reg[1]_46 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1__1_n_0 ),
        .Q(\is_present_reg[2]_45 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1__1_n_0 ),
        .Q(\is_present_reg[3]_44 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1__1_n_0 ),
        .Q(\is_present_reg[4]_43 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1__1_n_0 ),
        .Q(\is_present_reg[5]_42 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1__1_n_0 ),
        .Q(\is_present_reg[6]_41 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1__1_n_0 ),
        .Q(\is_present_reg[7]_40 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1__1_n_0 ),
        .Q(\is_present_reg[8]_39 ),
        .R(\curState_reg[0]_5 ));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1__1_n_0 ),
        .Q(\is_present_reg[9]_38 ),
        .R(\curState_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[2]_i_10 
       (.I0(\is_present_reg[7]_40 ),
        .I1(\is_present_reg[6]_41 ),
        .I2(D[3]),
        .I3(\is_present_reg[5]_42 ),
        .I4(D[2]),
        .I5(\is_present_reg[4]_43 ),
        .O(\old_grant[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[2]_i_11 
       (.I0(\is_present_reg[3]_44 ),
        .I1(\is_present_reg[2]_45 ),
        .I2(D[3]),
        .I3(\is_present_reg[1]_46 ),
        .I4(D[2]),
        .I5(\is_present_reg[0]_47 ),
        .O(\old_grant[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \old_grant[2]_i_3 
       (.I0(curState),
        .I1(\old_grant[2]_i_4_n_0 ),
        .I2(\old_grant[2]_i_5_n_0 ),
        .I3(\old_grant_reg[2] ),
        .I4(FETCH_REC_Instr_valid),
        .I5(\old_grant_reg[2]_0 ),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \old_grant[2]_i_4 
       (.I0(hit1[3]),
        .I1(FETCH_REC_has_to_save_i_5__1_n_0),
        .O(\old_grant[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h303F303F50505F5F)) 
    \old_grant[2]_i_5 
       (.I0(\old_grant[2]_i_8_n_0 ),
        .I1(\old_grant[2]_i_9_n_0 ),
        .I2(D[5]),
        .I3(\old_grant[2]_i_10_n_0 ),
        .I4(\old_grant[2]_i_11_n_0 ),
        .I5(D[4]),
        .O(\old_grant[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[2]_i_8 
       (.I0(\is_present_reg[11]_36 ),
        .I1(\is_present_reg[10]_37 ),
        .I2(D[3]),
        .I3(\is_present_reg[9]_38 ),
        .I4(D[2]),
        .I5(\is_present_reg[8]_39 ),
        .O(\old_grant[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[2]_i_9 
       (.I0(\is_present_reg[15]_32 ),
        .I1(\is_present_reg[14]_33 ),
        .I2(D[3]),
        .I3(\is_present_reg[13]_34 ),
        .I4(D[2]),
        .I5(\is_present_reg[12]_35 ),
        .O(\old_grant[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \old_grant[3]_i_5 
       (.I0(\curState_reg[0]_0 ),
        .I1(\old_grant_reg[3] ),
        .I2(\old_grant_reg[3]_0 ),
        .O(\curState_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1__0
       (.I0(curState),
        .I1(\curState_reg[0]_5 ),
        .O(tag_reg_0_15_0_4_i_1__0_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped_77
   (WEBWE,
    curState,
    \curState_reg[0]_0 ,
    E,
    \curState_reg[0]_1 ,
    \curState_reg[0]_2 ,
    s00_axi_aclk_0,
    p_0_in,
    \curState_reg[0]_3 ,
    \curState_reg[0]_4 ,
    content_reg_0,
    content_reg_1,
    content_reg_2,
    content_reg_3,
    content_reg_4,
    content_reg_5,
    content_reg_6,
    content_reg_7,
    content_reg_8,
    content_reg_9,
    content_reg_10,
    content_reg_11,
    content_reg_12,
    content_reg_13,
    content_reg_14,
    content_reg_15,
    s00_axi_aclk,
    D,
    \memory\.data ,
    \old_grant_reg[1] ,
    FETCH_REC_Instr_valid,
    \old_grant_reg[1]_0 ,
    \is_present_reg[0]_0 ,
    \curState_reg[0]_5 ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \old_grant_reg[2] ,
    \curState_reg[0]_6 );
  output [0:0]WEBWE;
  output [0:0]curState;
  output \curState_reg[0]_0 ;
  output [0:0]E;
  output \curState_reg[0]_1 ;
  output [0:0]\curState_reg[0]_2 ;
  output s00_axi_aclk_0;
  output [0:0]p_0_in;
  output \curState_reg[0]_3 ;
  output \curState_reg[0]_4 ;
  output content_reg_0;
  output content_reg_1;
  output content_reg_2;
  output content_reg_3;
  output content_reg_4;
  output content_reg_5;
  output content_reg_6;
  output content_reg_7;
  output content_reg_8;
  output content_reg_9;
  output content_reg_10;
  output content_reg_11;
  output content_reg_12;
  output content_reg_13;
  output content_reg_14;
  output content_reg_15;
  input s00_axi_aclk;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input \old_grant_reg[1] ;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[1]_0 ;
  input \is_present_reg[0]_0 ;
  input \curState_reg[0]_5 ;
  input \head_reg[0] ;
  input \head_reg[0]_0 ;
  input \old_grant_reg[2] ;
  input \curState_reg[0]_6 ;

  wire [7:0]D;
  wire [0:0]E;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_has_to_save_i_5__0_n_0;
  wire [0:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire content_reg_0;
  wire content_reg_1;
  wire content_reg_10;
  wire content_reg_11;
  wire content_reg_12;
  wire content_reg_13;
  wire content_reg_14;
  wire content_reg_15;
  wire content_reg_2;
  wire content_reg_3;
  wire content_reg_4;
  wire content_reg_5;
  wire content_reg_6;
  wire content_reg_7;
  wire content_reg_8;
  wire content_reg_9;
  wire [0:0]curState;
  wire \curState[0]_i_1__0_n_0 ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]\curState_reg[0]_2 ;
  wire \curState_reg[0]_3 ;
  wire \curState_reg[0]_4 ;
  wire \curState_reg[0]_5 ;
  wire \curState_reg[0]_6 ;
  wire [63:0]data_from_memory;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1__0_n_0 ;
  wire \is_present[10]_i_1__0_n_0 ;
  wire \is_present[11]_i_1__0_n_0 ;
  wire \is_present[12]_i_1__0_n_0 ;
  wire \is_present[13]_i_1__0_n_0 ;
  wire \is_present[14]_i_1__0_n_0 ;
  wire \is_present[15]_i_1__0_n_0 ;
  wire \is_present[1]_i_1__0_n_0 ;
  wire \is_present[2]_i_1__0_n_0 ;
  wire \is_present[3]_i_1__0_n_0 ;
  wire \is_present[4]_i_1__0_n_0 ;
  wire \is_present[5]_i_1__0_n_0 ;
  wire \is_present[6]_i_1__0_n_0 ;
  wire \is_present[7]_i_1__0_n_0 ;
  wire \is_present[8]_i_1__0_n_0 ;
  wire \is_present[9]_i_1__0_n_0 ;
  wire \is_present_reg[0]_0 ;
  wire \is_present_reg[0]_31 ;
  wire \is_present_reg[10]_21 ;
  wire \is_present_reg[11]_20 ;
  wire \is_present_reg[12]_19 ;
  wire \is_present_reg[13]_18 ;
  wire \is_present_reg[14]_17 ;
  wire \is_present_reg[15]_16 ;
  wire \is_present_reg[1]_30 ;
  wire \is_present_reg[2]_29 ;
  wire \is_present_reg[3]_28 ;
  wire \is_present_reg[4]_27 ;
  wire \is_present_reg[5]_26 ;
  wire \is_present_reg[6]_25 ;
  wire \is_present_reg[7]_24 ;
  wire \is_present_reg[8]_23 ;
  wire \is_present_reg[9]_22 ;
  wire [63:0]\memory\.data ;
  wire \old_grant[1]_i_16_n_0 ;
  wire \old_grant[1]_i_17_n_0 ;
  wire \old_grant[1]_i_18_n_0 ;
  wire \old_grant[1]_i_19_n_0 ;
  wire \old_grant[1]_i_8_n_0 ;
  wire \old_grant[1]_i_9_n_0 ;
  wire \old_grant_reg[1] ;
  wire \old_grant_reg[1]_0 ;
  wire \old_grant_reg[2] ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aclk_0;
  wire tag_reg_0_15_0_4_i_1_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[0]_i_2__0 
       (.I0(data_from_memory[0]),
        .I1(data_from_memory[16]),
        .I2(data_from_memory[32]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[48]),
        .O(content_reg_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[10]_i_2__0 
       (.I0(data_from_memory[10]),
        .I1(data_from_memory[26]),
        .I2(data_from_memory[42]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[58]),
        .O(content_reg_10));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[11]_i_2__0 
       (.I0(data_from_memory[11]),
        .I1(data_from_memory[27]),
        .I2(data_from_memory[43]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[59]),
        .O(content_reg_11));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[12]_i_2__0 
       (.I0(data_from_memory[12]),
        .I1(data_from_memory[28]),
        .I2(data_from_memory[44]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[60]),
        .O(content_reg_12));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[13]_i_2__0 
       (.I0(data_from_memory[13]),
        .I1(data_from_memory[29]),
        .I2(data_from_memory[45]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[61]),
        .O(content_reg_13));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[14]_i_2__0 
       (.I0(data_from_memory[14]),
        .I1(data_from_memory[30]),
        .I2(data_from_memory[46]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[62]),
        .O(content_reg_14));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[15]_i_4__0 
       (.I0(data_from_memory[15]),
        .I1(data_from_memory[31]),
        .I2(data_from_memory[63]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[47]),
        .O(content_reg_15));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[1]_i_2__0 
       (.I0(data_from_memory[1]),
        .I1(data_from_memory[17]),
        .I2(data_from_memory[33]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[49]),
        .O(content_reg_1));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[2]_i_2__0 
       (.I0(data_from_memory[2]),
        .I1(data_from_memory[18]),
        .I2(data_from_memory[50]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[34]),
        .O(content_reg_2));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[3]_i_2__0 
       (.I0(data_from_memory[3]),
        .I1(data_from_memory[19]),
        .I2(data_from_memory[35]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[51]),
        .O(content_reg_3));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[4]_i_2__0 
       (.I0(data_from_memory[4]),
        .I1(data_from_memory[20]),
        .I2(data_from_memory[36]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[52]),
        .O(content_reg_4));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[5]_i_2__0 
       (.I0(data_from_memory[5]),
        .I1(data_from_memory[21]),
        .I2(data_from_memory[37]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[53]),
        .O(content_reg_5));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[6]_i_2__0 
       (.I0(data_from_memory[6]),
        .I1(data_from_memory[22]),
        .I2(data_from_memory[38]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[54]),
        .O(content_reg_6));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[7]_i_2__0 
       (.I0(data_from_memory[7]),
        .I1(data_from_memory[23]),
        .I2(data_from_memory[39]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[55]),
        .O(content_reg_7));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[8]_i_2__0 
       (.I0(data_from_memory[8]),
        .I1(data_from_memory[24]),
        .I2(data_from_memory[40]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[56]),
        .O(content_reg_8));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[9]_i_2__0 
       (.I0(data_from_memory[9]),
        .I1(data_from_memory[25]),
        .I2(data_from_memory[41]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[57]),
        .O(content_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h04)) 
    FETCH_REC_has_to_save_i_1__0
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .O(\curState_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h01)) 
    FETCH_REC_has_to_save_i_3__0
       (.I0(FETCH_REC_has_to_save_i_5__0_n_0),
        .I1(hit1[3]),
        .I2(\old_grant[1]_i_9_n_0 ),
        .O(s00_axi_aclk_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    FETCH_REC_has_to_save_i_5__0
       (.I0(hit1[4]),
        .I1(hit1[2]),
        .I2(D[7]),
        .I3(hit1[1]),
        .I4(hit1[0]),
        .I5(D[6]),
        .O(FETCH_REC_has_to_save_i_5__0_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1__0 
       (.I0(\is_present_reg[0]_0 ),
        .I1(curState),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEBWE),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    content_reg_bram_0_i_18__11
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_18__12
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_1
       (.I0(\is_present_reg[0]_0 ),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h0001)) 
    \curState[0]_i_1__0 
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(\curState_reg[0]_5 ),
        .I3(curState),
        .O(\curState[0]_i_1__0_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1__0_n_0 ),
        .Q(curState),
        .R(\is_present_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \head[4]_i_1__10 
       (.I0(\curState_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \head[4]_i_1__17 
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0] ),
        .I4(\head_reg[0]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \is_present[0]_i_1__0 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[0]_31 ),
        .O(\is_present[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1__0 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[10]_21 ),
        .O(\is_present[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \is_present[11]_i_1__0 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[11]_20 ),
        .O(\is_present[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1__0 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[12]_19 ),
        .O(\is_present[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1__0 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[13]_18 ),
        .O(\is_present[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[14]_i_1__0 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[14]_17 ),
        .O(\is_present[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1__0 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[15]_16 ),
        .O(\is_present[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[1]_i_1__0 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[1]_30 ),
        .O(\is_present[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \is_present[2]_i_1__0 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[2]_29 ),
        .O(\is_present[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \is_present[3]_i_1__0 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_28 ),
        .O(\is_present[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \is_present[4]_i_1__0 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[4]_27 ),
        .O(\is_present[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[5]_i_1__0 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[5]_26 ),
        .O(\is_present[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1__0 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_25 ),
        .O(\is_present[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[7]_i_1__0 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[7]_24 ),
        .O(\is_present[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \is_present[8]_i_1__0 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[8]_23 ),
        .O(\is_present[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[9]_i_1__0 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[9]_22 ),
        .O(\is_present[9]_i_1__0_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1__0_n_0 ),
        .Q(\is_present_reg[0]_31 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1__0_n_0 ),
        .Q(\is_present_reg[10]_21 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1__0_n_0 ),
        .Q(\is_present_reg[11]_20 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1__0_n_0 ),
        .Q(\is_present_reg[12]_19 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1__0_n_0 ),
        .Q(\is_present_reg[13]_18 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1__0_n_0 ),
        .Q(\is_present_reg[14]_17 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1__0_n_0 ),
        .Q(\is_present_reg[15]_16 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1__0_n_0 ),
        .Q(\is_present_reg[1]_30 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1__0_n_0 ),
        .Q(\is_present_reg[2]_29 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1__0_n_0 ),
        .Q(\is_present_reg[3]_28 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1__0_n_0 ),
        .Q(\is_present_reg[4]_27 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1__0_n_0 ),
        .Q(\is_present_reg[5]_26 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1__0_n_0 ),
        .Q(\is_present_reg[6]_25 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1__0_n_0 ),
        .Q(\is_present_reg[7]_24 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1__0_n_0 ),
        .Q(\is_present_reg[8]_23 ),
        .R(\is_present_reg[0]_0 ));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1__0_n_0 ),
        .Q(\is_present_reg[9]_22 ),
        .R(\is_present_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_16 
       (.I0(\is_present_reg[11]_20 ),
        .I1(\is_present_reg[10]_21 ),
        .I2(D[3]),
        .I3(\is_present_reg[9]_22 ),
        .I4(D[2]),
        .I5(\is_present_reg[8]_23 ),
        .O(\old_grant[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_17 
       (.I0(\is_present_reg[15]_16 ),
        .I1(\is_present_reg[14]_17 ),
        .I2(D[3]),
        .I3(\is_present_reg[13]_18 ),
        .I4(D[2]),
        .I5(\is_present_reg[12]_19 ),
        .O(\old_grant[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_18 
       (.I0(\is_present_reg[7]_24 ),
        .I1(\is_present_reg[6]_25 ),
        .I2(D[3]),
        .I3(\is_present_reg[5]_26 ),
        .I4(D[2]),
        .I5(\is_present_reg[4]_27 ),
        .O(\old_grant[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_19 
       (.I0(\is_present_reg[3]_28 ),
        .I1(\is_present_reg[2]_29 ),
        .I2(D[3]),
        .I3(\is_present_reg[1]_30 ),
        .I4(D[2]),
        .I5(\is_present_reg[0]_31 ),
        .O(\old_grant[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \old_grant[1]_i_3 
       (.I0(curState),
        .I1(\old_grant[1]_i_8_n_0 ),
        .I2(\old_grant[1]_i_9_n_0 ),
        .I3(\old_grant_reg[1] ),
        .I4(FETCH_REC_Instr_valid),
        .I5(\old_grant_reg[1]_0 ),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \old_grant[1]_i_8 
       (.I0(hit1[3]),
        .I1(FETCH_REC_has_to_save_i_5__0_n_0),
        .O(\old_grant[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F303F50505F5F)) 
    \old_grant[1]_i_9 
       (.I0(\old_grant[1]_i_16_n_0 ),
        .I1(\old_grant[1]_i_17_n_0 ),
        .I2(D[5]),
        .I3(\old_grant[1]_i_18_n_0 ),
        .I4(\old_grant[1]_i_19_n_0 ),
        .I5(D[4]),
        .O(\old_grant[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \old_grant[2]_i_2 
       (.I0(\curState_reg[0]_0 ),
        .I1(\old_grant_reg[2] ),
        .O(\curState_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1
       (.I0(curState),
        .I1(\is_present_reg[0]_0 ),
        .O(tag_reg_0_15_0_4_i_1_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cache_block_directly_mapped" *) 
module re2_copro_re2_copro_0_1_cache_block_directly_mapped_90
   (curState,
    WEBWE,
    \curState_reg[0]_0 ,
    E,
    \curState_reg[0]_1 ,
    \curState_reg[0]_2 ,
    \curState_reg[0]_3 ,
    s00_axi_aclk_0,
    p_0_in,
    \curState_reg[0]_4 ,
    content_reg_0,
    content_reg_1,
    content_reg_2,
    content_reg_3,
    content_reg_4,
    content_reg_5,
    content_reg_6,
    content_reg_7,
    content_reg_8,
    content_reg_9,
    content_reg_10,
    content_reg_11,
    content_reg_12,
    content_reg_13,
    content_reg_14,
    content_reg_15,
    s00_axi_aclk,
    D,
    \memory\.data ,
    \old_grant_reg[0] ,
    FETCH_REC_Instr_valid,
    \old_grant_reg[0]_0 ,
    SR,
    \old_grant_reg[0]_1 ,
    \curState_reg[0]_5 ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \curState_reg[0]_6 );
  output [0:0]curState;
  output [0:0]WEBWE;
  output \curState_reg[0]_0 ;
  output [0:0]E;
  output \curState_reg[0]_1 ;
  output [0:0]\curState_reg[0]_2 ;
  output [0:0]\curState_reg[0]_3 ;
  output s00_axi_aclk_0;
  output [0:0]p_0_in;
  output \curState_reg[0]_4 ;
  output content_reg_0;
  output content_reg_1;
  output content_reg_2;
  output content_reg_3;
  output content_reg_4;
  output content_reg_5;
  output content_reg_6;
  output content_reg_7;
  output content_reg_8;
  output content_reg_9;
  output content_reg_10;
  output content_reg_11;
  output content_reg_12;
  output content_reg_13;
  output content_reg_14;
  output content_reg_15;
  input s00_axi_aclk;
  input [7:0]D;
  input [63:0]\memory\.data ;
  input \old_grant_reg[0] ;
  input FETCH_REC_Instr_valid;
  input \old_grant_reg[0]_0 ;
  input [0:0]SR;
  input \old_grant_reg[0]_1 ;
  input \curState_reg[0]_5 ;
  input \head_reg[0] ;
  input \head_reg[0]_0 ;
  input \curState_reg[0]_6 ;

  wire [7:0]D;
  wire [0:0]E;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_has_to_save_i_5_n_0;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [1:0]block_sel_saved;
  wire [3:0]cache_line_saved;
  wire cache_line_saved__0;
  wire content_reg_0;
  wire content_reg_1;
  wire content_reg_10;
  wire content_reg_11;
  wire content_reg_12;
  wire content_reg_13;
  wire content_reg_14;
  wire content_reg_15;
  wire content_reg_2;
  wire content_reg_3;
  wire content_reg_4;
  wire content_reg_5;
  wire content_reg_6;
  wire content_reg_7;
  wire content_reg_8;
  wire content_reg_9;
  wire content_reg_i_1__0_n_0;
  wire [0:0]curState;
  wire \curState[0]_i_1_n_0 ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]\curState_reg[0]_2 ;
  wire [0:0]\curState_reg[0]_3 ;
  wire \curState_reg[0]_4 ;
  wire \curState_reg[0]_5 ;
  wire \curState_reg[0]_6 ;
  wire [63:0]data_from_memory;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire [4:0]hit1;
  wire \is_present[0]_i_1_n_0 ;
  wire \is_present[10]_i_1_n_0 ;
  wire \is_present[11]_i_1_n_0 ;
  wire \is_present[12]_i_1_n_0 ;
  wire \is_present[13]_i_1_n_0 ;
  wire \is_present[14]_i_1_n_0 ;
  wire \is_present[15]_i_1_n_0 ;
  wire \is_present[1]_i_1_n_0 ;
  wire \is_present[2]_i_1_n_0 ;
  wire \is_present[3]_i_1_n_0 ;
  wire \is_present[4]_i_1_n_0 ;
  wire \is_present[5]_i_1_n_0 ;
  wire \is_present[6]_i_1_n_0 ;
  wire \is_present[7]_i_1_n_0 ;
  wire \is_present[8]_i_1_n_0 ;
  wire \is_present[9]_i_1_n_0 ;
  wire \is_present_reg[0]_15 ;
  wire \is_present_reg[10]_5 ;
  wire \is_present_reg[11]_4 ;
  wire \is_present_reg[12]_3 ;
  wire \is_present_reg[13]_2 ;
  wire \is_present_reg[14]_1 ;
  wire \is_present_reg[15]_0 ;
  wire \is_present_reg[1]_14 ;
  wire \is_present_reg[2]_13 ;
  wire \is_present_reg[3]_12 ;
  wire \is_present_reg[4]_11 ;
  wire \is_present_reg[5]_10 ;
  wire \is_present_reg[6]_9 ;
  wire \is_present_reg[7]_8 ;
  wire \is_present_reg[8]_7 ;
  wire \is_present_reg[9]_6 ;
  wire [63:0]\memory\.data ;
  wire \old_grant[1]_i_12_n_0 ;
  wire \old_grant[1]_i_13_n_0 ;
  wire \old_grant[1]_i_14_n_0 ;
  wire \old_grant[1]_i_15_n_0 ;
  wire \old_grant[1]_i_4_n_0 ;
  wire \old_grant[1]_i_5_n_0 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aclk_0;
  wire tag_reg_0_15_0_4_i_1__6_n_0;
  wire [1:0]tag_saved;
  wire NLW_content_reg_CASOUTDBITERR_UNCONNECTED;
  wire NLW_content_reg_CASOUTSBITERR_UNCONNECTED;
  wire NLW_content_reg_DBITERR_UNCONNECTED;
  wire NLW_content_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_content_reg_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_content_reg_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_content_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_content_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_content_reg_RDADDRECC_UNCONNECTED;
  wire [1:1]NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED;
  wire [1:0]NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[0]_i_2 
       (.I0(data_from_memory[0]),
        .I1(data_from_memory[16]),
        .I2(data_from_memory[32]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[48]),
        .O(content_reg_0));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[10]_i_2 
       (.I0(data_from_memory[10]),
        .I1(data_from_memory[26]),
        .I2(data_from_memory[42]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[58]),
        .O(content_reg_10));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[11]_i_2 
       (.I0(data_from_memory[11]),
        .I1(data_from_memory[27]),
        .I2(data_from_memory[43]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[59]),
        .O(content_reg_11));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[12]_i_2 
       (.I0(data_from_memory[12]),
        .I1(data_from_memory[28]),
        .I2(data_from_memory[44]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[60]),
        .O(content_reg_12));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[13]_i_2 
       (.I0(data_from_memory[13]),
        .I1(data_from_memory[29]),
        .I2(data_from_memory[45]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[61]),
        .O(content_reg_13));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[14]_i_2 
       (.I0(data_from_memory[14]),
        .I1(data_from_memory[30]),
        .I2(data_from_memory[46]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[62]),
        .O(content_reg_14));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[15]_i_4 
       (.I0(data_from_memory[15]),
        .I1(data_from_memory[31]),
        .I2(data_from_memory[63]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[47]),
        .O(content_reg_15));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[1]_i_2 
       (.I0(data_from_memory[1]),
        .I1(data_from_memory[17]),
        .I2(data_from_memory[33]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[49]),
        .O(content_reg_1));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \FETCH_REC_Instr[2]_i_2 
       (.I0(data_from_memory[2]),
        .I1(data_from_memory[18]),
        .I2(data_from_memory[50]),
        .I3(block_sel_saved[0]),
        .I4(block_sel_saved[1]),
        .I5(data_from_memory[34]),
        .O(content_reg_2));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[3]_i_2 
       (.I0(data_from_memory[3]),
        .I1(data_from_memory[19]),
        .I2(data_from_memory[35]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[51]),
        .O(content_reg_3));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[4]_i_2 
       (.I0(data_from_memory[4]),
        .I1(data_from_memory[20]),
        .I2(data_from_memory[36]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[52]),
        .O(content_reg_4));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[5]_i_2 
       (.I0(data_from_memory[5]),
        .I1(data_from_memory[21]),
        .I2(data_from_memory[37]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[53]),
        .O(content_reg_5));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[6]_i_2 
       (.I0(data_from_memory[6]),
        .I1(data_from_memory[22]),
        .I2(data_from_memory[38]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[54]),
        .O(content_reg_6));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[7]_i_2 
       (.I0(data_from_memory[7]),
        .I1(data_from_memory[23]),
        .I2(data_from_memory[39]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[55]),
        .O(content_reg_7));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[8]_i_2 
       (.I0(data_from_memory[8]),
        .I1(data_from_memory[24]),
        .I2(data_from_memory[40]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[56]),
        .O(content_reg_8));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \FETCH_REC_Instr[9]_i_2 
       (.I0(data_from_memory[9]),
        .I1(data_from_memory[25]),
        .I2(data_from_memory[41]),
        .I3(block_sel_saved[1]),
        .I4(block_sel_saved[0]),
        .I5(data_from_memory[57]),
        .O(content_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h04)) 
    FETCH_REC_has_to_save_i_1
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .O(\curState_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h01)) 
    FETCH_REC_has_to_save_i_3
       (.I0(FETCH_REC_has_to_save_i_5_n_0),
        .I1(hit1[3]),
        .I2(\old_grant[1]_i_5_n_0 ),
        .O(s00_axi_aclk_0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    FETCH_REC_has_to_save_i_5
       (.I0(hit1[4]),
        .I1(hit1[2]),
        .I2(D[7]),
        .I3(hit1[1]),
        .I4(hit1[0]),
        .I5(D[6]),
        .O(FETCH_REC_has_to_save_i_5_n_0));
  FDRE \block_sel_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[0]),
        .Q(block_sel_saved[0]),
        .R(1'b0));
  FDRE \block_sel_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[1]),
        .Q(block_sel_saved[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \cache_line_saved[3]_i_1 
       (.I0(SR),
        .I1(curState),
        .O(cache_line_saved__0));
  FDRE \cache_line_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[2]),
        .Q(cache_line_saved[0]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[3]),
        .Q(cache_line_saved[1]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[2] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[4]),
        .Q(cache_line_saved[2]),
        .R(1'b0));
  FDRE \cache_line_saved_reg[3] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[5]),
        .Q(cache_line_saved[3]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "63" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    content_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,D[5:2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,cache_line_saved,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_content_reg_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_content_reg_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_content_reg_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_content_reg_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_content_reg_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DBITERR(NLW_content_reg_DBITERR_UNCONNECTED),
        .DINADIN(\memory\.data [31:0]),
        .DINBDIN(\memory\.data [63:32]),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(data_from_memory[31:0]),
        .DOUTBDOUT(data_from_memory[63:32]),
        .DOUTPADOUTP(NLW_content_reg_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_content_reg_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_content_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(content_reg_i_1__0_n_0),
        .ENBWREN(curState),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_content_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_content_reg_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,content_reg_i_1__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_18__10
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    content_reg_bram_0_i_18__9
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0]_0 ),
        .O(\curState_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_1__0
       (.I0(SR),
        .O(content_reg_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_i_6
       (.I0(SR),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h0001)) 
    \curState[0]_i_1 
       (.I0(\curState_reg[0]_6 ),
        .I1(s00_axi_aclk_0),
        .I2(\curState_reg[0]_5 ),
        .I3(curState),
        .O(\curState[0]_i_1_n_0 ));
  FDRE \curState_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\curState[0]_i_1_n_0 ),
        .Q(curState),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \head[4]_i_1__16 
       (.I0(\curState_reg[0]_5 ),
        .I1(s00_axi_aclk_0),
        .I2(curState),
        .I3(\head_reg[0] ),
        .I4(\head_reg[0]_0 ),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \head[4]_i_1__9 
       (.I0(\curState_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \is_present[0]_i_1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[0]_15 ),
        .O(\is_present[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[10]_i_1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[10]_5 ),
        .O(\is_present[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \is_present[11]_i_1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[11]_4 ),
        .O(\is_present[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \is_present[12]_i_1 
       (.I0(cache_line_saved[0]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[2]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[12]_3 ),
        .O(\is_present[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[13]_i_1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[1]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[13]_2 ),
        .O(\is_present[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \is_present[14]_i_1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[3]),
        .I3(curState),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[14]_1 ),
        .O(\is_present[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \is_present[15]_i_1 
       (.I0(cache_line_saved[3]),
        .I1(cache_line_saved[2]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[15]_0 ),
        .O(\is_present[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \is_present[1]_i_1 
       (.I0(cache_line_saved[1]),
        .I1(cache_line_saved[2]),
        .I2(cache_line_saved[0]),
        .I3(curState),
        .I4(cache_line_saved[3]),
        .I5(\is_present_reg[1]_14 ),
        .O(\is_present[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \is_present[2]_i_1 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[2]_13 ),
        .O(\is_present[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \is_present[3]_i_1 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[3]_12 ),
        .O(\is_present[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \is_present[4]_i_1 
       (.I0(cache_line_saved[3]),
        .I1(curState),
        .I2(cache_line_saved[0]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[4]_11 ),
        .O(\is_present[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \is_present[5]_i_1 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[5]_10 ),
        .O(\is_present[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \is_present[6]_i_1 
       (.I0(cache_line_saved[0]),
        .I1(curState),
        .I2(cache_line_saved[3]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[2]),
        .I5(\is_present_reg[6]_9 ),
        .O(\is_present[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \is_present[7]_i_1 
       (.I0(curState),
        .I1(cache_line_saved[3]),
        .I2(cache_line_saved[2]),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[7]_8 ),
        .O(\is_present[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    \is_present[8]_i_1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[1]),
        .I4(cache_line_saved[0]),
        .I5(\is_present_reg[8]_7 ),
        .O(\is_present[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \is_present[9]_i_1 
       (.I0(cache_line_saved[2]),
        .I1(cache_line_saved[3]),
        .I2(curState),
        .I3(cache_line_saved[0]),
        .I4(cache_line_saved[1]),
        .I5(\is_present_reg[9]_6 ),
        .O(\is_present[9]_i_1_n_0 ));
  FDRE \is_present_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[0]_i_1_n_0 ),
        .Q(\is_present_reg[0]_15 ),
        .R(SR));
  FDRE \is_present_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[10]_i_1_n_0 ),
        .Q(\is_present_reg[10]_5 ),
        .R(SR));
  FDRE \is_present_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[11]_i_1_n_0 ),
        .Q(\is_present_reg[11]_4 ),
        .R(SR));
  FDRE \is_present_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[12]_i_1_n_0 ),
        .Q(\is_present_reg[12]_3 ),
        .R(SR));
  FDRE \is_present_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[13]_i_1_n_0 ),
        .Q(\is_present_reg[13]_2 ),
        .R(SR));
  FDRE \is_present_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[14]_i_1_n_0 ),
        .Q(\is_present_reg[14]_1 ),
        .R(SR));
  FDRE \is_present_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[15]_i_1_n_0 ),
        .Q(\is_present_reg[15]_0 ),
        .R(SR));
  FDRE \is_present_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[1]_i_1_n_0 ),
        .Q(\is_present_reg[1]_14 ),
        .R(SR));
  FDRE \is_present_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[2]_i_1_n_0 ),
        .Q(\is_present_reg[2]_13 ),
        .R(SR));
  FDRE \is_present_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[3]_i_1_n_0 ),
        .Q(\is_present_reg[3]_12 ),
        .R(SR));
  FDRE \is_present_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[4]_i_1_n_0 ),
        .Q(\is_present_reg[4]_11 ),
        .R(SR));
  FDRE \is_present_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[5]_i_1_n_0 ),
        .Q(\is_present_reg[5]_10 ),
        .R(SR));
  FDRE \is_present_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[6]_i_1_n_0 ),
        .Q(\is_present_reg[6]_9 ),
        .R(SR));
  FDRE \is_present_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[7]_i_1_n_0 ),
        .Q(\is_present_reg[7]_8 ),
        .R(SR));
  FDRE \is_present_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[8]_i_1_n_0 ),
        .Q(\is_present_reg[8]_7 ),
        .R(SR));
  FDRE \is_present_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\is_present[9]_i_1_n_0 ),
        .Q(\is_present_reg[9]_6 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \old_grant[0]_i_1__7 
       (.I0(\curState_reg[0]_0 ),
        .I1(\old_grant_reg[0]_1 ),
        .O(\curState_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_12 
       (.I0(\is_present_reg[11]_4 ),
        .I1(\is_present_reg[10]_5 ),
        .I2(D[3]),
        .I3(\is_present_reg[9]_6 ),
        .I4(D[2]),
        .I5(\is_present_reg[8]_7 ),
        .O(\old_grant[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_13 
       (.I0(\is_present_reg[15]_0 ),
        .I1(\is_present_reg[14]_1 ),
        .I2(D[3]),
        .I3(\is_present_reg[13]_2 ),
        .I4(D[2]),
        .I5(\is_present_reg[12]_3 ),
        .O(\old_grant[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_14 
       (.I0(\is_present_reg[7]_8 ),
        .I1(\is_present_reg[6]_9 ),
        .I2(D[3]),
        .I3(\is_present_reg[5]_10 ),
        .I4(D[2]),
        .I5(\is_present_reg[4]_11 ),
        .O(\old_grant[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[1]_i_15 
       (.I0(\is_present_reg[3]_12 ),
        .I1(\is_present_reg[2]_13 ),
        .I2(D[3]),
        .I3(\is_present_reg[1]_14 ),
        .I4(D[2]),
        .I5(\is_present_reg[0]_15 ),
        .O(\old_grant[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \old_grant[1]_i_2 
       (.I0(curState),
        .I1(\old_grant[1]_i_4_n_0 ),
        .I2(\old_grant[1]_i_5_n_0 ),
        .I3(\old_grant_reg[0] ),
        .I4(FETCH_REC_Instr_valid),
        .I5(\old_grant_reg[0]_0 ),
        .O(\curState_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \old_grant[1]_i_4 
       (.I0(hit1[3]),
        .I1(FETCH_REC_has_to_save_i_5_n_0),
        .O(\old_grant[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h303F303F50505F5F)) 
    \old_grant[1]_i_5 
       (.I0(\old_grant[1]_i_12_n_0 ),
        .I1(\old_grant[1]_i_13_n_0 ),
        .I2(D[5]),
        .I3(\old_grant[1]_i_14_n_0 ),
        .I4(\old_grant[1]_i_15_n_0 ),
        .I5(D[4]),
        .O(\old_grant[1]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "80" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/a_cache/tag" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "4" *) 
  RAM32M16 tag_reg_0_15_0_4
       (.ADDRA({1'b0,D[5:2]}),
        .ADDRB({1'b0,D[5:2]}),
        .ADDRC({1'b0,D[5:2]}),
        .ADDRD({1'b0,D[5:2]}),
        .ADDRE({1'b0,D[5:2]}),
        .ADDRF({1'b0,D[5:2]}),
        .ADDRG({1'b0,D[5:2]}),
        .ADDRH({1'b0,cache_line_saved}),
        .DIA(tag_saved),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(hit1[1:0]),
        .DOB(hit1[3:2]),
        .DOC({NLW_tag_reg_0_15_0_4_DOC_UNCONNECTED[1],hit1[4]}),
        .DOD(NLW_tag_reg_0_15_0_4_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_tag_reg_0_15_0_4_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_tag_reg_0_15_0_4_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_tag_reg_0_15_0_4_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_tag_reg_0_15_0_4_DOH_UNCONNECTED[1:0]),
        .WCLK(s00_axi_aclk),
        .WE(tag_reg_0_15_0_4_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tag_reg_0_15_0_4_i_1__6
       (.I0(curState),
        .I1(SR),
        .O(tag_reg_0_15_0_4_i_1__6_n_0));
  FDRE \tag_saved_reg[0] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[6]),
        .Q(tag_saved[0]),
        .R(1'b0));
  FDRE \tag_saved_reg[1] 
       (.C(s00_axi_aclk),
        .CE(cache_line_saved__0),
        .D(D[7]),
        .Q(tag_saved[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel
   (WEA,
    \cur_state_reg[2] ,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[0]_0 ,
    \channel_old_latency_reg[5]_1 ,
    DI,
    \switch2channel\.latency__0 ,
    S,
    \head_reg[2] ,
    \head_reg[3] ,
    \channel_i\.data102_in ,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0,
    Q,
    \channel_old_latency_reg[6]_0 ,
    \channel_old_latency_reg[6]_1 ,
    CO,
    fifo_cur_char_data_count,
    \channel_old_latency_reg[6]_2 ,
    \tail_reg[0] ,
    \tail_reg[0]_0 ,
    \switch2cpu\.latency ,
    \override_pc\.ready ,
    p_101_out,
    \channel_old_latency_reg[6]_3 );
  output [0:0]WEA;
  output \cur_state_reg[2] ;
  output [2:0]\channel_old_latency_reg[5]_0 ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output [1:0]DI;
  output [3:0]\switch2channel\.latency__0 ;
  output [2:0]S;
  output \head_reg[2] ;
  output \head_reg[3] ;
  output [8:0]\channel_i\.data102_in ;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0;
  input [2:0]Q;
  input [0:0]\channel_old_latency_reg[6]_0 ;
  input \channel_old_latency_reg[6]_1 ;
  input [0:0]CO;
  input [0:0]fifo_cur_char_data_count;
  input \channel_old_latency_reg[6]_2 ;
  input [0:0]\tail_reg[0] ;
  input \tail_reg[0]_0 ;
  input [1:0]\switch2cpu\.latency ;
  input \override_pc\.ready ;
  input p_101_out;
  input [6:0]\channel_old_latency_reg[6]_3 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire [8:0]\channel_i\.data102_in ;
  wire [6:0]channel_old_latency;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire [2:0]\channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [0:0]\channel_old_latency_reg[6]_0 ;
  wire \channel_old_latency_reg[6]_1 ;
  wire \channel_old_latency_reg[6]_2 ;
  wire [6:0]\channel_old_latency_reg[6]_3 ;
  wire [8:0]content_reg_bram_0;
  wire \cur_state_reg[2] ;
  wire [0:0]fifo_cur_char_data_count;
  wire \head_reg[2] ;
  wire \head_reg[3] ;
  wire \override_pc\.ready ;
  wire p_101_out;
  wire s00_axi_aclk;
  wire [3:0]\switch2channel\.latency__0 ;
  wire \switch2channel\.valid ;
  wire [1:0]\switch2cpu\.latency ;
  wire [0:0]\tail_reg[0] ;
  wire \tail_reg[0]_0 ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_3 [0]),
        .Q(channel_old_latency[0]),
        .S(\tail_reg[0]_0 ));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_3 [1]),
        .Q(channel_old_latency[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_3 [2]),
        .Q(channel_old_latency[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_3 [3]),
        .Q(channel_old_latency[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_3 [4]),
        .Q(channel_old_latency[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_3 [5]),
        .Q(channel_old_latency[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_3 [6]),
        .Q(channel_old_latency[6]),
        .R(\tail_reg[0]_0 ));
  re2_copro_re2_copro_0_1_fifo__parameterized0 fifo_channel
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .\channel_old_latency_reg[6] (\channel_old_latency_reg[6]_0 ),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6]_1 ),
        .\channel_old_latency_reg[6]_1 (channel_old_latency),
        .\channel_old_latency_reg[6]_2 (\channel_old_latency_reg[6]_2 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .fifo_cur_char_data_count(fifo_cur_char_data_count),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[3]_0 (\head_reg[3] ),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.latency__0 (\switch2channel\.latency__0 ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\switch2cpu\.latency (\switch2cpu\.latency ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel_21
   (\switch2channel\.ready ,
    \tail_reg[1] ,
    \channel_old_latency_reg[0]_0 ,
    p_30_out,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[3]_0 ,
    S,
    D,
    cur_is_even_character_reg_rep__0,
    DI,
    \channel_old_latency_reg[3]_1 ,
    \tail_reg[6] ,
    \head_reg[5] ,
    \channel_old_latency_reg[2]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \head_reg[2] ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    content_reg_bram_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_0,
    \head_reg[6] ,
    \channel_old_latency_reg[3]_2 ,
    CO,
    \middle_reg[0] ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    p_0_in,
    \tail_reg[0] ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_3 ,
    \channel_old_latency_reg[3]_4 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    \channel_old_latency_reg[6]_0 );
  output \switch2channel\.ready ;
  output \tail_reg[1] ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output [3:0]p_30_out;
  output \channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[3]_0 ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__0;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_1 ;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \channel_old_latency_reg[2]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \head_reg[2] ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__0_0;
  output [7:0]cur_is_even_character_reg_rep__0_1;
  output [8:0]content_reg_bram_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_0;
  input [0:0]\head_reg[6] ;
  input [2:0]\channel_old_latency_reg[3]_2 ;
  input [0:0]CO;
  input \middle_reg[0] ;
  input [7:0]\middle_reg[7] ;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input [0:0]p_0_in;
  input \tail_reg[0] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_3 ;
  input \channel_old_latency_reg[3]_4 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input [6:0]\channel_old_latency_reg[6]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [1:0]S;
  wire [6:0]channel_old_latency;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire [2:0]\channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[3]_4 ;
  wire \channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [6:0]\channel_old_latency_reg[6]_0 ;
  wire [8:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__0;
  wire [7:0]cur_is_even_character_reg_rep__0_0;
  wire [7:0]cur_is_even_character_reg_rep__0_1;
  wire \head_reg[2] ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire \middle_reg[0] ;
  wire [7:0]\middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire min_latency1_carry;
  wire [0:0]p_0_in;
  wire [3:0]p_30_out;
  wire s00_axi_aclk;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[1] ;
  wire \tail_reg[6] ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [0]),
        .Q(channel_old_latency[0]),
        .S(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [1]),
        .Q(channel_old_latency[1]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [2]),
        .Q(channel_old_latency[2]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [3]),
        .Q(channel_old_latency[3]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [4]),
        .Q(channel_old_latency[4]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [5]),
        .Q(channel_old_latency[5]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [6]),
        .Q(channel_old_latency[6]),
        .R(\tail_reg[0] ));
  re2_copro_re2_copro_0_1_fifo__parameterized0_33 fifo_channel
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(channel_old_latency),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[3] (\channel_old_latency_reg[3]_0 ),
        .\channel_old_latency_reg[3]_0 (\channel_old_latency_reg[3]_1 ),
        .\channel_old_latency_reg[3]_1 (\channel_old_latency_reg[3]_2 ),
        .\channel_old_latency_reg[3]_2 (\channel_old_latency_reg[3]_3 ),
        .\channel_old_latency_reg[3]_3 (\channel_old_latency_reg[3]_4 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_10(content_reg_bram_0_9),
        .content_reg_bram_0_11(content_reg_bram_0_10),
        .content_reg_bram_0_12(content_reg_bram_0_11),
        .content_reg_bram_0_13(content_reg_bram_0_12),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .content_reg_bram_0_3(content_reg_bram_0_2),
        .content_reg_bram_0_4(content_reg_bram_0_3),
        .content_reg_bram_0_5(content_reg_bram_0_4),
        .content_reg_bram_0_6(content_reg_bram_0_5),
        .content_reg_bram_0_7(content_reg_bram_0_6),
        .content_reg_bram_0_8(content_reg_bram_0_7),
        .content_reg_bram_0_9(content_reg_bram_0_8),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep__0(cur_is_even_character_reg_rep__0),
        .cur_is_even_character_reg_rep__0_0(cur_is_even_character_reg_rep__0_0),
        .cur_is_even_character_reg_rep__0_1(cur_is_even_character_reg_rep__0_1),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[5]_0 (\head_reg[5] ),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .\middle_reg[7]_3 (\middle_reg[7]_2 ),
        .min_latency1_carry(min_latency1_carry),
        .p_0_in(p_0_in),
        .p_30_out(p_30_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[1]_0 (\tail_reg[1] ),
        .\tail_reg[6]_0 (\tail_reg[6] ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel_34
   (\switch2channel\.ready ,
    \tail_reg[1] ,
    \channel_old_latency_reg[0]_0 ,
    p_44_out,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[3]_0 ,
    S,
    D,
    cur_is_even_character_reg_rep,
    DI,
    \channel_old_latency_reg[3]_1 ,
    \tail_reg[6] ,
    \head_reg[5] ,
    \channel_old_latency_reg[2]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \head_reg[2] ,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep_3,
    DINADIN,
    cur_is_even_character_reg_rep_4,
    content_reg_bram_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_0,
    \head_reg[6] ,
    \channel_old_latency_reg[3]_2 ,
    CO,
    \middle_reg[7] ,
    DOUTBDOUT,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[0] ,
    p_0_in,
    \tail_reg[0] ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_3 ,
    \channel_old_latency_reg[3]_4 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    \channel_old_latency_reg[6]_0 );
  output \switch2channel\.ready ;
  output \tail_reg[1] ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output [3:0]p_44_out;
  output \channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[3]_0 ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_1 ;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \channel_old_latency_reg[2]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \head_reg[2] ;
  output [0:0]cur_is_even_character_reg_rep_0;
  output cur_is_even_character_reg_rep_1;
  output [0:0]cur_is_even_character_reg_rep_2;
  output cur_is_even_character_reg_rep_3;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_rep_4;
  output [8:0]content_reg_bram_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_0;
  input [0:0]\head_reg[6] ;
  input [2:0]\channel_old_latency_reg[3]_2 ;
  input [0:0]CO;
  input \middle_reg[7] ;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input \middle_reg[0] ;
  input [0:0]p_0_in;
  input \tail_reg[0] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_3 ;
  input \channel_old_latency_reg[3]_4 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input [6:0]\channel_old_latency_reg[6]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [1:0]S;
  wire [6:0]channel_old_latency;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire [2:0]\channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[3]_4 ;
  wire \channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [6:0]\channel_old_latency_reg[6]_0 ;
  wire [8:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire [7:0]cur_is_even_character_reg_rep;
  wire [0:0]cur_is_even_character_reg_rep_0;
  wire cur_is_even_character_reg_rep_1;
  wire [0:0]cur_is_even_character_reg_rep_2;
  wire cur_is_even_character_reg_rep_3;
  wire [7:0]cur_is_even_character_reg_rep_4;
  wire \head_reg[2] ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire \middle_reg[0] ;
  wire \middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire min_latency1_carry;
  wire [0:0]p_0_in;
  wire [3:0]p_44_out;
  wire s00_axi_aclk;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[1] ;
  wire \tail_reg[6] ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [0]),
        .Q(channel_old_latency[0]),
        .S(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [1]),
        .Q(channel_old_latency[1]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [2]),
        .Q(channel_old_latency[2]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [3]),
        .Q(channel_old_latency[3]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [4]),
        .Q(channel_old_latency[4]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [5]),
        .Q(channel_old_latency[5]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [6]),
        .Q(channel_old_latency[6]),
        .R(\tail_reg[0] ));
  re2_copro_re2_copro_0_1_fifo__parameterized0_46 fifo_channel
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(channel_old_latency),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[3] (\channel_old_latency_reg[3]_0 ),
        .\channel_old_latency_reg[3]_0 (\channel_old_latency_reg[3]_1 ),
        .\channel_old_latency_reg[3]_1 (\channel_old_latency_reg[3]_2 ),
        .\channel_old_latency_reg[3]_2 (\channel_old_latency_reg[3]_3 ),
        .\channel_old_latency_reg[3]_3 (\channel_old_latency_reg[3]_4 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_10(content_reg_bram_0_9),
        .content_reg_bram_0_11(content_reg_bram_0_10),
        .content_reg_bram_0_12(content_reg_bram_0_11),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .content_reg_bram_0_3(content_reg_bram_0_2),
        .content_reg_bram_0_4(content_reg_bram_0_3),
        .content_reg_bram_0_5(content_reg_bram_0_4),
        .content_reg_bram_0_6(content_reg_bram_0_5),
        .content_reg_bram_0_7(content_reg_bram_0_6),
        .content_reg_bram_0_8(content_reg_bram_0_7),
        .content_reg_bram_0_9(content_reg_bram_0_8),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep_3(cur_is_even_character_reg_rep_3),
        .cur_is_even_character_reg_rep_4(cur_is_even_character_reg_rep_4),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[5]_0 (\head_reg[5] ),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .\middle_reg[7]_3 (\middle_reg[7]_2 ),
        .min_latency1_carry(min_latency1_carry),
        .p_0_in(p_0_in),
        .p_44_out(p_44_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[1]_0 (\tail_reg[1] ),
        .\tail_reg[6]_0 (\tail_reg[6] ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel_47
   (\switch2channel\.ready ,
    \tail_reg[1] ,
    \channel_old_latency_reg[0]_0 ,
    p_58_out,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[3]_0 ,
    S,
    D,
    cur_is_even_character_reg_rep__0,
    DI,
    \channel_old_latency_reg[3]_1 ,
    \tail_reg[6] ,
    \head_reg[5] ,
    \channel_old_latency_reg[2]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \head_reg[2] ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    content_reg_bram_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_0,
    \head_reg[6] ,
    \channel_old_latency_reg[3]_2 ,
    CO,
    \middle_reg[5] ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[0] ,
    p_0_in,
    \tail_reg[0] ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_3 ,
    \channel_old_latency_reg[3]_4 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    \channel_old_latency_reg[6]_0 );
  output \switch2channel\.ready ;
  output \tail_reg[1] ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output [3:0]p_58_out;
  output \channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[3]_0 ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__0;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_1 ;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \channel_old_latency_reg[2]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \head_reg[2] ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__0_0;
  output [7:0]cur_is_even_character_reg_rep__0_1;
  output [8:0]content_reg_bram_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_0;
  input [0:0]\head_reg[6] ;
  input [2:0]\channel_old_latency_reg[3]_2 ;
  input [0:0]CO;
  input \middle_reg[5] ;
  input [7:0]\middle_reg[7] ;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input \middle_reg[0] ;
  input [0:0]p_0_in;
  input \tail_reg[0] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_3 ;
  input \channel_old_latency_reg[3]_4 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input [6:0]\channel_old_latency_reg[6]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [1:0]S;
  wire [6:0]channel_old_latency;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire [2:0]\channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[3]_4 ;
  wire \channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [6:0]\channel_old_latency_reg[6]_0 ;
  wire [8:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__0;
  wire [7:0]cur_is_even_character_reg_rep__0_0;
  wire [7:0]cur_is_even_character_reg_rep__0_1;
  wire \head_reg[2] ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire \middle_reg[0] ;
  wire \middle_reg[5] ;
  wire [7:0]\middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire min_latency1_carry;
  wire [0:0]p_0_in;
  wire [3:0]p_58_out;
  wire s00_axi_aclk;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[1] ;
  wire \tail_reg[6] ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [0]),
        .Q(channel_old_latency[0]),
        .S(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [1]),
        .Q(channel_old_latency[1]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [2]),
        .Q(channel_old_latency[2]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [3]),
        .Q(channel_old_latency[3]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [4]),
        .Q(channel_old_latency[4]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [5]),
        .Q(channel_old_latency[5]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [6]),
        .Q(channel_old_latency[6]),
        .R(\tail_reg[0] ));
  re2_copro_re2_copro_0_1_fifo__parameterized0_59 fifo_channel
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(channel_old_latency),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[3] (\channel_old_latency_reg[3]_0 ),
        .\channel_old_latency_reg[3]_0 (\channel_old_latency_reg[3]_1 ),
        .\channel_old_latency_reg[3]_1 (\channel_old_latency_reg[3]_2 ),
        .\channel_old_latency_reg[3]_2 (\channel_old_latency_reg[3]_3 ),
        .\channel_old_latency_reg[3]_3 (\channel_old_latency_reg[3]_4 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_10(content_reg_bram_0_9),
        .content_reg_bram_0_11(content_reg_bram_0_10),
        .content_reg_bram_0_12(content_reg_bram_0_11),
        .content_reg_bram_0_13(content_reg_bram_0_12),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .content_reg_bram_0_3(content_reg_bram_0_2),
        .content_reg_bram_0_4(content_reg_bram_0_3),
        .content_reg_bram_0_5(content_reg_bram_0_4),
        .content_reg_bram_0_6(content_reg_bram_0_5),
        .content_reg_bram_0_7(content_reg_bram_0_6),
        .content_reg_bram_0_8(content_reg_bram_0_7),
        .content_reg_bram_0_9(content_reg_bram_0_8),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep__0(cur_is_even_character_reg_rep__0),
        .cur_is_even_character_reg_rep__0_0(cur_is_even_character_reg_rep__0_0),
        .cur_is_even_character_reg_rep__0_1(cur_is_even_character_reg_rep__0_1),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[5]_0 (\head_reg[5] ),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .\middle_reg[5]_0 (\middle_reg[5] ),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .\middle_reg[7]_3 (\middle_reg[7]_2 ),
        .min_latency1_carry(min_latency1_carry),
        .p_0_in(p_0_in),
        .p_58_out(p_58_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[1]_0 (\tail_reg[1] ),
        .\tail_reg[6]_0 (\tail_reg[6] ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel_60
   (\switch2channel\.ready ,
    \tail_reg[1] ,
    \channel_old_latency_reg[0]_0 ,
    p_72_out,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[3]_0 ,
    S,
    D,
    cur_is_even_character_reg_rep,
    DI,
    \channel_old_latency_reg[3]_1 ,
    \tail_reg[6] ,
    \head_reg[5] ,
    \channel_old_latency_reg[2]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \head_reg[2] ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    DINADIN,
    cur_is_even_character_reg_rep_0,
    content_reg_bram_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_0,
    \head_reg[6] ,
    \channel_old_latency_reg[3]_2 ,
    CO,
    \middle_reg[0] ,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    p_0_in,
    \tail_reg[0] ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_3 ,
    \channel_old_latency_reg[3]_4 ,
    cur_is_even_character,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    \channel_old_latency_reg[6]_0 );
  output \switch2channel\.ready ;
  output \tail_reg[1] ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output [3:0]p_72_out;
  output \channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[3]_0 ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_1 ;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \channel_old_latency_reg[2]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \head_reg[2] ;
  output [0:0]cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output [0:0]cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_rep_0;
  output [8:0]content_reg_bram_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_0;
  input [0:0]\head_reg[6] ;
  input [2:0]\channel_old_latency_reg[3]_2 ;
  input [0:0]CO;
  input \middle_reg[0] ;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input [0:0]p_0_in;
  input \tail_reg[0] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_3 ;
  input \channel_old_latency_reg[3]_4 ;
  input cur_is_even_character;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input [6:0]\channel_old_latency_reg[6]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [1:0]S;
  wire [6:0]channel_old_latency;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire [2:0]\channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[3]_4 ;
  wire \channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [6:0]\channel_old_latency_reg[6]_0 ;
  wire [8:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire cur_is_even_character;
  wire [0:0]cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire [0:0]cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire [7:0]cur_is_even_character_reg_rep;
  wire [7:0]cur_is_even_character_reg_rep_0;
  wire \head_reg[2] ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire \middle_reg[0] ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire min_latency1_carry;
  wire [0:0]p_0_in;
  wire [3:0]p_72_out;
  wire s00_axi_aclk;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[1] ;
  wire \tail_reg[6] ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [0]),
        .Q(channel_old_latency[0]),
        .S(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [1]),
        .Q(channel_old_latency[1]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [2]),
        .Q(channel_old_latency[2]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [3]),
        .Q(channel_old_latency[3]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [4]),
        .Q(channel_old_latency[4]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [5]),
        .Q(channel_old_latency[5]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [6]),
        .Q(channel_old_latency[6]),
        .R(\tail_reg[0] ));
  re2_copro_re2_copro_0_1_fifo__parameterized0_72 fifo_channel
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(channel_old_latency),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[3] (\channel_old_latency_reg[3]_0 ),
        .\channel_old_latency_reg[3]_0 (\channel_old_latency_reg[3]_1 ),
        .\channel_old_latency_reg[3]_1 (\channel_old_latency_reg[3]_2 ),
        .\channel_old_latency_reg[3]_2 (\channel_old_latency_reg[3]_3 ),
        .\channel_old_latency_reg[3]_3 (\channel_old_latency_reg[3]_4 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_10(content_reg_bram_0_9),
        .content_reg_bram_0_11(content_reg_bram_0_10),
        .content_reg_bram_0_12(content_reg_bram_0_11),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .content_reg_bram_0_3(content_reg_bram_0_2),
        .content_reg_bram_0_4(content_reg_bram_0_3),
        .content_reg_bram_0_5(content_reg_bram_0_4),
        .content_reg_bram_0_6(content_reg_bram_0_5),
        .content_reg_bram_0_7(content_reg_bram_0_6),
        .content_reg_bram_0_8(content_reg_bram_0_7),
        .content_reg_bram_0_9(content_reg_bram_0_8),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_2),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[5]_0 (\head_reg[5] ),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .min_latency1_carry(min_latency1_carry),
        .p_0_in(p_0_in),
        .p_72_out(p_72_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[1]_0 (\tail_reg[1] ),
        .\tail_reg[6]_0 (\tail_reg[6] ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel_73
   (\switch2channel\.ready ,
    \tail_reg[1] ,
    \channel_old_latency_reg[0]_0 ,
    p_86_out,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[3]_0 ,
    S,
    D,
    cur_is_even_character_reg_rep__1,
    DI,
    \channel_old_latency_reg[3]_1 ,
    \tail_reg[6] ,
    \head_reg[5] ,
    \channel_old_latency_reg[2]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \head_reg[2] ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    content_reg_bram_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_0,
    \head_reg[6] ,
    \channel_old_latency_reg[3]_2 ,
    CO,
    \middle_reg[0] ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    p_0_in,
    \tail_reg[0] ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_3 ,
    \channel_old_latency_reg[3]_4 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    \channel_old_latency_reg[6]_0 );
  output \switch2channel\.ready ;
  output \tail_reg[1] ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output [3:0]p_86_out;
  output \channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[3]_0 ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__1;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_1 ;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \channel_old_latency_reg[2]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \head_reg[2] ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__1_0;
  output [7:0]cur_is_even_character_reg_rep__1_1;
  output [8:0]content_reg_bram_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_0;
  input [0:0]\head_reg[6] ;
  input [2:0]\channel_old_latency_reg[3]_2 ;
  input [0:0]CO;
  input \middle_reg[0] ;
  input [7:0]\middle_reg[7] ;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input [0:0]p_0_in;
  input \tail_reg[0] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_3 ;
  input \channel_old_latency_reg[3]_4 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input [6:0]\channel_old_latency_reg[6]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [1:0]S;
  wire [6:0]channel_old_latency;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire [2:0]\channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[3]_4 ;
  wire \channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [6:0]\channel_old_latency_reg[6]_0 ;
  wire [8:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__1;
  wire [7:0]cur_is_even_character_reg_rep__1_0;
  wire [7:0]cur_is_even_character_reg_rep__1_1;
  wire \head_reg[2] ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire \middle_reg[0] ;
  wire [7:0]\middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire min_latency1_carry;
  wire [0:0]p_0_in;
  wire [3:0]p_86_out;
  wire s00_axi_aclk;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[1] ;
  wire \tail_reg[6] ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [0]),
        .Q(channel_old_latency[0]),
        .S(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [1]),
        .Q(channel_old_latency[1]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [2]),
        .Q(channel_old_latency[2]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [3]),
        .Q(channel_old_latency[3]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [4]),
        .Q(channel_old_latency[4]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [5]),
        .Q(channel_old_latency[5]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [6]),
        .Q(channel_old_latency[6]),
        .R(\tail_reg[0] ));
  re2_copro_re2_copro_0_1_fifo__parameterized0_85 fifo_channel
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(channel_old_latency),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[3] (\channel_old_latency_reg[3]_0 ),
        .\channel_old_latency_reg[3]_0 (\channel_old_latency_reg[3]_1 ),
        .\channel_old_latency_reg[3]_1 (\channel_old_latency_reg[3]_2 ),
        .\channel_old_latency_reg[3]_2 (\channel_old_latency_reg[3]_3 ),
        .\channel_old_latency_reg[3]_3 (\channel_old_latency_reg[3]_4 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_10(content_reg_bram_0_9),
        .content_reg_bram_0_11(content_reg_bram_0_10),
        .content_reg_bram_0_12(content_reg_bram_0_11),
        .content_reg_bram_0_13(content_reg_bram_0_12),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .content_reg_bram_0_3(content_reg_bram_0_2),
        .content_reg_bram_0_4(content_reg_bram_0_3),
        .content_reg_bram_0_5(content_reg_bram_0_4),
        .content_reg_bram_0_6(content_reg_bram_0_5),
        .content_reg_bram_0_7(content_reg_bram_0_6),
        .content_reg_bram_0_8(content_reg_bram_0_7),
        .content_reg_bram_0_9(content_reg_bram_0_8),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[5]_0 (\head_reg[5] ),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .\middle_reg[7]_3 (\middle_reg[7]_2 ),
        .min_latency1_carry(min_latency1_carry),
        .p_0_in(p_0_in),
        .p_86_out(p_86_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[1]_0 (\tail_reg[1] ),
        .\tail_reg[6]_0 (\tail_reg[6] ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel_8
   (\switch2channel\.ready ,
    DINADIN,
    input_pc,
    \middle_reg[0] ,
    \tail_reg[1] ,
    \channel_old_latency_reg[0]_0 ,
    p_16_out,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[3]_0 ,
    S,
    content_reg_bram_0,
    \middle_reg[0]_0 ,
    DI,
    \channel_old_latency_reg[3]_1 ,
    bb_full,
    \channel_old_latency_reg[2]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \head_reg[2] ,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_0,
    \head_reg[6] ,
    \channel_old_latency_reg[3]_2 ,
    CO,
    in_0_out_01_out,
    \in_0\.data ,
    content_reg_bram_0_1,
    p_0_in,
    \tail_reg[0] ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_3 ,
    \channel_old_latency_reg[3]_4 ,
    \cur_state[1]_i_3 ,
    \channel_old_latency_reg[6]_0 );
  output \switch2channel\.ready ;
  output [7:0]DINADIN;
  output [7:0]input_pc;
  output \middle_reg[0] ;
  output \tail_reg[1] ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output [3:0]p_16_out;
  output \channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[3]_0 ;
  output [1:0]S;
  output [8:0]content_reg_bram_0;
  output [7:0]\middle_reg[0]_0 ;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_1 ;
  output [0:0]bb_full;
  output \channel_old_latency_reg[2]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \head_reg[2] ;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_0;
  input [0:0]\head_reg[6] ;
  input [2:0]\channel_old_latency_reg[3]_2 ;
  input [0:0]CO;
  input in_0_out_01_out;
  input [8:0]\in_0\.data ;
  input content_reg_bram_0_1;
  input [0:0]p_0_in;
  input \tail_reg[0] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_3 ;
  input \channel_old_latency_reg[3]_4 ;
  input \cur_state[1]_i_3 ;
  input [6:0]\channel_old_latency_reg[6]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [1:0]S;
  wire [0:0]bb_full;
  wire [6:0]channel_old_latency;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire [2:0]\channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[3]_4 ;
  wire \channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [6:0]\channel_old_latency_reg[6]_0 ;
  wire [8:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire \cur_state[1]_i_3 ;
  wire \head_reg[2] ;
  wire [0:0]\head_reg[6] ;
  wire [8:0]\in_0\.data ;
  wire in_0_out_01_out;
  wire [7:0]input_pc;
  wire \middle_reg[0] ;
  wire [7:0]\middle_reg[0]_0 ;
  wire min_latency1_carry;
  wire [0:0]p_0_in;
  wire [3:0]p_16_out;
  wire s00_axi_aclk;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[1] ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [0]),
        .Q(channel_old_latency[0]),
        .S(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [1]),
        .Q(channel_old_latency[1]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [2]),
        .Q(channel_old_latency[2]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [3]),
        .Q(channel_old_latency[3]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [4]),
        .Q(channel_old_latency[4]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [5]),
        .Q(channel_old_latency[5]),
        .R(\tail_reg[0] ));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [6]),
        .Q(channel_old_latency[6]),
        .R(\tail_reg[0] ));
  re2_copro_re2_copro_0_1_fifo__parameterized0_20 fifo_channel
       (.CO(CO),
        .DI(DI),
        .DINADIN(DINADIN),
        .Q(channel_old_latency),
        .S(S),
        .bb_full(bb_full),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[3] (\channel_old_latency_reg[3]_0 ),
        .\channel_old_latency_reg[3]_0 (\channel_old_latency_reg[3]_1 ),
        .\channel_old_latency_reg[3]_1 (\channel_old_latency_reg[3]_2 ),
        .\channel_old_latency_reg[3]_2 (\channel_old_latency_reg[3]_3 ),
        .\channel_old_latency_reg[3]_3 (\channel_old_latency_reg[3]_4 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .\cur_state[1]_i_3 (\cur_state[1]_i_3 ),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\in_0\.data (\in_0\.data ),
        .in_0_out_01_out(in_0_out_01_out),
        .input_pc(input_pc),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .\middle_reg[0]_1 (\middle_reg[0]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .p_0_in(p_0_in),
        .p_16_out(p_16_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[1]_0 (\tail_reg[1] ));
endmodule

(* ORIG_REF_NAME = "channel" *) 
module re2_copro_re2_copro_0_1_channel_86
   (DOUTBDOUT,
    \switch2channel\.ready ,
    \tail_reg[1] ,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \channel_old_latency_reg[5]_2 ,
    \channel_old_latency_reg[3]_0 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    \channel_old_latency_reg[3]_1 ,
    S,
    DI,
    \channel_old_latency_reg[3]_2 ,
    \tail_reg[6] ,
    \head_reg[5] ,
    \channel_old_latency_reg[2]_0 ,
    \state_cur_reg[1] ,
    \head_reg[2] ,
    E,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    content_reg_bram_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    DINADIN,
    \head_reg[6] ,
    \channel_old_latency_reg[0]_0 ,
    CO,
    \channel_old_latency_reg[0]_1 ,
    cur_is_even_character,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \channel_old_latency_reg[4]_0 ,
    \channel_old_latency_reg[4]_1 ,
    p_0_in,
    SR,
    min_latency1_carry,
    \channel_old_latency_reg[0]_2 ,
    \channel_old_latency_reg[4]_2 ,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    D,
    \channel_old_latency_reg[6]_0 );
  output [8:0]DOUTBDOUT;
  output \switch2channel\.ready ;
  output \tail_reg[1] ;
  output [5:0]\channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \channel_old_latency_reg[5]_2 ;
  output \channel_old_latency_reg[3]_0 ;
  output [7:0]cur_is_even_character_reg;
  output [7:0]cur_is_even_character_reg_0;
  output \channel_old_latency_reg[3]_1 ;
  output [1:0]S;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_2 ;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \channel_old_latency_reg[2]_0 ;
  output \state_cur_reg[1] ;
  output \head_reg[2] ;
  output [0:0]E;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [7:0]cur_is_even_character_reg_1;
  output [7:0]cur_is_even_character_reg_2;
  output [8:0]content_reg_bram_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]DINADIN;
  input [0:0]\head_reg[6] ;
  input \channel_old_latency_reg[0]_0 ;
  input [0:0]CO;
  input \channel_old_latency_reg[0]_1 ;
  input cur_is_even_character;
  input [7:0]\middle_reg[7] ;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input \channel_old_latency_reg[4]_0 ;
  input \channel_old_latency_reg[4]_1 ;
  input [0:0]p_0_in;
  input [0:0]SR;
  input min_latency1_carry;
  input \channel_old_latency_reg[0]_2 ;
  input \channel_old_latency_reg[4]_2 ;
  input content_reg_bram_0_0;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input [8:0]D;
  input [6:0]\channel_old_latency_reg[6]_0 ;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]DINADIN;
  wire [8:0]DOUTBDOUT;
  wire [0:0]E;
  wire [1:0]S;
  wire [0:0]SR;
  wire [6:0]channel_old_latency;
  wire \channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[0]_1 ;
  wire \channel_old_latency_reg[0]_2 ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[4]_0 ;
  wire \channel_old_latency_reg[4]_1 ;
  wire \channel_old_latency_reg[4]_2 ;
  wire [5:0]\channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire \channel_old_latency_reg[5]_2 ;
  wire [6:0]\channel_old_latency_reg[6]_0 ;
  wire [8:0]content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire cur_is_even_character;
  wire [7:0]cur_is_even_character_reg;
  wire [7:0]cur_is_even_character_reg_0;
  wire [7:0]cur_is_even_character_reg_1;
  wire [7:0]cur_is_even_character_reg_2;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire \head_reg[2] ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire [7:0]\middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire min_latency1_carry;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire \state_cur_reg[1] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[1] ;
  wire \tail_reg[6] ;

  FDSE \channel_old_latency_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [0]),
        .Q(channel_old_latency[0]),
        .S(SR));
  FDRE \channel_old_latency_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [1]),
        .Q(channel_old_latency[1]),
        .R(SR));
  FDRE \channel_old_latency_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [2]),
        .Q(channel_old_latency[2]),
        .R(SR));
  FDRE \channel_old_latency_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [3]),
        .Q(channel_old_latency[3]),
        .R(SR));
  FDRE \channel_old_latency_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [4]),
        .Q(channel_old_latency[4]),
        .R(SR));
  FDRE \channel_old_latency_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [5]),
        .Q(channel_old_latency[5]),
        .R(SR));
  FDRE \channel_old_latency_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\channel_old_latency_reg[6]_0 [6]),
        .Q(channel_old_latency[6]),
        .R(SR));
  re2_copro_re2_copro_0_1_fifo__parameterized0_98 fifo_channel
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .Q(channel_old_latency),
        .S(S),
        .SR(SR),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0]_1 ),
        .\channel_old_latency_reg[0]_1 (\channel_old_latency_reg[0]_2 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[3] (\channel_old_latency_reg[3]_0 ),
        .\channel_old_latency_reg[3]_0 (\channel_old_latency_reg[3]_1 ),
        .\channel_old_latency_reg[3]_1 (\channel_old_latency_reg[3]_2 ),
        .\channel_old_latency_reg[4] (\channel_old_latency_reg[4]_0 ),
        .\channel_old_latency_reg[4]_0 (\channel_old_latency_reg[4]_1 ),
        .\channel_old_latency_reg[4]_1 (\channel_old_latency_reg[4]_2 ),
        .\channel_old_latency_reg[5] (\channel_old_latency_reg[5]_0 ),
        .\channel_old_latency_reg[5]_0 (\channel_old_latency_reg[5]_1 ),
        .\channel_old_latency_reg[5]_1 (\channel_old_latency_reg[5]_2 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_10(content_reg_bram_0_9),
        .content_reg_bram_0_11(content_reg_bram_0_10),
        .content_reg_bram_0_12(content_reg_bram_0_11),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .content_reg_bram_0_3(content_reg_bram_0_2),
        .content_reg_bram_0_4(content_reg_bram_0_3),
        .content_reg_bram_0_5(content_reg_bram_0_4),
        .content_reg_bram_0_6(content_reg_bram_0_5),
        .content_reg_bram_0_7(content_reg_bram_0_6),
        .content_reg_bram_0_8(content_reg_bram_0_7),
        .content_reg_bram_0_9(content_reg_bram_0_8),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_2),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[5]_0 (\head_reg[5] ),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .\middle_reg[7]_3 (\middle_reg[7]_2 ),
        .min_latency1_carry(min_latency1_carry),
        .p_0_in(p_0_in),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[1]_0 (\tail_reg[1] ),
        .\tail_reg[6]_0 (\tail_reg[6] ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine
   (WEBWE,
    ADDRA,
    \channel_old_latency_reg[0] ,
    \channel_old_latency_reg[0]_0 ,
    cur_is_even_character_reg_rep,
    \EXE1_Instr_reg[9] ,
    \head_reg[2] ,
    \head_reg[1] ,
    \cur_state_reg[0] ,
    \head_reg[0] ,
    cur_is_even_character_reg_rep_0,
    S,
    DI,
    ADDRARDADDR,
    \cur_state_reg[2] ,
    bram_r_valid,
    \memory_for_cc\.addr ,
    \EXE1_Instr_reg[10] ,
    \cur_state_reg[2]_0 ,
    \cur_state_reg[0]_0 ,
    \cur_cc_pointer_reg[3] ,
    \cur_cc_pointer_reg[2] ,
    \cur_cc_pointer_reg[2]_0 ,
    \cur_cc_pointer_reg[2]_1 ,
    \cur_cc_pointer_reg[2]_2 ,
    \cur_cc_pointer_reg[2]_3 ,
    \cur_cc_pointer_reg[2]_4 ,
    \cur_cc_pointer_reg[2]_5 ,
    \cur_cc_pointer_reg[2]_6 ,
    \EXE1_Instr_reg[9]_0 ,
    \switch2channel\.valid ,
    \EXE1_Instr_reg[12] ,
    \in_0\.data ,
    \EXE1_Instr_reg[10]_0 ,
    \memory_bb\.valid ,
    \EXE1_Instr_reg[8] ,
    \EXE1_Instr_reg[9]_1 ,
    D,
    \switch2cpu\.latency ,
    FETCH_REC_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg_0,
    \curState_reg[0] ,
    \head_reg[5] ,
    s00_axi_aclk,
    \memory\.data ,
    content_reg,
    DINADIN,
    content_reg_bram_0,
    \old_grant_reg[0] ,
    \channel_old_latency_reg[4] ,
    \channel_old_latency_reg[4]_0 ,
    \tail_reg[0] ,
    \tail_reg[0]_0 ,
    input_pc,
    CO,
    \switch2channel\.latency__0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ,
    Q,
    O,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ,
    \cur_state_reg[0]_1 ,
    any_bb_running,
    bb_accepts,
    \cur_state_reg[2]_1 ,
    \cur_state_reg[2]_2 ,
    \cur_state_reg[2]_3 ,
    all_bb_full,
    \old_grant_reg[0]_i_15 ,
    WEA,
    \FETCH_REC_Pc_reg[7] ,
    \cur_state[2]_i_11 ,
    \cur_state[1]_i_5 ,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant[6]_i_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ,
    \curState_reg[0]_0 );
  output [0:0]WEBWE;
  output [3:0]ADDRA;
  output [3:0]\channel_old_latency_reg[0] ;
  output \channel_old_latency_reg[0]_0 ;
  output cur_is_even_character_reg_rep;
  output \EXE1_Instr_reg[9] ;
  output \head_reg[2] ;
  output \head_reg[1] ;
  output \cur_state_reg[0] ;
  output \head_reg[0] ;
  output cur_is_even_character_reg_rep_0;
  output [0:0]S;
  output [0:0]DI;
  output [2:0]ADDRARDADDR;
  output \cur_state_reg[2] ;
  output bram_r_valid;
  output [5:0]\memory_for_cc\.addr ;
  output \EXE1_Instr_reg[10] ;
  output \cur_state_reg[2]_0 ;
  output [0:0]\cur_state_reg[0]_0 ;
  output \cur_cc_pointer_reg[3] ;
  output \cur_cc_pointer_reg[2] ;
  output \cur_cc_pointer_reg[2]_0 ;
  output \cur_cc_pointer_reg[2]_1 ;
  output \cur_cc_pointer_reg[2]_2 ;
  output \cur_cc_pointer_reg[2]_3 ;
  output \cur_cc_pointer_reg[2]_4 ;
  output \cur_cc_pointer_reg[2]_5 ;
  output \cur_cc_pointer_reg[2]_6 ;
  output [0:0]\EXE1_Instr_reg[9]_0 ;
  output \switch2channel\.valid ;
  output \EXE1_Instr_reg[12] ;
  output [8:0]\in_0\.data ;
  output [2:0]\EXE1_Instr_reg[10]_0 ;
  output \memory_bb\.valid ;
  output [0:0]\EXE1_Instr_reg[8] ;
  output \EXE1_Instr_reg[9]_1 ;
  output [1:0]D;
  output [1:0]\switch2cpu\.latency ;
  output FETCH_REC_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg_0;
  output \curState_reg[0] ;
  output [0:0]\head_reg[5] ;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]content_reg;
  input [7:0]DINADIN;
  input [7:0]content_reg_bram_0;
  input \old_grant_reg[0] ;
  input [0:0]\channel_old_latency_reg[4] ;
  input \channel_old_latency_reg[4]_0 ;
  input \tail_reg[0] ;
  input \tail_reg[0]_0 ;
  input [7:0]input_pc;
  input [0:0]CO;
  input [3:0]\switch2channel\.latency__0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  input [2:0]Q;
  input [5:0]O;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  input [3:0]\cur_state_reg[0]_1 ;
  input any_bb_running;
  input [1:0]bb_accepts;
  input \cur_state_reg[2]_1 ;
  input \cur_state_reg[2]_2 ;
  input [0:0]\cur_state_reg[2]_3 ;
  input all_bb_full;
  input [63:0]\old_grant_reg[0]_i_15 ;
  input [0:0]WEA;
  input \FETCH_REC_Pc_reg[7] ;
  input \cur_state[2]_i_11 ;
  input \cur_state[1]_i_5 ;
  input content_reg_bram_0_0;
  input content_reg_bram_0_1;
  input \old_grant[6]_i_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  input \curState_reg[0]_0 ;

  wire [3:0]ADDRA;
  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire \EXE1_Instr_reg[10] ;
  wire [2:0]\EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[12] ;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire [0:0]\EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire \FETCH_REC_Pc_reg[7] ;
  wire FETCH_REC_not_stall;
  wire [5:0]O;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire all_bb_full;
  wire any_bb_running;
  wire [1:0]bb_accepts;
  wire bram_r_valid;
  wire buffer_n_31;
  wire [3:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[0]_0 ;
  wire [0:0]\channel_old_latency_reg[4] ;
  wire \channel_old_latency_reg[4]_0 ;
  wire [0:0]content_reg;
  wire [7:0]content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \cur_cc_pointer_reg[2] ;
  wire \cur_cc_pointer_reg[2]_0 ;
  wire \cur_cc_pointer_reg[2]_1 ;
  wire \cur_cc_pointer_reg[2]_2 ;
  wire \cur_cc_pointer_reg[2]_3 ;
  wire \cur_cc_pointer_reg[2]_4 ;
  wire \cur_cc_pointer_reg[2]_5 ;
  wire \cur_cc_pointer_reg[2]_6 ;
  wire \cur_cc_pointer_reg[3] ;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire \cur_state[1]_i_5 ;
  wire \cur_state[2]_i_11 ;
  wire \cur_state_reg[0] ;
  wire [0:0]\cur_state_reg[0]_0 ;
  wire [3:0]\cur_state_reg[0]_1 ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire \cur_state_reg[2]_1 ;
  wire \cur_state_reg[2]_2 ;
  wire [0:0]\cur_state_reg[2]_3 ;
  wire [15:0]data_out0;
  wire [1:0]fifo_cur_char_data_out;
  wire fifo_cur_char_data_out_ready__0;
  wire fifo_cur_char_data_out_valid;
  wire [1:1]\fifo_even/p_0_in ;
  wire fifo_even_data_in_ready;
  wire [1:1]\fifo_odd/p_0_in ;
  wire fifo_odd_data_in_ready;
  wire fifo_odd_data_in_valid;
  wire \g.aregex_cpu_n_5 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  wire \head_reg[0] ;
  wire \head_reg[1] ;
  wire \head_reg[2] ;
  wire [0:0]\head_reg[5] ;
  wire [8:0]\in_0\.data ;
  wire [7:0]input_pc;
  wire [63:0]\memory\.data ;
  wire \memory_bb\.valid ;
  wire [5:0]\memory_for_cc\.addr ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant_reg[0] ;
  wire [63:0]\old_grant_reg[0]_i_15 ;
  wire p_1_in;
  wire s00_axi_aclk;
  wire \station/best_output__1 ;
  wire [3:0]\switch2channel\.latency__0 ;
  wire \switch2channel\.valid ;
  wire [1:0]\switch2cpu\.latency ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_not_stall(FETCH_REC_not_stall),
        .WEBWE(WEBWE),
        .content_reg_0(content_reg),
        .curState(curState),
        .\curState_reg[0]_0 (\curState_reg[0] ),
        .\curState_reg[0]_1 (buffer_n_31),
        .\curState_reg[0]_2 (\curState_reg[0]_0 ),
        .data_out0(data_out0),
        .fifo_cur_char_data_out_valid(fifo_cur_char_data_out_valid),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ),
        .\is_present_reg[0]_0 (\old_grant_reg[0] ),
        .\memory\.data (\memory\.data ),
        .\memory_bb\.valid (\memory_bb\.valid ),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant[7]_i_2 (\cur_state_reg[0] ),
        .p_1_in(p_1_in),
        .s00_axi_aclk(s00_axi_aclk));
  re2_copro_re2_copro_0_1_ping_pong_buffer buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .DINADIN(DINADIN),
        .\FETCH_REC_Pc_reg[7] (\FETCH_REC_Pc_reg[7] ),
        .O(O[0]),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .all_bb_full(all_bb_full),
        .best_output__1(\station/best_output__1 ),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[4] (\channel_old_latency_reg[4] ),
        .\channel_old_latency_reg[4]_0 (\channel_old_latency_reg[4]_0 ),
        .content_reg_bram_0(\g.aregex_cpu_n_5 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_0),
        .content_reg_bram_0_2(content_reg_bram_0_1),
        .\cur_cc_pointer_reg[2] (\cur_cc_pointer_reg[2] ),
        .\cur_cc_pointer_reg[2]_0 (\cur_cc_pointer_reg[2]_0 ),
        .\cur_cc_pointer_reg[2]_1 (\cur_cc_pointer_reg[2]_1 ),
        .\cur_cc_pointer_reg[2]_2 (\cur_cc_pointer_reg[2]_2 ),
        .\cur_cc_pointer_reg[2]_3 (\cur_cc_pointer_reg[2]_3 ),
        .\cur_cc_pointer_reg[2]_4 (\cur_cc_pointer_reg[2]_4 ),
        .\cur_cc_pointer_reg[2]_5 (\cur_cc_pointer_reg[2]_5 ),
        .\cur_cc_pointer_reg[2]_6 (\cur_cc_pointer_reg[2]_6 ),
        .\cur_cc_pointer_reg[3] (\cur_cc_pointer_reg[3] ),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .\cur_state_reg[0] (\cur_state_reg[0]_1 ),
        .\cur_state_reg[0]_0 (\cur_state_reg[2]_3 ),
        .\cur_state_reg[1] (buffer_n_31),
        .fifo_cur_char_data_out_ready__0(fifo_cur_char_data_out_ready__0),
        .fifo_cur_char_data_out_valid(fifo_cur_char_data_out_valid),
        .fifo_even_data_in_ready(fifo_even_data_in_ready),
        .fifo_odd_data_in_ready(fifo_odd_data_in_ready),
        .fifo_odd_data_in_valid(fifo_odd_data_in_valid),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[1] (\head_reg[1] ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (\head_reg[2] ),
        .\head_reg[6]_0 (\tail_reg[0] ),
        .input_pc(input_pc),
        .\middle_reg[0] (\tail_reg[0]_0 ),
        .\old_grant_reg[0]_i_15 (\old_grant_reg[0]_i_15 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.latency__0 (\switch2channel\.latency__0 ),
        .\switch2cpu\.latency (\switch2cpu\.latency ),
        .\tail_reg[0] (\fifo_odd/p_0_in ),
        .\tail_reg[0]_0 (\fifo_even/p_0_in ),
        .\tail_reg[0]_1 (\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined \g.aregex_cpu 
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .\EXE1_Instr_reg[10]_0 (\EXE1_Instr_reg[10] ),
        .\EXE1_Instr_reg[10]_1 (\EXE1_Instr_reg[10]_0 ),
        .\EXE1_Instr_reg[12]_0 (\EXE1_Instr_reg[12] ),
        .\EXE1_Instr_reg[8]_0 (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9]_0 (\fifo_odd/p_0_in ),
        .\EXE1_Instr_reg[9]_1 (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_2 (\g.aregex_cpu_n_5 ),
        .\EXE1_Instr_reg[9]_3 (\fifo_even/p_0_in ),
        .\EXE1_Instr_reg[9]_4 (\EXE1_Instr_reg[9]_0 ),
        .\EXE1_Instr_reg[9]_5 (\EXE1_Instr_reg[9]_1 ),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_not_stall(FETCH_REC_not_stall),
        .O(O),
        .Q(Q),
        .WEA(WEA),
        .all_bb_full(all_bb_full),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts),
        .best_output__1(\station/best_output__1 ),
        .bram_r_valid(bram_r_valid),
        .content_reg_bram_0_i_20__20_0(\cur_cc_pointer_reg[2]_4 ),
        .content_reg_bram_0_i_20__20_1(\cur_cc_pointer_reg[2]_3 ),
        .curState(curState),
        .\cur_state[1]_i_5_0 (\cur_cc_pointer_reg[2]_1 ),
        .\cur_state[1]_i_5_1 (\cur_cc_pointer_reg[2]_2 ),
        .\cur_state[1]_i_5_2 (\cur_cc_pointer_reg[2]_5 ),
        .\cur_state[1]_i_5_3 (\cur_cc_pointer_reg[2]_6 ),
        .\cur_state[1]_i_5_4 (\cur_state[1]_i_5 ),
        .\cur_state[2]_i_11 (\cur_state[2]_i_11 ),
        .\cur_state[2]_i_15_0 (\cur_cc_pointer_reg[2] ),
        .\cur_state[2]_i_15_1 (\cur_cc_pointer_reg[2]_0 ),
        .\cur_state_reg[0] (\cur_state_reg[0] ),
        .\cur_state_reg[0]_0 (\cur_state_reg[0]_0 ),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\cur_state_reg[2]_0 (\cur_state_reg[2]_0 ),
        .\cur_state_reg[2]_1 (\cur_state_reg[2]_1 ),
        .\cur_state_reg[2]_2 (\cur_state_reg[2]_2 ),
        .\cur_state_reg[2]_3 (\cur_state_reg[2]_3 ),
        .data_out0(data_out0),
        .fifo_cur_char_data_out_ready__0(fifo_cur_char_data_out_ready__0),
        .fifo_cur_char_data_out_valid(fifo_cur_char_data_out_valid),
        .fifo_even_data_in_ready(fifo_even_data_in_ready),
        .fifo_odd_data_in_ready(fifo_odd_data_in_ready),
        .fifo_odd_data_in_valid(fifo_odd_data_in_valid),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0 (\curState_reg[0] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88 (\cur_state_reg[0]_1 [3]),
        .\head_reg[2] (\head_reg[2] ),
        .\in_0\.data (\in_0\.data ),
        .\memory_for_cc\.addr (\memory_for_cc\.addr ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .p_1_in(p_1_in),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\head_reg[1] ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine_11
   (WEBWE,
    ADDRA,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__0,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    DI,
    cur_is_even_character_reg_rep__0_2,
    S,
    FETCH_REC_Instr_valid_reg,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    D,
    s00_axi_aclk,
    \memory\.data ,
    content_reg,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_16_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_2 ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant[6]_i_6 ,
    \old_grant[7]_i_2 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__5 ,
    \head[6]_i_6__5_0 ,
    \head[6]_i_6__5_1 ,
    \head[6]_i_6__5_2 ,
    \head[6]_i_6__5_3 ,
    \head[6]_i_6__5_4 ,
    \head[6]_i_6__5_5 ,
    \head[6]_i_6__5_6 ,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [0:0]WEBWE;
  output [3:0]ADDRA;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__0;
  output [0:0]cur_is_even_character_reg_rep__0_0;
  output cur_is_even_character_reg_rep__0_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__0_2;
  output [1:0]S;
  output FETCH_REC_Instr_valid_reg;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output [1:0]D;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]content_reg;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_16_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_2 ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant[6]_i_6 ;
  input \old_grant[7]_i_2 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__5 ;
  input \head[6]_i_6__5_0 ;
  input \head[6]_i_6__5_1 ;
  input \head[6]_i_6__5_2 ;
  input \head[6]_i_6__5_3 ;
  input \head[6]_i_6__5_4 ;
  input \head[6]_i_6__5_5 ;
  input \head[6]_i_6__5_6 ;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid_reg;
  wire \FETCH_REC_Pc_reg[0] ;
  wire FETCH_SEND_not_stall;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire a_cache_n_10;
  wire a_cache_n_11;
  wire a_cache_n_12;
  wire a_cache_n_13;
  wire a_cache_n_14;
  wire a_cache_n_15;
  wire a_cache_n_16;
  wire a_cache_n_17;
  wire a_cache_n_18;
  wire a_cache_n_19;
  wire a_cache_n_2;
  wire a_cache_n_20;
  wire a_cache_n_21;
  wire a_cache_n_22;
  wire a_cache_n_23;
  wire a_cache_n_3;
  wire a_cache_n_5;
  wire a_cache_n_7;
  wire a_cache_n_8;
  wire a_cache_n_9;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire buffer_n_17;
  wire buffer_n_42;
  wire buffer_n_51;
  wire buffer_n_52;
  wire buffer_n_53;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [0:0]content_reg;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character_reg_rep__0;
  wire [0:0]cur_is_even_character_reg_rep__0_0;
  wire cur_is_even_character_reg_rep__0_1;
  wire cur_is_even_character_reg_rep__0_2;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire [1:0]fifo_cur_char_data_out;
  wire [0:0]\fifo_even/p_0_in ;
  wire \g.aregex_cpu_n_1 ;
  wire \g.aregex_cpu_n_18 ;
  wire \g.aregex_cpu_n_2 ;
  wire \g.aregex_cpu_n_3 ;
  wire \g.aregex_cpu_n_8 ;
  wire \head[6]_i_6__5 ;
  wire \head[6]_i_6__5_0 ;
  wire \head[6]_i_6__5_1 ;
  wire \head[6]_i_6__5_2 ;
  wire \head[6]_i_6__5_3 ;
  wire \head[6]_i_6__5_4 ;
  wire \head[6]_i_6__5_5 ;
  wire \head[6]_i_6__5_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire \old_grant_reg[0] ;
  wire [0:0]p_0_in;
  wire [3:0]p_16_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped_12 a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(a_cache_n_2),
        .FETCH_REC_has_to_save_reg(\g.aregex_cpu_n_3 ),
        .WEBWE(WEBWE),
        .content_reg_0(a_cache_n_8),
        .content_reg_1(a_cache_n_9),
        .content_reg_10(a_cache_n_18),
        .content_reg_11(a_cache_n_19),
        .content_reg_12(a_cache_n_20),
        .content_reg_13(a_cache_n_21),
        .content_reg_14(a_cache_n_22),
        .content_reg_15(a_cache_n_23),
        .content_reg_16(content_reg),
        .content_reg_2(a_cache_n_10),
        .content_reg_3(a_cache_n_11),
        .content_reg_4(a_cache_n_12),
        .content_reg_5(a_cache_n_13),
        .content_reg_6(a_cache_n_14),
        .content_reg_7(a_cache_n_15),
        .content_reg_8(a_cache_n_16),
        .content_reg_9(a_cache_n_17),
        .curState(curState),
        .\curState_reg[0]_0 (a_cache_n_3),
        .\curState_reg[0]_1 (FETCH_SEND_not_stall),
        .\curState_reg[0]_2 (a_cache_n_7),
        .\curState_reg[0]_3 (\old_grant_reg[0] ),
        .\curState_reg[0]_4 (\curState_reg[0]_1 ),
        .\curState_reg[0]_5 (\g.aregex_cpu_n_18 ),
        .\head_reg[0] (buffer_n_53),
        .\head_reg[0]_0 (\head_reg[0]_2 ),
        .\memory\.data (\memory\.data ),
        .p_0_in(\fifo_even/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aclk_0(a_cache_n_5));
  re2_copro_re2_copro_0_1_ping_pong_buffer_13 buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(\g.aregex_cpu_n_2 ),
        .content_reg_bram_0_6(\g.aregex_cpu_n_8 ),
        .content_reg_bram_0_7(a_cache_n_7),
        .cur_is_even_character_reg_rep(buffer_n_52),
        .cur_is_even_character_reg_rep__0(cur_is_even_character_reg_rep__0),
        .cur_is_even_character_reg_rep__0_0(cur_is_even_character_reg_rep__0_0),
        .cur_is_even_character_reg_rep__0_1(cur_is_even_character_reg_rep__0_1),
        .cur_is_even_character_reg_rep__0_2(cur_is_even_character_reg_rep__0_2),
        .\cur_state[0]_i_14 (\head_reg[0]_2 ),
        .\cur_state_reg[1] (buffer_n_51),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (a_cache_n_2),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(buffer_n_17),
        .min_latency1_carry_0(min_latency1_carry),
        .min_latency1_carry_1(min_latency1_carry_0),
        .p_0_in(p_0_in),
        .p_0_in_0(\fifo_even/p_0_in ),
        .p_16_out(p_16_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\state_cur_reg[2] (a_cache_n_3),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[0]_0 (\g.aregex_cpu_n_1 ),
        .\tail_reg[3] (buffer_n_53),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (buffer_n_42));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined_14 \g.aregex_cpu 
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[0]_0 (a_cache_n_8),
        .\EXE1_Instr_reg[10]_0 (a_cache_n_18),
        .\EXE1_Instr_reg[11]_0 (a_cache_n_19),
        .\EXE1_Instr_reg[12]_0 (a_cache_n_20),
        .\EXE1_Instr_reg[13]_0 (a_cache_n_21),
        .\EXE1_Instr_reg[14]_0 (a_cache_n_22),
        .\EXE1_Instr_reg[15]_0 (a_cache_n_23),
        .\EXE1_Instr_reg[1]_0 (a_cache_n_9),
        .\EXE1_Instr_reg[2]_0 (a_cache_n_10),
        .\EXE1_Instr_reg[3]_0 (a_cache_n_11),
        .\EXE1_Instr_reg[4]_0 (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[4]_1 (a_cache_n_12),
        .\EXE1_Instr_reg[5]_0 (a_cache_n_13),
        .\EXE1_Instr_reg[6]_0 (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[6]_1 (a_cache_n_14),
        .\EXE1_Instr_reg[7]_0 (a_cache_n_15),
        .\EXE1_Instr_reg[8]_0 (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[8]_1 (a_cache_n_16),
        .\EXE1_Instr_reg[9]_0 (\g.aregex_cpu_n_1 ),
        .\EXE1_Instr_reg[9]_1 (\g.aregex_cpu_n_8 ),
        .\EXE1_Instr_reg[9]_2 (a_cache_n_17),
        .EXE1_Instr_valid_reg_0(\g.aregex_cpu_n_3 ),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_2(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_1 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2]_0 (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3]_0 (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5]_0 (\EXE1_Pc_reg[5] ),
        .EXE2_Instr_valid_reg_0(\g.aregex_cpu_n_2 ),
        .EXE2_Instr_valid_reg_1(buffer_n_42),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_1(\g.aregex_cpu_n_18 ),
        .FETCH_REC_Instr_valid_reg_2(a_cache_n_5),
        .FETCH_REC_Instr_valid_reg_3(buffer_n_52),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 (buffer_n_17),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 (content_reg_bram_0_4),
        .\head[6]_i_6__5_0 (\head[6]_i_6__5 ),
        .\head[6]_i_6__5_1 (\head[6]_i_6__5_0 ),
        .\head[6]_i_6__5_2 (\head[6]_i_6__5_1 ),
        .\head[6]_i_6__5_3 (\head[6]_i_6__5_2 ),
        .\head[6]_i_6__5_4 (\head[6]_i_6__5_3 ),
        .\head[6]_i_6__5_5 (\head[6]_i_6__5_4 ),
        .\head[6]_i_6__5_6 (\head[6]_i_6__5_5 ),
        .\head[6]_i_6__5_7 (\head[6]_i_6__5_6 ),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant[7]_i_2 (\old_grant[7]_i_2 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[6] (buffer_n_51),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine_24
   (ADDRA,
    DOUTBDOUT,
    content_reg_bram_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    D,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_30_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_2 ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[6] ,
    \old_grant_reg[6]_0 ,
    \old_grant_reg[6]_1 ,
    \old_grant_reg[6]_2 ,
    \old_grant_reg[6]_3 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__4 ,
    \head[6]_i_6__4_0 ,
    \head[6]_i_6__4_1 ,
    \head[6]_i_6__4_2 ,
    \head[6]_i_6__4_3 ,
    \head[6]_i_6__4_4 ,
    \head[6]_i_6__4_5 ,
    \head[6]_i_6__4_6 ,
    min_latency1_carry_i_8__4,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [3:0]ADDRA;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output [1:0]D;
  input s00_axi_aclk;
  input [1:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_30_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_2 ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[6] ;
  input \old_grant_reg[6]_0 ;
  input \old_grant_reg[6]_1 ;
  input \old_grant_reg[6]_2 ;
  input \old_grant_reg[6]_3 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__4 ;
  input \head[6]_i_6__4_0 ;
  input \head[6]_i_6__4_1 ;
  input \head[6]_i_6__4_2 ;
  input \head[6]_i_6__4_3 ;
  input \head[6]_i_6__4_4 ;
  input \head[6]_i_6__4_5 ;
  input \head[6]_i_6__4_6 ;
  input min_latency1_carry_i_8__4;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid;
  wire \FETCH_REC_Pc_reg[0] ;
  wire FETCH_SEND_not_stall;
  wire [2:0]Q;
  wire [1:0]S;
  wire [1:0]WEBWE;
  wire a_cache_n_10;
  wire a_cache_n_11;
  wire a_cache_n_12;
  wire a_cache_n_13;
  wire a_cache_n_14;
  wire a_cache_n_15;
  wire a_cache_n_16;
  wire a_cache_n_17;
  wire a_cache_n_18;
  wire a_cache_n_19;
  wire a_cache_n_2;
  wire a_cache_n_20;
  wire a_cache_n_21;
  wire a_cache_n_22;
  wire a_cache_n_23;
  wire a_cache_n_24;
  wire a_cache_n_3;
  wire a_cache_n_5;
  wire a_cache_n_7;
  wire a_cache_n_9;
  wire [0:0]\arbiter_output_pc_port/arbiter/in_ready_packed ;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire buffer_n_17;
  wire buffer_n_41;
  wire buffer_n_42;
  wire buffer_n_53;
  wire buffer_n_54;
  wire buffer_n_55;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire [1:0]fifo_cur_char_data_out;
  wire [0:0]\fifo_even/p_0_in ;
  wire \g.aregex_cpu_n_16 ;
  wire \g.aregex_cpu_n_18 ;
  wire \g.aregex_cpu_n_2 ;
  wire \g.aregex_cpu_n_3 ;
  wire \g.aregex_cpu_n_4 ;
  wire \g.aregex_cpu_n_7 ;
  wire \head[6]_i_6__4 ;
  wire \head[6]_i_6__4_0 ;
  wire \head[6]_i_6__4_1 ;
  wire \head[6]_i_6__4_2 ;
  wire \head[6]_i_6__4_3 ;
  wire \head[6]_i_6__4_4 ;
  wire \head[6]_i_6__4_5 ;
  wire \head[6]_i_6__4_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_8__4;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[6] ;
  wire \old_grant_reg[6]_0 ;
  wire \old_grant_reg[6]_1 ;
  wire \old_grant_reg[6]_2 ;
  wire \old_grant_reg[6]_3 ;
  wire [0:0]p_0_in;
  wire [3:0]p_30_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped_25 a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(a_cache_n_2),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .WEBWE(WEBWE),
        .content_reg_0(a_cache_n_9),
        .content_reg_1(a_cache_n_10),
        .content_reg_10(a_cache_n_19),
        .content_reg_11(a_cache_n_20),
        .content_reg_12(a_cache_n_21),
        .content_reg_13(a_cache_n_22),
        .content_reg_14(a_cache_n_23),
        .content_reg_15(a_cache_n_24),
        .content_reg_2(a_cache_n_11),
        .content_reg_3(a_cache_n_12),
        .content_reg_4(a_cache_n_13),
        .content_reg_5(a_cache_n_14),
        .content_reg_6(a_cache_n_15),
        .content_reg_7(a_cache_n_16),
        .content_reg_8(a_cache_n_17),
        .content_reg_9(a_cache_n_18),
        .curState(curState),
        .\curState_reg[0]_0 (\curState_reg[0] ),
        .\curState_reg[0]_1 (a_cache_n_3),
        .\curState_reg[0]_2 (FETCH_SEND_not_stall),
        .\curState_reg[0]_3 (a_cache_n_7),
        .\curState_reg[0]_4 (\curState_reg[0]_0 ),
        .\curState_reg[0]_5 (\g.aregex_cpu_n_4 ),
        .\curState_reg[0]_6 (\curState_reg[0]_1 ),
        .\head_reg[0] (buffer_n_55),
        .\head_reg[0]_0 (\head_reg[0]_2 ),
        .\is_present_reg[0]_0 (\old_grant_reg[0] ),
        .\memory\.data (\memory\.data ),
        .\old_grant_reg[5] (\g.aregex_cpu_n_16 ),
        .\old_grant_reg[5]_0 (buffer_n_53),
        .\old_grant_reg[6] (\old_grant_reg[6] ),
        .\old_grant_reg[6]_0 (\old_grant_reg[6]_0 ),
        .\old_grant_reg[6]_1 (\old_grant_reg[6]_1 ),
        .\old_grant_reg[6]_2 (\old_grant_reg[6]_2 ),
        .\old_grant_reg[6]_3 (\old_grant_reg[6]_3 ),
        .p_0_in(\fifo_even/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aclk_0(a_cache_n_5));
  re2_copro_re2_copro_0_1_ping_pong_buffer_26 buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (buffer_n_42),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(\g.aregex_cpu_n_3 ),
        .content_reg_bram_0_4(\g.aregex_cpu_n_7 ),
        .content_reg_bram_0_5(a_cache_n_7),
        .content_reg_bram_0_6(\g.aregex_cpu_n_18 ),
        .cur_is_even_character_reg_rep(buffer_n_54),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state[0]_i_9 (\head_reg[0]_2 ),
        .\cur_state_reg[1] (buffer_n_53),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (a_cache_n_2),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(buffer_n_17),
        .min_latency1_carry_0(min_latency1_carry),
        .min_latency1_carry_1(min_latency1_carry_0),
        .min_latency1_carry_i_8__4(min_latency1_carry_i_8__4),
        .p_0_in(p_0_in),
        .p_0_in_0(\fifo_even/p_0_in ),
        .p_30_out(p_30_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\state_cur_reg[2] (a_cache_n_3),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[0]_0 (\g.aregex_cpu_n_2 ),
        .\tail_reg[3] (buffer_n_55),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (buffer_n_41));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined_27 \g.aregex_cpu 
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[0]_0 (a_cache_n_9),
        .\EXE1_Instr_reg[10]_0 (a_cache_n_19),
        .\EXE1_Instr_reg[11]_0 (a_cache_n_20),
        .\EXE1_Instr_reg[12]_0 (a_cache_n_21),
        .\EXE1_Instr_reg[13]_0 (a_cache_n_22),
        .\EXE1_Instr_reg[14]_0 (a_cache_n_23),
        .\EXE1_Instr_reg[15]_0 (a_cache_n_24),
        .\EXE1_Instr_reg[1]_0 (a_cache_n_10),
        .\EXE1_Instr_reg[2]_0 (a_cache_n_11),
        .\EXE1_Instr_reg[3]_0 (a_cache_n_12),
        .\EXE1_Instr_reg[4]_0 (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[4]_1 (a_cache_n_13),
        .\EXE1_Instr_reg[5]_0 (a_cache_n_14),
        .\EXE1_Instr_reg[6]_0 (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[6]_1 (a_cache_n_15),
        .\EXE1_Instr_reg[7]_0 (a_cache_n_16),
        .\EXE1_Instr_reg[8]_0 (\g.aregex_cpu_n_18 ),
        .\EXE1_Instr_reg[8]_1 (a_cache_n_17),
        .\EXE1_Instr_reg[9]_0 (\g.aregex_cpu_n_2 ),
        .\EXE1_Instr_reg[9]_1 (\g.aregex_cpu_n_7 ),
        .\EXE1_Instr_reg[9]_2 (a_cache_n_18),
        .EXE1_Instr_valid_reg_0(\g.aregex_cpu_n_4 ),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_2(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_3(\g.aregex_cpu_n_16 ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_1 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2]_0 (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3]_0 (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5]_0 (\EXE1_Pc_reg[5] ),
        .EXE2_Instr_valid_reg_0(\g.aregex_cpu_n_3 ),
        .EXE2_Instr_valid_reg_1(buffer_n_41),
        .\FETCH_REC_Instr[15]_i_3__4 (\head_reg[0]_0 ),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_0(a_cache_n_5),
        .FETCH_REC_Instr_valid_reg_1(buffer_n_54),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .content_reg_bram_0(buffer_n_42),
        .curState(curState),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 (buffer_n_17),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 (content_reg_bram_0_2),
        .\head[6]_i_6__4_0 (\head[6]_i_6__4 ),
        .\head[6]_i_6__4_1 (\head[6]_i_6__4_0 ),
        .\head[6]_i_6__4_2 (\head[6]_i_6__4_1 ),
        .\head[6]_i_6__4_3 (\head[6]_i_6__4_2 ),
        .\head[6]_i_6__4_4 (\head[6]_i_6__4_3 ),
        .\head[6]_i_6__4_5 (\head[6]_i_6__4_4 ),
        .\head[6]_i_6__4_6 (\head[6]_i_6__4_5 ),
        .\head[6]_i_6__4_7 (\head[6]_i_6__4_6 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine_37
   (ADDRA,
    \slv_reg4_reg[0] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_0 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0]_1 ,
    bb_running,
    \head_reg[2]_0 ,
    \switch2channel\.valid ,
    p_0_in,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    D,
    EXE1_Instr_valid_reg_0,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[0] ,
    p_44_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_2 ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[5] ,
    \old_grant_reg[5]_0 ,
    \old_grant_reg[5]_1 ,
    \old_grant_reg[5]_2 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__3 ,
    \head[6]_i_6__3_0 ,
    \head[6]_i_6__3_1 ,
    \head[6]_i_6__3_2 ,
    \head[6]_i_6__3_3 ,
    \head[6]_i_6__3_4 ,
    \head[6]_i_6__3_5 ,
    \head[6]_i_6__3_6 ,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [3:0]ADDRA;
  output [0:0]\slv_reg4_reg[0] ;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0]_1 ;
  output [0:0]bb_running;
  output \head_reg[2]_0 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output [1:0]D;
  output EXE1_Instr_valid_reg_0;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[6] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [3:0]p_44_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_2 ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[5] ;
  input \old_grant_reg[5]_0 ;
  input \old_grant_reg[5]_1 ;
  input \old_grant_reg[5]_2 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__3 ;
  input \head[6]_i_6__3_0 ;
  input \head[6]_i_6__3_1 ;
  input \head[6]_i_6__3_2 ;
  input \head[6]_i_6__3_3 ;
  input \head[6]_i_6__3_4 ;
  input \head[6]_i_6__3_5 ;
  input \head[6]_i_6__3_6 ;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire FETCH_SEND_not_stall;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire a_cache_n_10;
  wire a_cache_n_11;
  wire a_cache_n_12;
  wire a_cache_n_13;
  wire a_cache_n_14;
  wire a_cache_n_15;
  wire a_cache_n_16;
  wire a_cache_n_17;
  wire a_cache_n_18;
  wire a_cache_n_19;
  wire a_cache_n_20;
  wire a_cache_n_21;
  wire a_cache_n_22;
  wire a_cache_n_23;
  wire a_cache_n_24;
  wire a_cache_n_25;
  wire a_cache_n_3;
  wire a_cache_n_4;
  wire a_cache_n_6;
  wire a_cache_n_8;
  wire [0:0]\arbiter_output_pc_port/arbiter/in_ready_packed ;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire buffer_n_40;
  wire buffer_n_41;
  wire buffer_n_52;
  wire buffer_n_53;
  wire buffer_n_54;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire [1:0]fifo_cur_char_data_out;
  wire [0:0]\fifo_even/p_0_in ;
  wire \g.aregex_cpu_n_14 ;
  wire \g.aregex_cpu_n_15 ;
  wire \g.aregex_cpu_n_17 ;
  wire \g.aregex_cpu_n_2 ;
  wire \g.aregex_cpu_n_3 ;
  wire \g.aregex_cpu_n_4 ;
  wire \head[6]_i_6__3 ;
  wire \head[6]_i_6__3_0 ;
  wire \head[6]_i_6__3_1 ;
  wire \head[6]_i_6__3_2 ;
  wire \head[6]_i_6__3_3 ;
  wire \head[6]_i_6__3_4 ;
  wire \head[6]_i_6__3_5 ;
  wire \head[6]_i_6__3_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[5] ;
  wire \old_grant_reg[5]_0 ;
  wire \old_grant_reg[5]_1 ;
  wire \old_grant_reg[5]_2 ;
  wire [0:0]p_0_in;
  wire [3:0]p_44_out;
  wire s00_axi_aclk;
  wire [0:0]\slv_reg4_reg[0] ;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped_38 a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(a_cache_n_3),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .WEBWE(WEBWE),
        .content_reg_0(a_cache_n_10),
        .content_reg_1(a_cache_n_11),
        .content_reg_10(a_cache_n_20),
        .content_reg_11(a_cache_n_21),
        .content_reg_12(a_cache_n_22),
        .content_reg_13(a_cache_n_23),
        .content_reg_14(a_cache_n_24),
        .content_reg_15(a_cache_n_25),
        .content_reg_2(a_cache_n_12),
        .content_reg_3(a_cache_n_13),
        .content_reg_4(a_cache_n_14),
        .content_reg_5(a_cache_n_15),
        .content_reg_6(a_cache_n_16),
        .content_reg_7(a_cache_n_17),
        .content_reg_8(a_cache_n_18),
        .content_reg_9(a_cache_n_19),
        .curState(curState),
        .\curState_reg[0]_0 (\curState_reg[0] ),
        .\curState_reg[0]_1 (a_cache_n_4),
        .\curState_reg[0]_2 (FETCH_SEND_not_stall),
        .\curState_reg[0]_3 (a_cache_n_8),
        .\curState_reg[0]_4 (\curState_reg[0]_0 ),
        .\curState_reg[0]_5 (\old_grant_reg[0] ),
        .\curState_reg[0]_6 (\g.aregex_cpu_n_4 ),
        .\curState_reg[0]_7 (\curState_reg[0]_1 ),
        .\head_reg[0] (buffer_n_54),
        .\head_reg[0]_0 (\head_reg[0]_2 ),
        .\memory\.data (\memory\.data ),
        .\old_grant_reg[4] (\g.aregex_cpu_n_14 ),
        .\old_grant_reg[4]_0 (buffer_n_52),
        .\old_grant_reg[5] (\old_grant_reg[5] ),
        .\old_grant_reg[5]_0 (\old_grant_reg[5]_0 ),
        .\old_grant_reg[5]_1 (\old_grant_reg[5]_1 ),
        .\old_grant_reg[5]_2 (\old_grant_reg[5]_2 ),
        .p_0_in(\fifo_even/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aclk_0(a_cache_n_6),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ));
  re2_copro_re2_copro_0_1_ping_pong_buffer_39 buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (buffer_n_41),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[6] (\FETCH_REC_Pc_reg[6] ),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(\g.aregex_cpu_n_3 ),
        .content_reg_bram_0_6(\g.aregex_cpu_n_15 ),
        .content_reg_bram_0_7(a_cache_n_8),
        .content_reg_bram_0_8(\g.aregex_cpu_n_17 ),
        .cur_is_even_character_reg_rep(buffer_n_53),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state_reg[1] (buffer_n_52),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 (\head_reg[0]_2 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (a_cache_n_3),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .p_0_in(p_0_in),
        .p_0_in_0(\fifo_even/p_0_in ),
        .p_44_out(p_44_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\state_cur_reg[2] (a_cache_n_4),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[0]_0 (\g.aregex_cpu_n_2 ),
        .\tail_reg[3] (buffer_n_54),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (buffer_n_40));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined_40 \g.aregex_cpu 
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[0]_0 (a_cache_n_10),
        .\EXE1_Instr_reg[10]_0 (a_cache_n_20),
        .\EXE1_Instr_reg[11]_0 (a_cache_n_21),
        .\EXE1_Instr_reg[12]_0 (a_cache_n_22),
        .\EXE1_Instr_reg[13]_0 (a_cache_n_23),
        .\EXE1_Instr_reg[14]_0 (a_cache_n_24),
        .\EXE1_Instr_reg[15]_0 (a_cache_n_25),
        .\EXE1_Instr_reg[1]_0 (a_cache_n_11),
        .\EXE1_Instr_reg[2]_0 (a_cache_n_12),
        .\EXE1_Instr_reg[3]_0 (a_cache_n_13),
        .\EXE1_Instr_reg[4]_0 (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[4]_1 (a_cache_n_14),
        .\EXE1_Instr_reg[5]_0 (a_cache_n_15),
        .\EXE1_Instr_reg[6]_0 (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[6]_1 (a_cache_n_16),
        .\EXE1_Instr_reg[7]_0 (a_cache_n_17),
        .\EXE1_Instr_reg[8]_0 (\g.aregex_cpu_n_17 ),
        .\EXE1_Instr_reg[8]_1 (a_cache_n_18),
        .\EXE1_Instr_reg[9]_0 (\g.aregex_cpu_n_2 ),
        .\EXE1_Instr_reg[9]_1 (\g.aregex_cpu_n_15 ),
        .\EXE1_Instr_reg[9]_2 (a_cache_n_19),
        .EXE1_Instr_valid_reg_0(\g.aregex_cpu_n_4 ),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_2(\g.aregex_cpu_n_14 ),
        .EXE1_Instr_valid_reg_3(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_1 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2]_0 (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3]_0 (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5]_0 (\EXE1_Pc_reg[5] ),
        .EXE2_Instr_valid_reg_0(\g.aregex_cpu_n_3 ),
        .EXE2_Instr_valid_reg_1(buffer_n_40),
        .\FETCH_REC_Instr[15]_i_3__3 (content_reg_bram_0_4),
        .\FETCH_REC_Instr[15]_i_3__3_0 (\head_reg[0]_1 ),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_0(a_cache_n_6),
        .FETCH_REC_Instr_valid_reg_1(buffer_n_53),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .content_reg_bram_0(buffer_n_41),
        .curState(curState),
        .\cur_state[0]_i_3 (\head_reg[2]_0 ),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\head[6]_i_6__3_0 (\head[6]_i_6__3 ),
        .\head[6]_i_6__3_1 (\head[6]_i_6__3_0 ),
        .\head[6]_i_6__3_2 (\head[6]_i_6__3_1 ),
        .\head[6]_i_6__3_3 (\head[6]_i_6__3_2 ),
        .\head[6]_i_6__3_4 (\head[6]_i_6__3_3 ),
        .\head[6]_i_6__3_5 (\head[6]_i_6__3_4 ),
        .\head[6]_i_6__3_6 (\head[6]_i_6__3_5 ),
        .\head[6]_i_6__3_7 (\head[6]_i_6__3_6 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine_50
   (ADDRA,
    WEBWE,
    DOUTBDOUT,
    content_reg_bram_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    D,
    s00_axi_aclk,
    content_reg,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_58_out,
    \channel_old_latency_reg[1] ,
    cur_is_even_character,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[4] ,
    \old_grant_reg[4]_0 ,
    \old_grant_reg[4]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__2 ,
    \head[6]_i_6__2_0 ,
    \head[6]_i_6__2_1 ,
    \head[6]_i_6__2_2 ,
    \head[6]_i_6__2_3 ,
    \head[6]_i_6__2_4 ,
    \head[6]_i_6__2_5 ,
    \head[6]_i_6__2_6 ,
    min_latency1_carry_i_8__2,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [3:0]ADDRA;
  output [0:0]WEBWE;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output [1:0]D;
  input s00_axi_aclk;
  input [0:0]content_reg;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_58_out;
  input \channel_old_latency_reg[1] ;
  input cur_is_even_character;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[4] ;
  input \old_grant_reg[4]_0 ;
  input \old_grant_reg[4]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__2 ;
  input \head[6]_i_6__2_0 ;
  input \head[6]_i_6__2_1 ;
  input \head[6]_i_6__2_2 ;
  input \head[6]_i_6__2_3 ;
  input \head[6]_i_6__2_4 ;
  input \head[6]_i_6__2_5 ;
  input \head[6]_i_6__2_6 ;
  input min_latency1_carry_i_8__2;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid;
  wire \FETCH_REC_Pc_reg[0] ;
  wire FETCH_SEND_not_stall;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire a_cache_n_10;
  wire a_cache_n_11;
  wire a_cache_n_12;
  wire a_cache_n_13;
  wire a_cache_n_14;
  wire a_cache_n_15;
  wire a_cache_n_16;
  wire a_cache_n_17;
  wire a_cache_n_18;
  wire a_cache_n_19;
  wire a_cache_n_20;
  wire a_cache_n_21;
  wire a_cache_n_22;
  wire a_cache_n_23;
  wire a_cache_n_24;
  wire a_cache_n_25;
  wire a_cache_n_3;
  wire a_cache_n_4;
  wire a_cache_n_6;
  wire a_cache_n_8;
  wire [0:0]\arbiter_output_pc_port/arbiter/in_ready_packed ;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire buffer_n_17;
  wire buffer_n_41;
  wire buffer_n_42;
  wire buffer_n_53;
  wire buffer_n_54;
  wire buffer_n_55;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [0:0]content_reg;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire [1:0]fifo_cur_char_data_out;
  wire [0:0]\fifo_even/p_0_in ;
  wire \g.aregex_cpu_n_16 ;
  wire \g.aregex_cpu_n_18 ;
  wire \g.aregex_cpu_n_2 ;
  wire \g.aregex_cpu_n_3 ;
  wire \g.aregex_cpu_n_4 ;
  wire \g.aregex_cpu_n_7 ;
  wire \head[6]_i_6__2 ;
  wire \head[6]_i_6__2_0 ;
  wire \head[6]_i_6__2_1 ;
  wire \head[6]_i_6__2_2 ;
  wire \head[6]_i_6__2_3 ;
  wire \head[6]_i_6__2_4 ;
  wire \head[6]_i_6__2_5 ;
  wire \head[6]_i_6__2_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_8__2;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[4] ;
  wire \old_grant_reg[4]_0 ;
  wire \old_grant_reg[4]_1 ;
  wire [0:0]p_0_in;
  wire [3:0]p_58_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped_51 a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(a_cache_n_3),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .WEBWE(WEBWE),
        .content_reg_0(a_cache_n_10),
        .content_reg_1(a_cache_n_11),
        .content_reg_10(a_cache_n_20),
        .content_reg_11(a_cache_n_21),
        .content_reg_12(a_cache_n_22),
        .content_reg_13(a_cache_n_23),
        .content_reg_14(a_cache_n_24),
        .content_reg_15(a_cache_n_25),
        .content_reg_16(content_reg),
        .content_reg_2(a_cache_n_12),
        .content_reg_3(a_cache_n_13),
        .content_reg_4(a_cache_n_14),
        .content_reg_5(a_cache_n_15),
        .content_reg_6(a_cache_n_16),
        .content_reg_7(a_cache_n_17),
        .content_reg_8(a_cache_n_18),
        .content_reg_9(a_cache_n_19),
        .curState(curState),
        .\curState_reg[0]_0 (\curState_reg[0] ),
        .\curState_reg[0]_1 (a_cache_n_4),
        .\curState_reg[0]_2 (FETCH_SEND_not_stall),
        .\curState_reg[0]_3 (a_cache_n_8),
        .\curState_reg[0]_4 (\curState_reg[0]_0 ),
        .\curState_reg[0]_5 (\g.aregex_cpu_n_4 ),
        .\curState_reg[0]_6 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .\head_reg[0] (buffer_n_55),
        .\is_present_reg[0]_0 (\old_grant_reg[0] ),
        .\memory\.data (\memory\.data ),
        .\old_grant_reg[3] (\g.aregex_cpu_n_16 ),
        .\old_grant_reg[3]_0 (buffer_n_53),
        .\old_grant_reg[4] (\old_grant_reg[4] ),
        .\old_grant_reg[4]_0 (\old_grant_reg[4]_0 ),
        .\old_grant_reg[4]_1 (\old_grant_reg[4]_1 ),
        .p_0_in(\fifo_even/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aclk_0(a_cache_n_6));
  re2_copro_re2_copro_0_1_ping_pong_buffer_52 buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (buffer_n_42),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(\g.aregex_cpu_n_3 ),
        .content_reg_bram_0_4(\g.aregex_cpu_n_7 ),
        .content_reg_bram_0_5(a_cache_n_8),
        .content_reg_bram_0_6(\g.aregex_cpu_n_18 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(buffer_n_54),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state_reg[1] (buffer_n_53),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (a_cache_n_3),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(buffer_n_17),
        .min_latency1_carry_0(min_latency1_carry),
        .min_latency1_carry_1(min_latency1_carry_0),
        .min_latency1_carry_i_8__2(min_latency1_carry_i_8__2),
        .p_0_in(p_0_in),
        .p_0_in_0(\fifo_even/p_0_in ),
        .p_58_out(p_58_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\state_cur_reg[2] (a_cache_n_4),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[0]_0 (\g.aregex_cpu_n_2 ),
        .\tail_reg[3] (buffer_n_55),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (buffer_n_41));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined_53 \g.aregex_cpu 
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[0]_0 (a_cache_n_10),
        .\EXE1_Instr_reg[10]_0 (a_cache_n_20),
        .\EXE1_Instr_reg[11]_0 (a_cache_n_21),
        .\EXE1_Instr_reg[12]_0 (a_cache_n_22),
        .\EXE1_Instr_reg[13]_0 (a_cache_n_23),
        .\EXE1_Instr_reg[14]_0 (a_cache_n_24),
        .\EXE1_Instr_reg[15]_0 (a_cache_n_25),
        .\EXE1_Instr_reg[1]_0 (a_cache_n_11),
        .\EXE1_Instr_reg[2]_0 (a_cache_n_12),
        .\EXE1_Instr_reg[3]_0 (a_cache_n_13),
        .\EXE1_Instr_reg[4]_0 (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[4]_1 (a_cache_n_14),
        .\EXE1_Instr_reg[5]_0 (a_cache_n_15),
        .\EXE1_Instr_reg[6]_0 (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[6]_1 (a_cache_n_16),
        .\EXE1_Instr_reg[7]_0 (a_cache_n_17),
        .\EXE1_Instr_reg[8]_0 (\g.aregex_cpu_n_18 ),
        .\EXE1_Instr_reg[8]_1 (a_cache_n_18),
        .\EXE1_Instr_reg[9]_0 (\g.aregex_cpu_n_2 ),
        .\EXE1_Instr_reg[9]_1 (\g.aregex_cpu_n_7 ),
        .\EXE1_Instr_reg[9]_2 (a_cache_n_19),
        .EXE1_Instr_valid_reg_0(\g.aregex_cpu_n_4 ),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_2(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_3(\g.aregex_cpu_n_16 ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_1 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2]_0 (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3]_0 (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5]_0 (\EXE1_Pc_reg[5] ),
        .EXE2_Instr_valid_reg_0(\g.aregex_cpu_n_3 ),
        .EXE2_Instr_valid_reg_1(buffer_n_41),
        .\FETCH_REC_Instr[15]_i_3__2 (\head_reg[0]_0 ),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_0(a_cache_n_6),
        .FETCH_REC_Instr_valid_reg_1(buffer_n_54),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .content_reg_bram_0(buffer_n_42),
        .curState(curState),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 (buffer_n_17),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 (content_reg_bram_0_2),
        .\head[6]_i_6__2_0 (\head[6]_i_6__2 ),
        .\head[6]_i_6__2_1 (\head[6]_i_6__2_0 ),
        .\head[6]_i_6__2_2 (\head[6]_i_6__2_1 ),
        .\head[6]_i_6__2_3 (\head[6]_i_6__2_2 ),
        .\head[6]_i_6__2_4 (\head[6]_i_6__2_3 ),
        .\head[6]_i_6__2_5 (\head[6]_i_6__2_4 ),
        .\head[6]_i_6__2_6 (\head[6]_i_6__2_5 ),
        .\head[6]_i_6__2_7 (\head[6]_i_6__2_6 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine_63
   (ADDRA,
    \slv_reg4_reg[0] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \EXE1_Instr_reg[9] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \EXE1_Instr_reg[9]_0 ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    D,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_72_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_2 ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[3] ,
    \old_grant_reg[3]_0 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__1 ,
    \head[6]_i_6__1_0 ,
    \head[6]_i_6__1_1 ,
    \head[6]_i_6__1_2 ,
    \head[6]_i_6__1_3 ,
    \head[6]_i_6__1_4 ,
    \head[6]_i_6__1_5 ,
    \head[6]_i_6__1_6 ,
    Q,
    cur_is_even_character,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [3:0]ADDRA;
  output [0:0]\slv_reg4_reg[0] ;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \EXE1_Instr_reg[9] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \EXE1_Instr_reg[9]_0 ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output [1:0]D;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_72_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_2 ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[3] ;
  input \old_grant_reg[3]_0 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__1 ;
  input \head[6]_i_6__1_0 ;
  input \head[6]_i_6__1_1 ;
  input \head[6]_i_6__1_2 ;
  input \head[6]_i_6__1_3 ;
  input \head[6]_i_6__1_4 ;
  input \head[6]_i_6__1_5 ;
  input \head[6]_i_6__1_6 ;
  input [2:0]Q;
  input cur_is_even_character;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid;
  wire \FETCH_REC_Pc_reg[0] ;
  wire FETCH_SEND_not_stall;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire a_cache_n_10;
  wire a_cache_n_11;
  wire a_cache_n_12;
  wire a_cache_n_13;
  wire a_cache_n_14;
  wire a_cache_n_15;
  wire a_cache_n_16;
  wire a_cache_n_17;
  wire a_cache_n_18;
  wire a_cache_n_19;
  wire a_cache_n_20;
  wire a_cache_n_21;
  wire a_cache_n_22;
  wire a_cache_n_23;
  wire a_cache_n_24;
  wire a_cache_n_25;
  wire a_cache_n_3;
  wire a_cache_n_4;
  wire a_cache_n_6;
  wire a_cache_n_8;
  wire [0:0]\arbiter_output_pc_port/arbiter/in_ready_packed ;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire buffer_n_17;
  wire buffer_n_40;
  wire buffer_n_41;
  wire buffer_n_52;
  wire buffer_n_53;
  wire buffer_n_54;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire [1:0]fifo_cur_char_data_out;
  wire [0:0]\fifo_even/p_0_in ;
  wire \g.aregex_cpu_n_16 ;
  wire \g.aregex_cpu_n_18 ;
  wire \g.aregex_cpu_n_3 ;
  wire \g.aregex_cpu_n_4 ;
  wire \g.aregex_cpu_n_7 ;
  wire \head[6]_i_6__1 ;
  wire \head[6]_i_6__1_0 ;
  wire \head[6]_i_6__1_1 ;
  wire \head[6]_i_6__1_2 ;
  wire \head[6]_i_6__1_3 ;
  wire \head[6]_i_6__1_4 ;
  wire \head[6]_i_6__1_5 ;
  wire \head[6]_i_6__1_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[3] ;
  wire \old_grant_reg[3]_0 ;
  wire [0:0]p_0_in;
  wire [3:0]p_72_out;
  wire s00_axi_aclk;
  wire [0:0]\slv_reg4_reg[0] ;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped_64 a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(a_cache_n_3),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .WEBWE(WEBWE),
        .content_reg_0(a_cache_n_10),
        .content_reg_1(a_cache_n_11),
        .content_reg_10(a_cache_n_20),
        .content_reg_11(a_cache_n_21),
        .content_reg_12(a_cache_n_22),
        .content_reg_13(a_cache_n_23),
        .content_reg_14(a_cache_n_24),
        .content_reg_15(a_cache_n_25),
        .content_reg_2(a_cache_n_12),
        .content_reg_3(a_cache_n_13),
        .content_reg_4(a_cache_n_14),
        .content_reg_5(a_cache_n_15),
        .content_reg_6(a_cache_n_16),
        .content_reg_7(a_cache_n_17),
        .content_reg_8(a_cache_n_18),
        .content_reg_9(a_cache_n_19),
        .curState(curState),
        .\curState_reg[0]_0 (\curState_reg[0] ),
        .\curState_reg[0]_1 (a_cache_n_4),
        .\curState_reg[0]_2 (FETCH_SEND_not_stall),
        .\curState_reg[0]_3 (a_cache_n_8),
        .\curState_reg[0]_4 (\curState_reg[0]_0 ),
        .\curState_reg[0]_5 (\old_grant_reg[0] ),
        .\curState_reg[0]_6 (\g.aregex_cpu_n_4 ),
        .\curState_reg[0]_7 (\curState_reg[0]_1 ),
        .\head_reg[0] (buffer_n_54),
        .\head_reg[0]_0 (\head_reg[0]_2 ),
        .\memory\.data (\memory\.data ),
        .\old_grant_reg[2] (\g.aregex_cpu_n_16 ),
        .\old_grant_reg[2]_0 (buffer_n_52),
        .\old_grant_reg[3] (\old_grant_reg[3] ),
        .\old_grant_reg[3]_0 (\old_grant_reg[3]_0 ),
        .p_0_in(\fifo_even/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aclk_0(a_cache_n_6),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ));
  re2_copro_re2_copro_0_1_ping_pong_buffer_65 buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9]_0 ),
        .\EXE1_Instr_reg[9]_0 (buffer_n_41),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(\EXE1_Instr_reg[9] ),
        .content_reg_bram_0_6(a_cache_n_8),
        .content_reg_bram_0_7(\g.aregex_cpu_n_18 ),
        .content_reg_bram_0_8(\g.aregex_cpu_n_3 ),
        .content_reg_bram_0_9(\g.aregex_cpu_n_7 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(buffer_n_53),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state_reg[1] (buffer_n_52),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (a_cache_n_3),
        .\head_reg[2] (\head_reg[2] ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(buffer_n_17),
        .min_latency1_carry_0(min_latency1_carry),
        .min_latency1_carry_1(min_latency1_carry_0),
        .p_0_in(p_0_in),
        .p_0_in_0(\fifo_even/p_0_in ),
        .p_72_out(p_72_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\state_cur_reg[2] (a_cache_n_4),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[3] (buffer_n_54),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (buffer_n_40));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined_66 \g.aregex_cpu 
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[0]_0 (a_cache_n_10),
        .\EXE1_Instr_reg[10]_0 (a_cache_n_20),
        .\EXE1_Instr_reg[11]_0 (a_cache_n_21),
        .\EXE1_Instr_reg[12]_0 (a_cache_n_22),
        .\EXE1_Instr_reg[13]_0 (a_cache_n_23),
        .\EXE1_Instr_reg[14]_0 (a_cache_n_24),
        .\EXE1_Instr_reg[15]_0 (a_cache_n_25),
        .\EXE1_Instr_reg[1]_0 (a_cache_n_11),
        .\EXE1_Instr_reg[2]_0 (a_cache_n_12),
        .\EXE1_Instr_reg[3]_0 (a_cache_n_13),
        .\EXE1_Instr_reg[4]_0 (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[4]_1 (a_cache_n_14),
        .\EXE1_Instr_reg[5]_0 (a_cache_n_15),
        .\EXE1_Instr_reg[6]_0 (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[6]_1 (a_cache_n_16),
        .\EXE1_Instr_reg[7]_0 (a_cache_n_17),
        .\EXE1_Instr_reg[8]_0 (\g.aregex_cpu_n_18 ),
        .\EXE1_Instr_reg[8]_1 (a_cache_n_18),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_1 (\g.aregex_cpu_n_7 ),
        .\EXE1_Instr_reg[9]_2 (a_cache_n_19),
        .EXE1_Instr_valid_reg_0(\g.aregex_cpu_n_4 ),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_2(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_3(\g.aregex_cpu_n_16 ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_1 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2]_0 (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3]_0 (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5]_0 (\EXE1_Pc_reg[5] ),
        .EXE2_Instr_valid_reg_0(\g.aregex_cpu_n_3 ),
        .EXE2_Instr_valid_reg_1(buffer_n_40),
        .\FETCH_REC_Instr[15]_i_3__1 (\head_reg[0]_0 ),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_0(a_cache_n_6),
        .FETCH_REC_Instr_valid_reg_1(buffer_n_53),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .content_reg_bram_0(buffer_n_41),
        .curState(curState),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 (buffer_n_17),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 (content_reg_bram_0_4),
        .\head[6]_i_6__1_0 (\head[6]_i_6__1 ),
        .\head[6]_i_6__1_1 (\head[6]_i_6__1_0 ),
        .\head[6]_i_6__1_2 (\head[6]_i_6__1_1 ),
        .\head[6]_i_6__1_3 (\head[6]_i_6__1_2 ),
        .\head[6]_i_6__1_4 (\head[6]_i_6__1_3 ),
        .\head[6]_i_6__1_5 (\head[6]_i_6__1_4 ),
        .\head[6]_i_6__1_6 (\head[6]_i_6__1_5 ),
        .\head[6]_i_6__1_7 (\head[6]_i_6__1_6 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine_76
   (WEBWE,
    ADDRA,
    DOUTBDOUT,
    content_reg_bram_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_0 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    DI,
    cur_is_even_character_reg_2,
    S,
    \cur_state_reg[2] ,
    \cur_state_reg[1] ,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0]_1 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    D,
    EXE1_Instr_valid_reg_0,
    s00_axi_aclk,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant_reg[0] ,
    cur_is_even_character,
    p_86_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_2 ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    any_bb_accept,
    all_bb_full,
    Q,
    \cur_state_reg[1]_0 ,
    any_bb_running,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \cur_state_reg[0] ,
    \old_grant_reg[2] ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__0 ,
    \head[6]_i_6__0_0 ,
    \head[6]_i_6__0_1 ,
    \head[6]_i_6__0_2 ,
    \head[6]_i_6__0_3 ,
    \head[6]_i_6__0_4 ,
    \head[6]_i_6__0_5 ,
    \head[6]_i_6__0_6 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [0:0]WEBWE;
  output [3:0]ADDRA;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg;
  output [0:0]cur_is_even_character_reg_0;
  output cur_is_even_character_reg_1;
  output [1:0]DI;
  output cur_is_even_character_reg_2;
  output [1:0]S;
  output [1:0]\cur_state_reg[2] ;
  output \cur_state_reg[1] ;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0]_1 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output [1:0]D;
  output EXE1_Instr_valid_reg_0;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \old_grant_reg[0] ;
  input cur_is_even_character;
  input [3:0]p_86_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_2 ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input any_bb_accept;
  input all_bb_full;
  input [2:0]Q;
  input [0:0]\cur_state_reg[1]_0 ;
  input any_bb_running;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \cur_state_reg[0] ;
  input \old_grant_reg[2] ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__0 ;
  input \head[6]_i_6__0_0 ;
  input \head[6]_i_6__0_1 ;
  input \head[6]_i_6__0_2 ;
  input \head[6]_i_6__0_3 ;
  input \head[6]_i_6__0_4 ;
  input \head[6]_i_6__0_5 ;
  input \head[6]_i_6__0_6 ;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid;
  wire FETCH_SEND_not_stall;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire a_cache_n_10;
  wire a_cache_n_11;
  wire a_cache_n_12;
  wire a_cache_n_13;
  wire a_cache_n_14;
  wire a_cache_n_15;
  wire a_cache_n_16;
  wire a_cache_n_17;
  wire a_cache_n_18;
  wire a_cache_n_19;
  wire a_cache_n_20;
  wire a_cache_n_21;
  wire a_cache_n_22;
  wire a_cache_n_23;
  wire a_cache_n_24;
  wire a_cache_n_25;
  wire a_cache_n_3;
  wire a_cache_n_4;
  wire a_cache_n_6;
  wire a_cache_n_8;
  wire all_bb_full;
  wire any_bb_accept;
  wire any_bb_running;
  wire [0:0]\arbiter_output_pc_port/arbiter/in_ready_packed ;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire buffer_n_40;
  wire buffer_n_41;
  wire buffer_n_52;
  wire buffer_n_53;
  wire buffer_n_54;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire [0:0]cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[0] ;
  wire \cur_state_reg[1] ;
  wire [0:0]\cur_state_reg[1]_0 ;
  wire [1:0]\cur_state_reg[2] ;
  wire [1:0]fifo_cur_char_data_out;
  wire [0:0]\fifo_even/p_0_in ;
  wire \g.aregex_cpu_n_16 ;
  wire \g.aregex_cpu_n_17 ;
  wire \g.aregex_cpu_n_19 ;
  wire \g.aregex_cpu_n_2 ;
  wire \g.aregex_cpu_n_3 ;
  wire \g.aregex_cpu_n_4 ;
  wire \head[6]_i_6__0 ;
  wire \head[6]_i_6__0_0 ;
  wire \head[6]_i_6__0_1 ;
  wire \head[6]_i_6__0_2 ;
  wire \head[6]_i_6__0_3 ;
  wire \head[6]_i_6__0_4 ;
  wire \head[6]_i_6__0_5 ;
  wire \head[6]_i_6__0_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[2] ;
  wire [0:0]p_0_in;
  wire [3:0]p_86_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped_77 a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(a_cache_n_3),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .WEBWE(WEBWE),
        .content_reg_0(a_cache_n_10),
        .content_reg_1(a_cache_n_11),
        .content_reg_10(a_cache_n_20),
        .content_reg_11(a_cache_n_21),
        .content_reg_12(a_cache_n_22),
        .content_reg_13(a_cache_n_23),
        .content_reg_14(a_cache_n_24),
        .content_reg_15(a_cache_n_25),
        .content_reg_2(a_cache_n_12),
        .content_reg_3(a_cache_n_13),
        .content_reg_4(a_cache_n_14),
        .content_reg_5(a_cache_n_15),
        .content_reg_6(a_cache_n_16),
        .content_reg_7(a_cache_n_17),
        .content_reg_8(a_cache_n_18),
        .content_reg_9(a_cache_n_19),
        .curState(curState),
        .\curState_reg[0]_0 (\curState_reg[0] ),
        .\curState_reg[0]_1 (a_cache_n_4),
        .\curState_reg[0]_2 (FETCH_SEND_not_stall),
        .\curState_reg[0]_3 (a_cache_n_8),
        .\curState_reg[0]_4 (\curState_reg[0]_0 ),
        .\curState_reg[0]_5 (\g.aregex_cpu_n_4 ),
        .\curState_reg[0]_6 (\curState_reg[0]_1 ),
        .\head_reg[0] (buffer_n_54),
        .\head_reg[0]_0 (\head_reg[0]_2 ),
        .\is_present_reg[0]_0 (\old_grant_reg[0] ),
        .\memory\.data (\memory\.data ),
        .\old_grant_reg[1] (\g.aregex_cpu_n_16 ),
        .\old_grant_reg[1]_0 (buffer_n_52),
        .\old_grant_reg[2] (\old_grant_reg[2] ),
        .p_0_in(\fifo_even/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aclk_0(a_cache_n_6));
  re2_copro_re2_copro_0_1_ping_pong_buffer_78 buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (buffer_n_41),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(\g.aregex_cpu_n_3 ),
        .content_reg_bram_0_4(\g.aregex_cpu_n_17 ),
        .content_reg_bram_0_5(a_cache_n_8),
        .content_reg_bram_0_6(\g.aregex_cpu_n_19 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_2),
        .cur_is_even_character_reg_rep__1(buffer_n_53),
        .\cur_state_reg[1] (buffer_n_52),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 (\head_reg[0]_2 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (a_cache_n_3),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .p_0_in(p_0_in),
        .p_0_in_0(\fifo_even/p_0_in ),
        .p_86_out(p_86_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\state_cur_reg[2] (a_cache_n_4),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[0]_0 (\g.aregex_cpu_n_2 ),
        .\tail_reg[3] (buffer_n_54),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (buffer_n_40));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined_79 \g.aregex_cpu 
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[0]_0 (a_cache_n_10),
        .\EXE1_Instr_reg[10]_0 (a_cache_n_20),
        .\EXE1_Instr_reg[11]_0 (a_cache_n_21),
        .\EXE1_Instr_reg[12]_0 (a_cache_n_22),
        .\EXE1_Instr_reg[13]_0 (a_cache_n_23),
        .\EXE1_Instr_reg[14]_0 (a_cache_n_24),
        .\EXE1_Instr_reg[15]_0 (a_cache_n_25),
        .\EXE1_Instr_reg[1]_0 (a_cache_n_11),
        .\EXE1_Instr_reg[2]_0 (a_cache_n_12),
        .\EXE1_Instr_reg[3]_0 (a_cache_n_13),
        .\EXE1_Instr_reg[4]_0 (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[4]_1 (a_cache_n_14),
        .\EXE1_Instr_reg[5]_0 (a_cache_n_15),
        .\EXE1_Instr_reg[6]_0 (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[6]_1 (a_cache_n_16),
        .\EXE1_Instr_reg[7]_0 (a_cache_n_17),
        .\EXE1_Instr_reg[8]_0 (\g.aregex_cpu_n_19 ),
        .\EXE1_Instr_reg[8]_1 (a_cache_n_18),
        .\EXE1_Instr_reg[9]_0 (\g.aregex_cpu_n_2 ),
        .\EXE1_Instr_reg[9]_1 (\g.aregex_cpu_n_17 ),
        .\EXE1_Instr_reg[9]_2 (a_cache_n_19),
        .EXE1_Instr_valid_reg_0(\g.aregex_cpu_n_4 ),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_2(\g.aregex_cpu_n_16 ),
        .EXE1_Instr_valid_reg_3(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_1 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2]_0 (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3]_0 (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5]_0 (\EXE1_Pc_reg[5] ),
        .EXE2_Instr_valid_reg_0(\g.aregex_cpu_n_3 ),
        .EXE2_Instr_valid_reg_1(buffer_n_40),
        .\FETCH_REC_Instr[15]_i_3__0 (content_reg_bram_0_2),
        .\FETCH_REC_Instr[15]_i_3__0_0 (\head_reg[0]_1 ),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_0(a_cache_n_6),
        .FETCH_REC_Instr_valid_reg_1(buffer_n_53),
        .Q(Q),
        .all_bb_full(all_bb_full),
        .any_bb_accept(any_bb_accept),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts),
        .bbs_go(bbs_go),
        .content_reg_bram_0(buffer_n_41),
        .curState(curState),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\cur_state_reg[0] (\cur_state_reg[0] ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\cur_state_reg[1]_0 (\cur_state_reg[1]_0 ),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\head[6]_i_6__0_0 (\head[6]_i_6__0 ),
        .\head[6]_i_6__0_1 (\head[6]_i_6__0_0 ),
        .\head[6]_i_6__0_2 (\head[6]_i_6__0_1 ),
        .\head[6]_i_6__0_3 (\head[6]_i_6__0_2 ),
        .\head[6]_i_6__0_4 (\head[6]_i_6__0_3 ),
        .\head[6]_i_6__0_5 (\head[6]_i_6__0_4 ),
        .\head[6]_i_6__0_6 (\head[6]_i_6__0_5 ),
        .\head[6]_i_6__0_7 (\head[6]_i_6__0_6 ),
        .in_ready_packed(\arbiter_output_pc_port/arbiter/in_ready_packed ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ));
endmodule

(* ORIG_REF_NAME = "engine" *) 
module re2_copro_re2_copro_0_1_engine_89
   (ADDRA,
    WEBWE,
    \slv_reg4_reg[0] ,
    \curState_reg[0] ,
    \EXE1_Instr_reg[9] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    cur_is_even_character_reg_rep__1,
    \curState_reg[0]_0 ,
    content_reg_bram_0,
    \cur_state_reg[2] ,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    cur_is_even_character_reg_rep__1_2,
    \channel_old_latency[4]_i_4 ,
    \cur_state_reg[1] ,
    \override_pc\.ready ,
    p_101_out,
    DINADIN,
    \head_reg[0]_1 ,
    \switch2channel\.valid ,
    p_0_in,
    \cur_state_reg[2]_0 ,
    bb_accepts,
    D,
    EXE1_Instr_valid_reg,
    \channel_old_latency[5]_i_2__5 ,
    s00_axi_aclk,
    \memory\.data ,
    cur_is_even_character,
    \old_grant_reg[0] ,
    \old_grant_reg[0]_0 ,
    s00_axi_aresetn,
    \old_grant_reg[0]_1 ,
    \channel_i\.data102_in ,
    DOUTBDOUT,
    \middle_reg[8] ,
    \head_reg[0]_2 ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[4] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[2]_0 ,
    Q,
    \switch2channel\.ready ,
    \tail_reg[0] ,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    content_reg_bram_0_i_49,
    content_reg_bram_0_i_49_0,
    content_reg_bram_0_i_49_1,
    content_reg_bram_0_i_49_2,
    content_reg_bram_0_i_49_3,
    content_reg_bram_0_i_49_4,
    content_reg_bram_0_i_49_5,
    content_reg_bram_0_i_49_6,
    \channel_old_latency_reg[2]_1 ,
    \channel_old_latency_reg[2]_2 ,
    \curState_reg[0]_1 );
  output [3:0]ADDRA;
  output [0:0]WEBWE;
  output \slv_reg4_reg[0] ;
  output \curState_reg[0] ;
  output \EXE1_Instr_reg[9] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]\curState_reg[0]_0 ;
  output [8:0]content_reg_bram_0;
  output \cur_state_reg[2] ;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output cur_is_even_character_reg_rep__1_2;
  output \channel_old_latency[4]_i_4 ;
  output \cur_state_reg[1] ;
  output \override_pc\.ready ;
  output p_101_out;
  output [8:0]DINADIN;
  output \head_reg[0]_1 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \cur_state_reg[2]_0 ;
  output [0:0]bb_accepts;
  output [1:0]D;
  output EXE1_Instr_valid_reg;
  output [0:0]\channel_old_latency[5]_i_2__5 ;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input cur_is_even_character;
  input [2:0]\old_grant_reg[0] ;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aresetn;
  input \old_grant_reg[0]_1 ;
  input [8:0]\channel_i\.data102_in ;
  input [8:0]DOUTBDOUT;
  input \middle_reg[8] ;
  input \head_reg[0]_2 ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[4] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[2]_0 ;
  input [2:0]Q;
  input \switch2channel\.ready ;
  input \tail_reg[0] ;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input content_reg_bram_0_i_49;
  input content_reg_bram_0_i_49_0;
  input content_reg_bram_0_i_49_1;
  input content_reg_bram_0_i_49_2;
  input content_reg_bram_0_i_49_3;
  input content_reg_bram_0_i_49_4;
  input content_reg_bram_0_i_49_5;
  input content_reg_bram_0_i_49_6;
  input \channel_old_latency_reg[2]_1 ;
  input \channel_old_latency_reg[2]_2 ;
  input \curState_reg[0]_1 ;

  wire [3:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [8:0]DINADIN;
  wire [8:0]DOUTBDOUT;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire FETCH_REC_Instr_valid;
  wire FETCH_SEND_not_stall;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire a_cache_n_10;
  wire a_cache_n_11;
  wire a_cache_n_12;
  wire a_cache_n_13;
  wire a_cache_n_14;
  wire a_cache_n_15;
  wire a_cache_n_16;
  wire a_cache_n_17;
  wire a_cache_n_18;
  wire a_cache_n_19;
  wire a_cache_n_20;
  wire a_cache_n_21;
  wire a_cache_n_22;
  wire a_cache_n_23;
  wire a_cache_n_24;
  wire a_cache_n_25;
  wire a_cache_n_3;
  wire a_cache_n_4;
  wire a_cache_n_7;
  wire a_cache_n_9;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire buffer_n_31;
  wire buffer_n_32;
  wire buffer_n_41;
  wire buffer_n_42;
  wire buffer_n_43;
  wire [8:0]\channel_i\.data102_in ;
  wire \channel_old_latency[4]_i_4 ;
  wire [0:0]\channel_old_latency[5]_i_2__5 ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[2]_1 ;
  wire \channel_old_latency_reg[2]_2 ;
  wire \channel_old_latency_reg[4] ;
  wire [8:0]content_reg_bram_0;
  wire content_reg_bram_0_i_49;
  wire content_reg_bram_0_i_49_0;
  wire content_reg_bram_0_i_49_1;
  wire content_reg_bram_0_i_49_2;
  wire content_reg_bram_0_i_49_3;
  wire content_reg_bram_0_i_49_4;
  wire content_reg_bram_0_i_49_5;
  wire content_reg_bram_0_i_49_6;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire [0:0]\curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[1] ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire [1:0]fifo_cur_char_data_out;
  wire [7:0]\fifo_even/from_memory ;
  wire [0:0]\fifo_even/p_0_in ;
  wire [7:0]fifo_even_data_in;
  wire fifo_even_data_in_valid;
  wire [7:0]\fifo_odd/from_memory ;
  wire [7:0]fifo_odd_data_in;
  wire fifo_odd_data_in_valid;
  wire \g.aregex_cpu_n_10 ;
  wire \g.aregex_cpu_n_29 ;
  wire \g.aregex_cpu_n_3 ;
  wire \g.aregex_cpu_n_4 ;
  wire \g.aregex_cpu_n_5 ;
  wire \g.aregex_cpu_n_56 ;
  wire \g.aregex_cpu_n_58 ;
  wire \g.aregex_cpu_n_6 ;
  wire \g.aregex_cpu_n_62 ;
  wire \g.aregex_cpu_n_7 ;
  wire \g.aregex_cpu_n_8 ;
  wire \g.aregex_cpu_n_9 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [63:0]\memory\.data ;
  wire [7:0]middle_next;
  wire \middle_reg[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire [2:0]\old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \override_pc\.ready ;
  wire [0:0]p_0_in;
  wire p_101_out;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \slv_reg4_reg[0] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;

  re2_copro_re2_copro_0_1_cache_block_directly_mapped_90 a_cache
       (.D({D,ADDRA,fifo_cur_char_data_out}),
        .E(a_cache_n_3),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .SR(\slv_reg4_reg[0] ),
        .WEBWE(WEBWE),
        .content_reg_0(a_cache_n_10),
        .content_reg_1(a_cache_n_11),
        .content_reg_10(a_cache_n_20),
        .content_reg_11(a_cache_n_21),
        .content_reg_12(a_cache_n_22),
        .content_reg_13(a_cache_n_23),
        .content_reg_14(a_cache_n_24),
        .content_reg_15(a_cache_n_25),
        .content_reg_2(a_cache_n_12),
        .content_reg_3(a_cache_n_13),
        .content_reg_4(a_cache_n_14),
        .content_reg_5(a_cache_n_15),
        .content_reg_6(a_cache_n_16),
        .content_reg_7(a_cache_n_17),
        .content_reg_8(a_cache_n_18),
        .content_reg_9(a_cache_n_19),
        .curState(curState),
        .\curState_reg[0]_0 (\curState_reg[0] ),
        .\curState_reg[0]_1 (a_cache_n_4),
        .\curState_reg[0]_2 (\curState_reg[0]_0 ),
        .\curState_reg[0]_3 (FETCH_SEND_not_stall),
        .\curState_reg[0]_4 (a_cache_n_9),
        .\curState_reg[0]_5 (\g.aregex_cpu_n_29 ),
        .\curState_reg[0]_6 (\curState_reg[0]_1 ),
        .\head_reg[0] (buffer_n_43),
        .\head_reg[0]_0 (\head_reg[0]_2 ),
        .\memory\.data (\memory\.data ),
        .\old_grant_reg[0] (\g.aregex_cpu_n_62 ),
        .\old_grant_reg[0]_0 (buffer_n_41),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .p_0_in(\fifo_even/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aclk_0(a_cache_n_7));
  re2_copro_re2_copro_0_1_ping_pong_buffer_91 buffer
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DI(DI),
        .DINADIN(fifo_even_data_in),
        .DOUTBDOUT(\fifo_even/from_memory ),
        .E(fifo_even_data_in_valid),
        .Q(Q),
        .S(S),
        .SR(\slv_reg4_reg[0] ),
        .\channel_old_latency[4]_i_4 (\channel_old_latency[4]_i_4 ),
        .\channel_old_latency[5]_i_2__5 (\channel_old_latency[5]_i_2__5 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .\channel_old_latency_reg[2]_0 (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[2]_1 (\channel_old_latency_reg[2]_1 ),
        .\channel_old_latency_reg[2]_2 (\channel_old_latency_reg[2]_2 ),
        .\channel_old_latency_reg[4] (\channel_old_latency_reg[4] ),
        .content_reg_bram_0(\fifo_odd/from_memory ),
        .content_reg_bram_0_0(fifo_odd_data_in),
        .content_reg_bram_0_1(a_cache_n_9),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .cur_is_even_character_reg_rep__1_3(buffer_n_42),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\cur_state_reg[1]_0 (buffer_n_41),
        .\head[6]_i_3 (\cur_state_reg[2] ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (a_cache_n_3),
        .\middle_reg[0] (\g.aregex_cpu_n_58 ),
        .\middle_reg[7] (middle_next),
        .\middle_reg[7]_0 ({\g.aregex_cpu_n_3 ,\g.aregex_cpu_n_4 ,\g.aregex_cpu_n_5 ,\g.aregex_cpu_n_6 ,\g.aregex_cpu_n_7 ,\g.aregex_cpu_n_8 ,\g.aregex_cpu_n_9 ,\g.aregex_cpu_n_10 }),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_i_8(\head_reg[0]_2 ),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_0_in(\fifo_even/p_0_in ),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[1] (buffer_n_31),
        .\state_cur_reg[1]_0 (buffer_n_32),
        .\state_cur_reg[2] (a_cache_n_4),
        .\state_cur_reg[2]_0 (\g.aregex_cpu_n_56 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\tail_reg[3] (buffer_n_43),
        .\tail_reg[4] (fifo_odd_data_in_valid));
  re2_copro_re2_copro_0_1_regex_cpu_pipelined_92 \g.aregex_cpu 
       (.CO(CO),
        .D({D,ADDRA,fifo_cur_char_data_out}),
        .DINADIN(fifo_even_data_in),
        .DOUTBDOUT(\fifo_even/from_memory ),
        .E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[0]_0 (a_cache_n_10),
        .\EXE1_Instr_reg[10]_0 (a_cache_n_20),
        .\EXE1_Instr_reg[11]_0 (a_cache_n_21),
        .\EXE1_Instr_reg[12]_0 (a_cache_n_22),
        .\EXE1_Instr_reg[13]_0 (a_cache_n_23),
        .\EXE1_Instr_reg[14]_0 (a_cache_n_24),
        .\EXE1_Instr_reg[15]_0 (a_cache_n_25),
        .\EXE1_Instr_reg[1]_0 (a_cache_n_11),
        .\EXE1_Instr_reg[2]_0 (a_cache_n_12),
        .\EXE1_Instr_reg[3]_0 (a_cache_n_13),
        .\EXE1_Instr_reg[4]_0 (a_cache_n_14),
        .\EXE1_Instr_reg[5]_0 (a_cache_n_15),
        .\EXE1_Instr_reg[6]_0 (a_cache_n_16),
        .\EXE1_Instr_reg[7]_0 (a_cache_n_17),
        .\EXE1_Instr_reg[8]_0 (a_cache_n_18),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_1 (a_cache_n_19),
        .EXE1_Instr_valid_reg_0(\g.aregex_cpu_n_29 ),
        .EXE1_Instr_valid_reg_1(DINADIN),
        .EXE1_Instr_valid_reg_2(\g.aregex_cpu_n_62 ),
        .EXE1_Instr_valid_reg_3(EXE1_Instr_valid_reg),
        .EXE2_Instr_valid_reg_0(\head_reg[0]_1 ),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_0(a_cache_n_7),
        .FETCH_REC_Instr_valid_reg_1(buffer_n_42),
        .SR(\slv_reg4_reg[0] ),
        .bb_accepts(bb_accepts),
        .bbs_go(bbs_go),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_i_49_0(content_reg_bram_0_i_49),
        .content_reg_bram_0_i_49_1(content_reg_bram_0_i_49_0),
        .content_reg_bram_0_i_49_2(content_reg_bram_0_i_49_1),
        .content_reg_bram_0_i_49_3(content_reg_bram_0_i_49_2),
        .content_reg_bram_0_i_49_4(content_reg_bram_0_i_49_3),
        .content_reg_bram_0_i_49_5(content_reg_bram_0_i_49_4),
        .content_reg_bram_0_i_49_6(content_reg_bram_0_i_49_5),
        .content_reg_bram_0_i_49_7(content_reg_bram_0_i_49_6),
        .curState(curState),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg({\g.aregex_cpu_n_3 ,\g.aregex_cpu_n_4 ,\g.aregex_cpu_n_5 ,\g.aregex_cpu_n_6 ,\g.aregex_cpu_n_7 ,\g.aregex_cpu_n_8 ,\g.aregex_cpu_n_9 ,\g.aregex_cpu_n_10 }),
        .cur_is_even_character_reg_0(middle_next),
        .cur_is_even_character_reg_1(fifo_odd_data_in),
        .cur_is_even_character_reg_rep__1(fifo_odd_data_in_valid),
        .cur_is_even_character_reg_rep__1_0(\g.aregex_cpu_n_56 ),
        .cur_is_even_character_reg_rep__1_1(fifo_even_data_in_valid),
        .cur_is_even_character_reg_rep__1_2(\g.aregex_cpu_n_58 ),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\cur_state_reg[2]_0 (\cur_state_reg[2]_0 ),
        .\middle_reg[7] (buffer_n_32),
        .\middle_reg[7]_0 (\fifo_odd/from_memory ),
        .\middle_reg[7]_1 (buffer_n_31),
        .\middle_reg[8] (DOUTBDOUT),
        .\middle_reg[8]_0 (\middle_reg[8] ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .p_0_in(p_0_in),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\tail_reg[0] ),
        .\tail_reg[4] (\head_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station
   (content_reg_bram_0,
    WEBWE,
    \slv_reg4_reg[0] ,
    \curState_reg[0] ,
    \EXE1_Instr_reg[9] ,
    D,
    \cur_state_reg[2] ,
    \channel_old_latency_reg[5] ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    \cur_state_reg[1] ,
    \override_pc\.ready ,
    p_101_out,
    \head_reg[0] ,
    \cur_state_reg[2]_0 ,
    bb_accepts,
    EXE1_Instr_valid_reg,
    \tail_reg[6] ,
    \head_reg[5] ,
    \head_reg[2] ,
    E,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DINADIN,
    cur_is_even_character_reg_1,
    content_reg_bram_0_0,
    s00_axi_aclk,
    \memory\.data ,
    cur_is_even_character,
    \head_reg[6] ,
    \old_grant_reg[0] ,
    \old_grant_reg[0]_0 ,
    s00_axi_aresetn,
    \old_grant_reg[0]_1 ,
    \channel_i\.data102_in ,
    \head_reg[0]_0 ,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    Q,
    \tail_reg[0] ,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    content_reg_bram_0_i_49,
    content_reg_bram_0_i_49_0,
    content_reg_bram_0_i_49_1,
    content_reg_bram_0_i_49_2,
    content_reg_bram_0_i_49_3,
    content_reg_bram_0_i_49_4,
    content_reg_bram_0_i_49_5,
    content_reg_bram_0_i_49_6,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    \curState_reg[0]_0 ,
    \channel_old_latency_reg[6] );
  output [5:0]content_reg_bram_0;
  output [0:0]WEBWE;
  output \slv_reg4_reg[0] ;
  output \curState_reg[0] ;
  output \EXE1_Instr_reg[9] ;
  output [0:0]D;
  output \cur_state_reg[2] ;
  output [6:0]\channel_old_latency_reg[5] ;
  output [7:0]cur_is_even_character_reg;
  output [7:0]cur_is_even_character_reg_0;
  output \cur_state_reg[1] ;
  output \override_pc\.ready ;
  output p_101_out;
  output \head_reg[0] ;
  output \cur_state_reg[2]_0 ;
  output [0:0]bb_accepts;
  output EXE1_Instr_valid_reg;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \head_reg[2] ;
  output [0:0]E;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_1;
  output [8:0]content_reg_bram_0_0;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input cur_is_even_character;
  input [0:0]\head_reg[6] ;
  input [2:0]\old_grant_reg[0] ;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aresetn;
  input \old_grant_reg[0]_1 ;
  input [8:0]\channel_i\.data102_in ;
  input \head_reg[0]_0 ;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input [2:0]Q;
  input \tail_reg[0] ;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input content_reg_bram_0_i_49;
  input content_reg_bram_0_i_49_0;
  input content_reg_bram_0_i_49_1;
  input content_reg_bram_0_i_49_2;
  input content_reg_bram_0_i_49_3;
  input content_reg_bram_0_i_49_4;
  input content_reg_bram_0_i_49_5;
  input content_reg_bram_0_i_49_6;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input \curState_reg[0]_0 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [0:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire aChannel_n_10;
  wire aChannel_n_17;
  wire aChannel_n_18;
  wire aChannel_n_19;
  wire aChannel_n_36;
  wire aChannel_n_37;
  wire aChannel_n_38;
  wire aChannel_n_39;
  wire aChannel_n_40;
  wire aChannel_n_43;
  wire aChannel_n_44;
  wire anEngine_n_10;
  wire anEngine_n_11;
  wire anEngine_n_12;
  wire anEngine_n_14;
  wire anEngine_n_15;
  wire anEngine_n_16;
  wire anEngine_n_17;
  wire anEngine_n_18;
  wire anEngine_n_19;
  wire anEngine_n_20;
  wire anEngine_n_21;
  wire anEngine_n_22;
  wire anEngine_n_24;
  wire anEngine_n_25;
  wire anEngine_n_26;
  wire anEngine_n_27;
  wire anEngine_n_28;
  wire anEngine_n_29;
  wire anEngine_n_30;
  wire anEngine_n_31;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire [8:0]\channel_i\.data102_in ;
  wire [6:0]\channel_old_latency_reg[5] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [5:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire content_reg_bram_0_i_49;
  wire content_reg_bram_0_i_49_0;
  wire content_reg_bram_0_i_49_1;
  wire content_reg_bram_0_i_49_2;
  wire content_reg_bram_0_i_49_3;
  wire content_reg_bram_0_i_49_4;
  wire content_reg_bram_0_i_49_5;
  wire content_reg_bram_0_i_49_6;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire cur_is_even_character;
  wire [7:0]cur_is_even_character_reg;
  wire [7:0]cur_is_even_character_reg_0;
  wire [7:0]cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[1] ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire [8:0]\fifo_channel/from_memory ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[2] ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire [63:0]\memory\.data ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [2:0]\old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \override_pc\.ready ;
  wire p_101_out;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \slv_reg4_reg[0] ;
  wire station_n_0;
  wire [8:0]\switch2channel\.data ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[6] ;

  re2_copro_re2_copro_0_1_channel_86 aChannel
       (.CO(station_n_0),
        .D({anEngine_n_14,anEngine_n_15,anEngine_n_16,anEngine_n_17,anEngine_n_18,anEngine_n_19,anEngine_n_20,anEngine_n_21,anEngine_n_22}),
        .DI(aChannel_n_39),
        .DINADIN(\switch2channel\.data ),
        .DOUTBDOUT(\fifo_channel/from_memory ),
        .E(E),
        .S({aChannel_n_37,aChannel_n_38}),
        .SR(\slv_reg4_reg[0] ),
        .\channel_old_latency_reg[0]_0 (anEngine_n_10),
        .\channel_old_latency_reg[0]_1 (anEngine_n_31),
        .\channel_old_latency_reg[0]_2 (anEngine_n_12),
        .\channel_old_latency_reg[2]_0 (aChannel_n_43),
        .\channel_old_latency_reg[3]_0 (aChannel_n_19),
        .\channel_old_latency_reg[3]_1 (aChannel_n_36),
        .\channel_old_latency_reg[3]_2 (aChannel_n_40),
        .\channel_old_latency_reg[4]_0 (anEngine_n_24),
        .\channel_old_latency_reg[4]_1 (anEngine_n_30),
        .\channel_old_latency_reg[4]_2 (anEngine_n_27),
        .\channel_old_latency_reg[5]_0 ({\channel_old_latency_reg[5] [6:3],\channel_old_latency_reg[5] [1:0]}),
        .\channel_old_latency_reg[5]_1 (aChannel_n_17),
        .\channel_old_latency_reg[5]_2 (aChannel_n_18),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_0),
        .content_reg_bram_0_0(\head_reg[0]_0 ),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_10(content_reg_bram_0_10),
        .content_reg_bram_0_11(content_reg_bram_0_11),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .content_reg_bram_0_5(content_reg_bram_0_5),
        .content_reg_bram_0_6(content_reg_bram_0_6),
        .content_reg_bram_0_7(content_reg_bram_0_7),
        .content_reg_bram_0_8(content_reg_bram_0_8),
        .content_reg_bram_0_9(content_reg_bram_0_9),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(DINADIN),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (\head_reg[6] ),
        .\middle_reg[7] (DOUTBDOUT),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .min_latency1_carry(anEngine_n_11),
        .p_0_in(\fifo_channel/p_0_in ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[1] (aChannel_n_44),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[1] (aChannel_n_10),
        .\tail_reg[6] (\tail_reg[6] ));
  re2_copro_re2_copro_0_1_engine_interfaced_87 anEngine
       (.CO(station_n_0),
        .D(content_reg_bram_0),
        .DI({anEngine_n_25,anEngine_n_26}),
        .DINADIN(\switch2channel\.data ),
        .DOUTBDOUT(\fifo_channel/from_memory ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .Q(Q),
        .S({anEngine_n_28,anEngine_n_29}),
        .SR(\slv_reg4_reg[0] ),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bbs_go(bbs_go),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .\channel_old_latency[4]_i_4 (anEngine_n_31),
        .\channel_old_latency[5]_i_2__5 (\channel_old_latency_reg[5] [2]),
        .\channel_old_latency_reg[2] (aChannel_n_43),
        .\channel_old_latency_reg[2]_0 (aChannel_n_36),
        .\channel_old_latency_reg[2]_1 (aChannel_n_10),
        .\channel_old_latency_reg[2]_2 (aChannel_n_17),
        .\channel_old_latency_reg[4] (aChannel_n_19),
        .content_reg_bram_0({anEngine_n_14,anEngine_n_15,anEngine_n_16,anEngine_n_17,anEngine_n_18,anEngine_n_19,anEngine_n_20,anEngine_n_21,anEngine_n_22}),
        .content_reg_bram_0_i_49(content_reg_bram_0_i_49),
        .content_reg_bram_0_i_49_0(content_reg_bram_0_i_49_0),
        .content_reg_bram_0_i_49_1(content_reg_bram_0_i_49_1),
        .content_reg_bram_0_i_49_2(content_reg_bram_0_i_49_2),
        .content_reg_bram_0_i_49_3(content_reg_bram_0_i_49_3),
        .content_reg_bram_0_i_49_4(content_reg_bram_0_i_49_4),
        .content_reg_bram_0_i_49_5(content_reg_bram_0_i_49_5),
        .content_reg_bram_0_i_49_6(content_reg_bram_0_i_49_6),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (D),
        .\curState_reg[0]_1 (\curState_reg[0]_0 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1(anEngine_n_12),
        .cur_is_even_character_reg_rep__1_0(anEngine_n_24),
        .cur_is_even_character_reg_rep__1_1(anEngine_n_27),
        .cur_is_even_character_reg_rep__1_2(anEngine_n_30),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\cur_state_reg[2]_0 (\cur_state_reg[2]_0 ),
        .\head_reg[0] (anEngine_n_10),
        .\head_reg[0]_0 (anEngine_n_11),
        .\head_reg[0]_1 (\head_reg[0] ),
        .\head_reg[0]_2 (\head_reg[0]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[8] (aChannel_n_44),
        .min_latency1_carry(aChannel_n_40),
        .min_latency1_carry_0(aChannel_n_18),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\tail_reg[0] ));
  re2_copro_re2_copro_0_1_switch_88 station
       (.CO(station_n_0),
        .DI({anEngine_n_25,anEngine_n_26,aChannel_n_39}),
        .S({aChannel_n_37,anEngine_n_28,anEngine_n_29,aChannel_n_38}));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station_0
   (WEBWE,
    content_reg_bram_0,
    DOUTBDOUT,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \channel_old_latency_reg[0] ,
    D,
    cur_is_even_character_reg_rep__1,
    \cur_state_reg[2] ,
    \cur_state_reg[1] ,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0] ,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    EXE1_Instr_valid_reg_0,
    \tail_reg[6] ,
    \head_reg[5] ,
    \head_reg[2]_1 ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    content_reg_bram_0_1,
    s00_axi_aclk,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    \old_grant_reg[0] ,
    cur_is_even_character,
    \head_reg[6] ,
    \head_reg[0]_0 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    any_bb_accept,
    all_bb_full,
    Q,
    CO,
    any_bb_running,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \cur_state_reg[0] ,
    \old_grant_reg[2] ,
    content_reg_bram_0_5,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__0 ,
    \head[6]_i_6__0_0 ,
    \head[6]_i_6__0_1 ,
    \head[6]_i_6__0_2 ,
    \head[6]_i_6__0_3 ,
    \head[6]_i_6__0_4 ,
    \head[6]_i_6__0_5 ,
    \head[6]_i_6__0_6 ,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13,
    content_reg_bram_0_14,
    content_reg_bram_0_15,
    content_reg_bram_0_16,
    content_reg_bram_0_17,
    \middle_reg[7]_3 ,
    \middle_reg[7]_4 ,
    \curState_reg[0]_1 ,
    \channel_old_latency_reg[6] );
  output [0:0]WEBWE;
  output [5:0]content_reg_bram_0;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output [6:0]\channel_old_latency_reg[0] ;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__1;
  output [1:0]\cur_state_reg[2] ;
  output \cur_state_reg[1] ;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0] ;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output EXE1_Instr_valid_reg_0;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \head_reg[2]_1 ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__1_0;
  output [7:0]cur_is_even_character_reg_rep__1_1;
  output [8:0]content_reg_bram_0_1;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input [8:0]content_reg_bram_0_4;
  input \old_grant_reg[0] ;
  input cur_is_even_character;
  input [0:0]\head_reg[6] ;
  input \head_reg[0]_0 ;
  input [7:0]\middle_reg[7] ;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input any_bb_accept;
  input all_bb_full;
  input [2:0]Q;
  input [0:0]CO;
  input any_bb_running;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \cur_state_reg[0] ;
  input \old_grant_reg[2] ;
  input content_reg_bram_0_5;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__0 ;
  input \head[6]_i_6__0_0 ;
  input \head[6]_i_6__0_1 ;
  input \head[6]_i_6__0_2 ;
  input \head[6]_i_6__0_3 ;
  input \head[6]_i_6__0_4 ;
  input \head[6]_i_6__0_5 ;
  input \head[6]_i_6__0_6 ;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;
  input content_reg_bram_0_14;
  input content_reg_bram_0_15;
  input content_reg_bram_0_16;
  input content_reg_bram_0_17;
  input [7:0]\middle_reg[7]_3 ;
  input [7:0]\middle_reg[7]_4 ;
  input \curState_reg[0]_1 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire aChannel_n_1;
  wire aChannel_n_10;
  wire aChannel_n_27;
  wire aChannel_n_28;
  wire aChannel_n_31;
  wire aChannel_n_32;
  wire aChannel_n_7;
  wire aChannel_n_8;
  wire aChannel_n_9;
  wire all_bb_full;
  wire anEngine_n_24;
  wire anEngine_n_34;
  wire anEngine_n_35;
  wire anEngine_n_36;
  wire anEngine_n_37;
  wire anEngine_n_38;
  wire anEngine_n_39;
  wire any_bb_accept;
  wire any_bb_running;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire [6:0]\channel_old_latency_reg[0] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [5:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_14;
  wire content_reg_bram_0_15;
  wire content_reg_bram_0_16;
  wire content_reg_bram_0_17;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire [8:0]content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__1;
  wire [7:0]cur_is_even_character_reg_rep__1_0;
  wire [7:0]cur_is_even_character_reg_rep__1_1;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[0] ;
  wire \cur_state_reg[1] ;
  wire [1:0]\cur_state_reg[2] ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire \head[6]_i_6__0 ;
  wire \head[6]_i_6__0_0 ;
  wire \head[6]_i_6__0_1 ;
  wire \head[6]_i_6__0_2 ;
  wire \head[6]_i_6__0_3 ;
  wire \head[6]_i_6__0_4 ;
  wire \head[6]_i_6__0_5 ;
  wire \head[6]_i_6__0_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire [7:0]\middle_reg[7]_3 ;
  wire [7:0]\middle_reg[7]_4 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[2] ;
  wire [6:0]p_86_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire station_n_0;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[6] ;

  re2_copro_re2_copro_0_1_channel_73 aChannel
       (.CO(station_n_0),
        .D(D),
        .DI(aChannel_n_27),
        .S({aChannel_n_9,aChannel_n_10}),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0] [3]),
        .\channel_old_latency_reg[2]_0 (aChannel_n_31),
        .\channel_old_latency_reg[3]_0 (aChannel_n_8),
        .\channel_old_latency_reg[3]_1 (aChannel_n_28),
        .\channel_old_latency_reg[3]_2 ({p_86_out[4],p_86_out[2:1]}),
        .\channel_old_latency_reg[3]_3 (anEngine_n_34),
        .\channel_old_latency_reg[3]_4 (anEngine_n_37),
        .\channel_old_latency_reg[5]_0 (aChannel_n_7),
        .\channel_old_latency_reg[5]_1 (aChannel_n_32),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_1),
        .content_reg_bram_0_0(content_reg_bram_0_4),
        .content_reg_bram_0_1(content_reg_bram_0_6),
        .content_reg_bram_0_10(content_reg_bram_0_15),
        .content_reg_bram_0_11(content_reg_bram_0_16),
        .content_reg_bram_0_12(content_reg_bram_0_17),
        .content_reg_bram_0_2(content_reg_bram_0_7),
        .content_reg_bram_0_3(content_reg_bram_0_8),
        .content_reg_bram_0_4(content_reg_bram_0_9),
        .content_reg_bram_0_5(content_reg_bram_0_10),
        .content_reg_bram_0_6(content_reg_bram_0_11),
        .content_reg_bram_0_7(content_reg_bram_0_12),
        .content_reg_bram_0_8(content_reg_bram_0_13),
        .content_reg_bram_0_9(content_reg_bram_0_14),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .\head_reg[2] (\head_reg[2]_1 ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (\head_reg[6] ),
        .\middle_reg[0] (\head_reg[0]_0 ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .\middle_reg[7]_1 (\middle_reg[7]_1 ),
        .\middle_reg[7]_2 (\middle_reg[7]_2 ),
        .min_latency1_carry(anEngine_n_24),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_86_out({p_86_out[6:5],p_86_out[3],p_86_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[1] (aChannel_n_1),
        .\tail_reg[6] (\tail_reg[6] ));
  re2_copro_re2_copro_0_1_engine_interfaced_74 anEngine
       (.CO(station_n_0),
        .D(content_reg_bram_0),
        .DI({anEngine_n_35,anEngine_n_36}),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .Q(Q),
        .S({anEngine_n_38,anEngine_n_39}),
        .WEBWE(WEBWE),
        .all_bb_full(all_bb_full),
        .any_bb_accept(any_bb_accept),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] ({\channel_old_latency_reg[0] [6:4],\channel_old_latency_reg[0] [2:0]}),
        .\channel_old_latency_reg[1] (aChannel_n_7),
        .\channel_old_latency_reg[1]_0 (aChannel_n_8),
        .\channel_old_latency_reg[1]_1 (aChannel_n_1),
        .\channel_old_latency_reg[2] (aChannel_n_31),
        .content_reg_bram_0(content_reg_bram_0_0),
        .content_reg_bram_0_0(content_reg_bram_0_2),
        .content_reg_bram_0_1(content_reg_bram_0_3),
        .content_reg_bram_0_2(content_reg_bram_0_5),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg({p_86_out[4],p_86_out[2:1]}),
        .cur_is_even_character_reg_0(anEngine_n_34),
        .cur_is_even_character_reg_1(anEngine_n_37),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\cur_state_reg[0] (\cur_state_reg[0] ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\cur_state_reg[1]_0 (CO),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\head[6]_i_6__0 (\head[6]_i_6__0 ),
        .\head[6]_i_6__0_0 (\head[6]_i_6__0_0 ),
        .\head[6]_i_6__0_1 (\head[6]_i_6__0_1 ),
        .\head[6]_i_6__0_2 (\head[6]_i_6__0_2 ),
        .\head[6]_i_6__0_3 (\head[6]_i_6__0_3 ),
        .\head[6]_i_6__0_4 (\head[6]_i_6__0_4 ),
        .\head[6]_i_6__0_5 (\head[6]_i_6__0_5 ),
        .\head[6]_i_6__0_6 (\head[6]_i_6__0_6 ),
        .\head_reg[0] (anEngine_n_24),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7]_3 ),
        .\middle_reg[7]_0 (\middle_reg[7]_4 ),
        .min_latency1_carry(aChannel_n_28),
        .min_latency1_carry_0(aChannel_n_32),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[2] (\old_grant_reg[2] ),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_86_out({p_86_out[6:5],p_86_out[3],p_86_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
  re2_copro_re2_copro_0_1_switch_75 station
       (.CO(station_n_0),
        .DI({anEngine_n_35,anEngine_n_36,aChannel_n_27}),
        .S({aChannel_n_9,anEngine_n_38,anEngine_n_39,aChannel_n_10}));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station_1
   (p_77_out,
    \slv_reg4_reg[0] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \EXE1_Instr_reg[9] ,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    D,
    cur_is_even_character_reg_rep,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \EXE1_Instr_reg[9]_0 ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    \tail_reg[6] ,
    \head_reg[5] ,
    \head_reg[2]_0 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    DINADIN,
    cur_is_even_character_reg_rep_0,
    content_reg_bram_0_1,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    \head_reg[6] ,
    \head_reg[0]_0 ,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \old_grant_reg[3] ,
    \old_grant_reg[3]_0 ,
    content_reg_bram_0_6,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__1 ,
    \head[6]_i_6__1_0 ,
    \head[6]_i_6__1_1 ,
    \head[6]_i_6__1_2 ,
    \head[6]_i_6__1_3 ,
    \head[6]_i_6__1_4 ,
    \head[6]_i_6__1_5 ,
    \head[6]_i_6__1_6 ,
    Q,
    cur_is_even_character,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13,
    content_reg_bram_0_14,
    content_reg_bram_0_15,
    content_reg_bram_0_16,
    content_reg_bram_0_17,
    \middle_reg[7]_2 ,
    \middle_reg[7]_3 ,
    \curState_reg[0]_1 ,
    \channel_old_latency_reg[6] );
  output [5:0]p_77_out;
  output [0:0]\slv_reg4_reg[0] ;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \EXE1_Instr_reg[9] ;
  output \head_reg[0] ;
  output [6:0]\channel_old_latency_reg[0] ;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \EXE1_Instr_reg[9]_0 ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \head_reg[2]_0 ;
  output [0:0]cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output [0:0]cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_rep_0;
  output [8:0]content_reg_bram_0_1;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]content_reg_bram_0_2;
  input [0:0]content_reg_bram_0_3;
  input [7:0]content_reg_bram_0_4;
  input [8:0]content_reg_bram_0_5;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]\head_reg[6] ;
  input \head_reg[0]_0 ;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \old_grant_reg[3] ;
  input \old_grant_reg[3]_0 ;
  input content_reg_bram_0_6;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__1 ;
  input \head[6]_i_6__1_0 ;
  input \head[6]_i_6__1_1 ;
  input \head[6]_i_6__1_2 ;
  input \head[6]_i_6__1_3 ;
  input \head[6]_i_6__1_4 ;
  input \head[6]_i_6__1_5 ;
  input \head[6]_i_6__1_6 ;
  input [2:0]Q;
  input cur_is_even_character;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;
  input content_reg_bram_0_14;
  input content_reg_bram_0_15;
  input content_reg_bram_0_16;
  input content_reg_bram_0_17;
  input [7:0]\middle_reg[7]_2 ;
  input [7:0]\middle_reg[7]_3 ;
  input \curState_reg[0]_1 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire aChannel_n_1;
  wire aChannel_n_10;
  wire aChannel_n_27;
  wire aChannel_n_28;
  wire aChannel_n_31;
  wire aChannel_n_32;
  wire aChannel_n_7;
  wire aChannel_n_8;
  wire aChannel_n_9;
  wire anEngine_n_25;
  wire anEngine_n_36;
  wire anEngine_n_37;
  wire anEngine_n_38;
  wire anEngine_n_39;
  wire anEngine_n_40;
  wire anEngine_n_41;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [6:0]\channel_old_latency_reg[0] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_14;
  wire content_reg_bram_0_15;
  wire content_reg_bram_0_16;
  wire content_reg_bram_0_17;
  wire [7:0]content_reg_bram_0_2;
  wire [0:0]content_reg_bram_0_3;
  wire [7:0]content_reg_bram_0_4;
  wire [8:0]content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire [0:0]cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire [0:0]cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire [7:0]cur_is_even_character_reg_rep;
  wire [7:0]cur_is_even_character_reg_rep_0;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire \head[6]_i_6__1 ;
  wire \head[6]_i_6__1_0 ;
  wire \head[6]_i_6__1_1 ;
  wire \head[6]_i_6__1_2 ;
  wire \head[6]_i_6__1_3 ;
  wire \head[6]_i_6__1_4 ;
  wire \head[6]_i_6__1_5 ;
  wire \head[6]_i_6__1_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire [63:0]\memory\.data ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [7:0]\middle_reg[7]_2 ;
  wire [7:0]\middle_reg[7]_3 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[3] ;
  wire \old_grant_reg[3]_0 ;
  wire [6:0]p_72_out;
  wire [5:0]p_77_out;
  wire s00_axi_aclk;
  wire [0:0]\slv_reg4_reg[0] ;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire station_n_0;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[6] ;

  re2_copro_re2_copro_0_1_channel_60 aChannel
       (.CO(station_n_0),
        .D(D),
        .DI(aChannel_n_27),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .S({aChannel_n_9,aChannel_n_10}),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0] [3]),
        .\channel_old_latency_reg[2]_0 (aChannel_n_31),
        .\channel_old_latency_reg[3]_0 (aChannel_n_8),
        .\channel_old_latency_reg[3]_1 (aChannel_n_28),
        .\channel_old_latency_reg[3]_2 ({p_72_out[4],p_72_out[2:1]}),
        .\channel_old_latency_reg[3]_3 (anEngine_n_36),
        .\channel_old_latency_reg[3]_4 (anEngine_n_39),
        .\channel_old_latency_reg[5]_0 (aChannel_n_7),
        .\channel_old_latency_reg[5]_1 (aChannel_n_32),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_1),
        .content_reg_bram_0_0(content_reg_bram_0_5),
        .content_reg_bram_0_1(content_reg_bram_0_7),
        .content_reg_bram_0_10(content_reg_bram_0_16),
        .content_reg_bram_0_11(content_reg_bram_0_17),
        .content_reg_bram_0_2(content_reg_bram_0_8),
        .content_reg_bram_0_3(content_reg_bram_0_9),
        .content_reg_bram_0_4(content_reg_bram_0_10),
        .content_reg_bram_0_5(content_reg_bram_0_11),
        .content_reg_bram_0_6(content_reg_bram_0_12),
        .content_reg_bram_0_7(content_reg_bram_0_13),
        .content_reg_bram_0_8(content_reg_bram_0_14),
        .content_reg_bram_0_9(content_reg_bram_0_15),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_2),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .\head_reg[2] (\head_reg[2]_0 ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (\head_reg[6] ),
        .\middle_reg[0] (\head_reg[0]_0 ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .\middle_reg[7]_1 (\middle_reg[7]_1 ),
        .min_latency1_carry(anEngine_n_25),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_72_out({p_72_out[6:5],p_72_out[3],p_72_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[1] (aChannel_n_1),
        .\tail_reg[6] (\tail_reg[6] ));
  re2_copro_re2_copro_0_1_engine_interfaced_61 anEngine
       (.CO(station_n_0),
        .D(p_77_out),
        .DI({anEngine_n_37,anEngine_n_38}),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S({anEngine_n_40,anEngine_n_41}),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] ({\channel_old_latency_reg[0] [6:4],\channel_old_latency_reg[0] [2:0]}),
        .\channel_old_latency_reg[1] (aChannel_n_7),
        .\channel_old_latency_reg[1]_0 (aChannel_n_8),
        .\channel_old_latency_reg[1]_1 (aChannel_n_1),
        .\channel_old_latency_reg[2] (aChannel_n_31),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_2),
        .content_reg_bram_0_2(content_reg_bram_0_3),
        .content_reg_bram_0_3(content_reg_bram_0_4),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1({p_72_out[4],p_72_out[2:1]}),
        .cur_is_even_character_reg_rep__1_0(anEngine_n_36),
        .cur_is_even_character_reg_rep__1_1(anEngine_n_39),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\head[6]_i_6__1 (\head[6]_i_6__1 ),
        .\head[6]_i_6__1_0 (\head[6]_i_6__1_0 ),
        .\head[6]_i_6__1_1 (\head[6]_i_6__1_1 ),
        .\head[6]_i_6__1_2 (\head[6]_i_6__1_2 ),
        .\head[6]_i_6__1_3 (\head[6]_i_6__1_3 ),
        .\head[6]_i_6__1_4 (\head[6]_i_6__1_4 ),
        .\head[6]_i_6__1_5 (\head[6]_i_6__1_5 ),
        .\head[6]_i_6__1_6 (\head[6]_i_6__1_6 ),
        .\head_reg[0] (anEngine_n_25),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[2] (\head_reg[2] ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7]_2 ),
        .\middle_reg[7]_0 (\middle_reg[7]_3 ),
        .min_latency1_carry(aChannel_n_28),
        .min_latency1_carry_0(aChannel_n_32),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[3] (\old_grant_reg[3] ),
        .\old_grant_reg[3]_0 (\old_grant_reg[3]_0 ),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_72_out({p_72_out[6:5],p_72_out[3],p_72_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
  re2_copro_re2_copro_0_1_switch_62 station
       (.CO(station_n_0),
        .DI({anEngine_n_37,anEngine_n_38,aChannel_n_27}),
        .S({aChannel_n_9,anEngine_n_40,anEngine_n_41,aChannel_n_10}));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station_2
   (content_reg_bram_0,
    WEBWE,
    DOUTBDOUT,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    D,
    cur_is_even_character_reg_rep__0,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    \tail_reg[6] ,
    \head_reg[5] ,
    \head_reg[2]_1 ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    content_reg_bram_0_1,
    s00_axi_aclk,
    content_reg,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    \head_reg[6] ,
    cur_is_even_character,
    \middle_reg[5] ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[0] ,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \old_grant_reg[4] ,
    \old_grant_reg[4]_0 ,
    \old_grant_reg[4]_1 ,
    content_reg_bram_0_5,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__2 ,
    \head[6]_i_6__2_0 ,
    \head[6]_i_6__2_1 ,
    \head[6]_i_6__2_2 ,
    \head[6]_i_6__2_3 ,
    \head[6]_i_6__2_4 ,
    \head[6]_i_6__2_5 ,
    \head[6]_i_6__2_6 ,
    Q,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13,
    content_reg_bram_0_14,
    content_reg_bram_0_15,
    content_reg_bram_0_16,
    \middle_reg[7]_3 ,
    \middle_reg[7]_4 ,
    \curState_reg[0]_1 ,
    \channel_old_latency_reg[6] );
  output [5:0]content_reg_bram_0;
  output [0:0]WEBWE;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output [6:0]\channel_old_latency_reg[0] ;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__0;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \head_reg[2]_1 ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__0_0;
  output [7:0]cur_is_even_character_reg_rep__0_1;
  output [8:0]content_reg_bram_0_1;
  input s00_axi_aclk;
  input [0:0]content_reg;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input [8:0]content_reg_bram_0_4;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]\head_reg[6] ;
  input cur_is_even_character;
  input \middle_reg[5] ;
  input [7:0]\middle_reg[7] ;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input \middle_reg[0] ;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \old_grant_reg[4] ;
  input \old_grant_reg[4]_0 ;
  input \old_grant_reg[4]_1 ;
  input content_reg_bram_0_5;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__2 ;
  input \head[6]_i_6__2_0 ;
  input \head[6]_i_6__2_1 ;
  input \head[6]_i_6__2_2 ;
  input \head[6]_i_6__2_3 ;
  input \head[6]_i_6__2_4 ;
  input \head[6]_i_6__2_5 ;
  input \head[6]_i_6__2_6 ;
  input [2:0]Q;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;
  input content_reg_bram_0_14;
  input content_reg_bram_0_15;
  input content_reg_bram_0_16;
  input [7:0]\middle_reg[7]_3 ;
  input [7:0]\middle_reg[7]_4 ;
  input \curState_reg[0]_1 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire aChannel_n_1;
  wire aChannel_n_10;
  wire aChannel_n_27;
  wire aChannel_n_28;
  wire aChannel_n_31;
  wire aChannel_n_32;
  wire aChannel_n_7;
  wire aChannel_n_8;
  wire aChannel_n_9;
  wire anEngine_n_24;
  wire anEngine_n_35;
  wire anEngine_n_36;
  wire anEngine_n_37;
  wire anEngine_n_38;
  wire anEngine_n_39;
  wire anEngine_n_40;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [6:0]\channel_old_latency_reg[0] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [0:0]content_reg;
  wire [5:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_14;
  wire content_reg_bram_0_15;
  wire content_reg_bram_0_16;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire [8:0]content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__0;
  wire [7:0]cur_is_even_character_reg_rep__0_0;
  wire [7:0]cur_is_even_character_reg_rep__0_1;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire \head[6]_i_6__2 ;
  wire \head[6]_i_6__2_0 ;
  wire \head[6]_i_6__2_1 ;
  wire \head[6]_i_6__2_2 ;
  wire \head[6]_i_6__2_3 ;
  wire \head[6]_i_6__2_4 ;
  wire \head[6]_i_6__2_5 ;
  wire \head[6]_i_6__2_6 ;
  wire \head_reg[0] ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire [63:0]\memory\.data ;
  wire \middle_reg[0] ;
  wire \middle_reg[5] ;
  wire [7:0]\middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire [7:0]\middle_reg[7]_3 ;
  wire [7:0]\middle_reg[7]_4 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[4] ;
  wire \old_grant_reg[4]_0 ;
  wire \old_grant_reg[4]_1 ;
  wire [6:0]p_58_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire station_n_0;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[6] ;

  re2_copro_re2_copro_0_1_channel_47 aChannel
       (.CO(station_n_0),
        .D(D),
        .DI(aChannel_n_27),
        .S({aChannel_n_9,aChannel_n_10}),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0] [3]),
        .\channel_old_latency_reg[2]_0 (aChannel_n_31),
        .\channel_old_latency_reg[3]_0 (aChannel_n_8),
        .\channel_old_latency_reg[3]_1 (aChannel_n_28),
        .\channel_old_latency_reg[3]_2 ({p_58_out[4],p_58_out[2:1]}),
        .\channel_old_latency_reg[3]_3 (anEngine_n_35),
        .\channel_old_latency_reg[3]_4 (anEngine_n_38),
        .\channel_old_latency_reg[5]_0 (aChannel_n_7),
        .\channel_old_latency_reg[5]_1 (aChannel_n_32),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_1),
        .content_reg_bram_0_0(content_reg_bram_0_4),
        .content_reg_bram_0_1(\FETCH_REC_Pc_reg[0] ),
        .content_reg_bram_0_10(content_reg_bram_0_14),
        .content_reg_bram_0_11(content_reg_bram_0_15),
        .content_reg_bram_0_12(content_reg_bram_0_16),
        .content_reg_bram_0_2(content_reg_bram_0_6),
        .content_reg_bram_0_3(content_reg_bram_0_7),
        .content_reg_bram_0_4(content_reg_bram_0_8),
        .content_reg_bram_0_5(content_reg_bram_0_9),
        .content_reg_bram_0_6(content_reg_bram_0_10),
        .content_reg_bram_0_7(content_reg_bram_0_11),
        .content_reg_bram_0_8(content_reg_bram_0_12),
        .content_reg_bram_0_9(content_reg_bram_0_13),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep__0(cur_is_even_character_reg_rep__0),
        .cur_is_even_character_reg_rep__0_0(cur_is_even_character_reg_rep__0_0),
        .cur_is_even_character_reg_rep__0_1(cur_is_even_character_reg_rep__0_1),
        .\head_reg[2] (\head_reg[2]_1 ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (\head_reg[6] ),
        .\middle_reg[0] (\middle_reg[0] ),
        .\middle_reg[5] (\middle_reg[5] ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .\middle_reg[7]_1 (\middle_reg[7]_1 ),
        .\middle_reg[7]_2 (\middle_reg[7]_2 ),
        .min_latency1_carry(anEngine_n_24),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_58_out({p_58_out[6:5],p_58_out[3],p_58_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[1] (aChannel_n_1),
        .\tail_reg[6] (\tail_reg[6] ));
  re2_copro_re2_copro_0_1_engine_interfaced_48 anEngine
       (.CO(station_n_0),
        .D(content_reg_bram_0),
        .DI({anEngine_n_36,anEngine_n_37}),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S({anEngine_n_39,anEngine_n_40}),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] ({\channel_old_latency_reg[0] [6:4],\channel_old_latency_reg[0] [2:0]}),
        .\channel_old_latency_reg[1] (aChannel_n_7),
        .\channel_old_latency_reg[1]_0 (aChannel_n_8),
        .\channel_old_latency_reg[1]_1 (aChannel_n_1),
        .\channel_old_latency_reg[2] (aChannel_n_31),
        .content_reg(content_reg),
        .content_reg_bram_0(content_reg_bram_0_0),
        .content_reg_bram_0_0(content_reg_bram_0_2),
        .content_reg_bram_0_1(content_reg_bram_0_3),
        .content_reg_bram_0_2(content_reg_bram_0_5),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1({p_58_out[4],p_58_out[2:1]}),
        .cur_is_even_character_reg_rep__1_0(anEngine_n_35),
        .cur_is_even_character_reg_rep__1_1(anEngine_n_38),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\head[6]_i_6__2 (\head[6]_i_6__2 ),
        .\head[6]_i_6__2_0 (\head[6]_i_6__2_0 ),
        .\head[6]_i_6__2_1 (\head[6]_i_6__2_1 ),
        .\head[6]_i_6__2_2 (\head[6]_i_6__2_2 ),
        .\head[6]_i_6__2_3 (\head[6]_i_6__2_3 ),
        .\head[6]_i_6__2_4 (\head[6]_i_6__2_4 ),
        .\head[6]_i_6__2_5 (\head[6]_i_6__2_5 ),
        .\head[6]_i_6__2_6 (\head[6]_i_6__2_6 ),
        .\head_reg[0] (anEngine_n_24),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7]_3 ),
        .\middle_reg[7]_0 (\middle_reg[7]_4 ),
        .min_latency1_carry(aChannel_n_28),
        .min_latency1_carry_0(aChannel_n_32),
        .min_latency1_carry_i_8__2(\middle_reg[0] ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[4] (\old_grant_reg[4] ),
        .\old_grant_reg[4]_0 (\old_grant_reg[4]_0 ),
        .\old_grant_reg[4]_1 (\old_grant_reg[4]_1 ),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_58_out({p_58_out[6:5],p_58_out[3],p_58_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
  re2_copro_re2_copro_0_1_switch_49 station
       (.CO(station_n_0),
        .DI({anEngine_n_36,anEngine_n_37,aChannel_n_27}),
        .S({aChannel_n_9,anEngine_n_39,anEngine_n_40,aChannel_n_10}));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station_3
   (p_49_out,
    \slv_reg4_reg[0] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \channel_old_latency_reg[0] ,
    D,
    cur_is_even_character_reg_rep,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0] ,
    bb_running,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    EXE1_Instr_valid_reg_0,
    \tail_reg[6] ,
    \head_reg[5] ,
    \head_reg[2]_1 ,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep_3,
    DINADIN,
    cur_is_even_character_reg_rep_4,
    content_reg_bram_0_1,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    \old_grant_reg[0] ,
    \middle_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    \head_reg[6] ,
    \head_reg[0]_0 ,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \old_grant_reg[5] ,
    \old_grant_reg[5]_0 ,
    \old_grant_reg[5]_1 ,
    \old_grant_reg[5]_2 ,
    content_reg_bram_0_6,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__3 ,
    \head[6]_i_6__3_0 ,
    \head[6]_i_6__3_1 ,
    \head[6]_i_6__3_2 ,
    \head[6]_i_6__3_3 ,
    \head[6]_i_6__3_4 ,
    \head[6]_i_6__3_5 ,
    \head[6]_i_6__3_6 ,
    Q,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13,
    content_reg_bram_0_14,
    content_reg_bram_0_15,
    content_reg_bram_0_16,
    content_reg_bram_0_17,
    \middle_reg[7]_2 ,
    \middle_reg[7]_3 ,
    \curState_reg[0]_1 ,
    \channel_old_latency_reg[6] );
  output [5:0]p_49_out;
  output [0:0]\slv_reg4_reg[0] ;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output [6:0]\channel_old_latency_reg[0] ;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0] ;
  output [0:0]bb_running;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output EXE1_Instr_valid_reg_0;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \head_reg[2]_1 ;
  output [0:0]cur_is_even_character_reg_rep_0;
  output cur_is_even_character_reg_rep_1;
  output [0:0]cur_is_even_character_reg_rep_2;
  output cur_is_even_character_reg_rep_3;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_rep_4;
  output [8:0]content_reg_bram_0_1;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]content_reg_bram_0_2;
  input [0:0]content_reg_bram_0_3;
  input [7:0]content_reg_bram_0_4;
  input [8:0]content_reg_bram_0_5;
  input \old_grant_reg[0] ;
  input \middle_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]\head_reg[6] ;
  input \head_reg[0]_0 ;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \old_grant_reg[5] ;
  input \old_grant_reg[5]_0 ;
  input \old_grant_reg[5]_1 ;
  input \old_grant_reg[5]_2 ;
  input content_reg_bram_0_6;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__3 ;
  input \head[6]_i_6__3_0 ;
  input \head[6]_i_6__3_1 ;
  input \head[6]_i_6__3_2 ;
  input \head[6]_i_6__3_3 ;
  input \head[6]_i_6__3_4 ;
  input \head[6]_i_6__3_5 ;
  input \head[6]_i_6__3_6 ;
  input [2:0]Q;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;
  input content_reg_bram_0_14;
  input content_reg_bram_0_15;
  input content_reg_bram_0_16;
  input content_reg_bram_0_17;
  input [7:0]\middle_reg[7]_2 ;
  input [7:0]\middle_reg[7]_3 ;
  input \curState_reg[0]_1 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire aChannel_n_1;
  wire aChannel_n_10;
  wire aChannel_n_27;
  wire aChannel_n_28;
  wire aChannel_n_31;
  wire aChannel_n_32;
  wire aChannel_n_7;
  wire aChannel_n_8;
  wire aChannel_n_9;
  wire anEngine_n_24;
  wire anEngine_n_34;
  wire anEngine_n_35;
  wire anEngine_n_36;
  wire anEngine_n_37;
  wire anEngine_n_38;
  wire anEngine_n_39;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [6:0]\channel_old_latency_reg[0] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_14;
  wire content_reg_bram_0_15;
  wire content_reg_bram_0_16;
  wire content_reg_bram_0_17;
  wire [7:0]content_reg_bram_0_2;
  wire [0:0]content_reg_bram_0_3;
  wire [7:0]content_reg_bram_0_4;
  wire [8:0]content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [7:0]cur_is_even_character_reg_rep;
  wire [0:0]cur_is_even_character_reg_rep_0;
  wire cur_is_even_character_reg_rep_1;
  wire [0:0]cur_is_even_character_reg_rep_2;
  wire cur_is_even_character_reg_rep_3;
  wire [7:0]cur_is_even_character_reg_rep_4;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire \head[6]_i_6__3 ;
  wire \head[6]_i_6__3_0 ;
  wire \head[6]_i_6__3_1 ;
  wire \head[6]_i_6__3_2 ;
  wire \head[6]_i_6__3_3 ;
  wire \head[6]_i_6__3_4 ;
  wire \head[6]_i_6__3_5 ;
  wire \head[6]_i_6__3_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire [63:0]\memory\.data ;
  wire \middle_reg[0] ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [7:0]\middle_reg[7]_2 ;
  wire [7:0]\middle_reg[7]_3 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[5] ;
  wire \old_grant_reg[5]_0 ;
  wire \old_grant_reg[5]_1 ;
  wire \old_grant_reg[5]_2 ;
  wire [6:0]p_44_out;
  wire [5:0]p_49_out;
  wire s00_axi_aclk;
  wire [0:0]\slv_reg4_reg[0] ;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire station_n_0;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[6] ;

  re2_copro_re2_copro_0_1_channel_34 aChannel
       (.CO(station_n_0),
        .D(D),
        .DI(aChannel_n_27),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .S({aChannel_n_9,aChannel_n_10}),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0] [3]),
        .\channel_old_latency_reg[2]_0 (aChannel_n_31),
        .\channel_old_latency_reg[3]_0 (aChannel_n_8),
        .\channel_old_latency_reg[3]_1 (aChannel_n_28),
        .\channel_old_latency_reg[3]_2 ({p_44_out[4],p_44_out[2:1]}),
        .\channel_old_latency_reg[3]_3 (anEngine_n_34),
        .\channel_old_latency_reg[3]_4 (anEngine_n_37),
        .\channel_old_latency_reg[5]_0 (aChannel_n_7),
        .\channel_old_latency_reg[5]_1 (aChannel_n_32),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_1),
        .content_reg_bram_0_0(content_reg_bram_0_5),
        .content_reg_bram_0_1(content_reg_bram_0_7),
        .content_reg_bram_0_10(content_reg_bram_0_16),
        .content_reg_bram_0_11(content_reg_bram_0_17),
        .content_reg_bram_0_2(content_reg_bram_0_8),
        .content_reg_bram_0_3(content_reg_bram_0_9),
        .content_reg_bram_0_4(content_reg_bram_0_10),
        .content_reg_bram_0_5(content_reg_bram_0_11),
        .content_reg_bram_0_6(content_reg_bram_0_12),
        .content_reg_bram_0_7(content_reg_bram_0_13),
        .content_reg_bram_0_8(content_reg_bram_0_14),
        .content_reg_bram_0_9(content_reg_bram_0_15),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep_3(cur_is_even_character_reg_rep_3),
        .cur_is_even_character_reg_rep_4(cur_is_even_character_reg_rep_4),
        .\head_reg[2] (\head_reg[2]_1 ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (\head_reg[6] ),
        .\middle_reg[0] (\middle_reg[0] ),
        .\middle_reg[7] (\head_reg[0]_0 ),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .\middle_reg[7]_1 (\middle_reg[7]_0 ),
        .\middle_reg[7]_2 (\middle_reg[7]_1 ),
        .min_latency1_carry(anEngine_n_24),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_44_out({p_44_out[6:5],p_44_out[3],p_44_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[1] (aChannel_n_1),
        .\tail_reg[6] (\tail_reg[6] ));
  re2_copro_re2_copro_0_1_engine_interfaced_35 anEngine
       (.CO(station_n_0),
        .D(p_49_out),
        .DI({anEngine_n_35,anEngine_n_36}),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[6] (\middle_reg[0] ),
        .Q(Q),
        .S({anEngine_n_38,anEngine_n_39}),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] ({\channel_old_latency_reg[0] [6:4],\channel_old_latency_reg[0] [2:0]}),
        .\channel_old_latency_reg[1] (aChannel_n_7),
        .\channel_old_latency_reg[1]_0 (aChannel_n_8),
        .\channel_old_latency_reg[1]_1 (aChannel_n_1),
        .\channel_old_latency_reg[2] (aChannel_n_31),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_2),
        .content_reg_bram_0_2(content_reg_bram_0_3),
        .content_reg_bram_0_3(content_reg_bram_0_4),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character_reg_rep__1({p_44_out[4],p_44_out[2:1]}),
        .cur_is_even_character_reg_rep__1_0(anEngine_n_34),
        .cur_is_even_character_reg_rep__1_1(anEngine_n_37),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\head[6]_i_6__3 (\head[6]_i_6__3 ),
        .\head[6]_i_6__3_0 (\head[6]_i_6__3_0 ),
        .\head[6]_i_6__3_1 (\head[6]_i_6__3_1 ),
        .\head[6]_i_6__3_2 (\head[6]_i_6__3_2 ),
        .\head[6]_i_6__3_3 (\head[6]_i_6__3_3 ),
        .\head[6]_i_6__3_4 (\head[6]_i_6__3_4 ),
        .\head[6]_i_6__3_5 (\head[6]_i_6__3_5 ),
        .\head[6]_i_6__3_6 (\head[6]_i_6__3_6 ),
        .\head_reg[0] (anEngine_n_24),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7]_2 ),
        .\middle_reg[7]_0 (\middle_reg[7]_3 ),
        .min_latency1_carry(aChannel_n_28),
        .min_latency1_carry_0(aChannel_n_32),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[5] (\old_grant_reg[5] ),
        .\old_grant_reg[5]_0 (\old_grant_reg[5]_0 ),
        .\old_grant_reg[5]_1 (\old_grant_reg[5]_1 ),
        .\old_grant_reg[5]_2 (\old_grant_reg[5]_2 ),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_44_out({p_44_out[6:5],p_44_out[3],p_44_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
  re2_copro_re2_copro_0_1_switch_36 station
       (.CO(station_n_0),
        .DI({anEngine_n_35,anEngine_n_36,aChannel_n_27}),
        .S({aChannel_n_9,anEngine_n_38,anEngine_n_39,aChannel_n_10}));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station_4
   (content_reg_bram_0,
    DOUTBDOUT,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    D,
    cur_is_even_character_reg_rep__0,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    \tail_reg[6] ,
    \head_reg[5] ,
    \head_reg[2]_1 ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    content_reg_bram_0_1,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    \head_reg[6] ,
    \head_reg[0]_0 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \old_grant_reg[6] ,
    \old_grant_reg[6]_0 ,
    \old_grant_reg[6]_1 ,
    \old_grant_reg[6]_2 ,
    \old_grant_reg[6]_3 ,
    content_reg_bram_0_5,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__4 ,
    \head[6]_i_6__4_0 ,
    \head[6]_i_6__4_1 ,
    \head[6]_i_6__4_2 ,
    \head[6]_i_6__4_3 ,
    \head[6]_i_6__4_4 ,
    \head[6]_i_6__4_5 ,
    \head[6]_i_6__4_6 ,
    min_latency1_carry_i_8__4,
    Q,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13,
    content_reg_bram_0_14,
    content_reg_bram_0_15,
    content_reg_bram_0_16,
    \middle_reg[7]_3 ,
    \middle_reg[7]_4 ,
    \curState_reg[0]_1 ,
    \channel_old_latency_reg[6] );
  output [5:0]content_reg_bram_0;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output [6:0]\channel_old_latency_reg[0] ;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__0;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output \tail_reg[6] ;
  output \head_reg[5] ;
  output \head_reg[2]_1 ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__0_0;
  output [7:0]cur_is_even_character_reg_rep__0_1;
  output [8:0]content_reg_bram_0_1;
  input s00_axi_aclk;
  input [1:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input [8:0]content_reg_bram_0_4;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]\head_reg[6] ;
  input \head_reg[0]_0 ;
  input [7:0]\middle_reg[7] ;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \old_grant_reg[6] ;
  input \old_grant_reg[6]_0 ;
  input \old_grant_reg[6]_1 ;
  input \old_grant_reg[6]_2 ;
  input \old_grant_reg[6]_3 ;
  input content_reg_bram_0_5;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__4 ;
  input \head[6]_i_6__4_0 ;
  input \head[6]_i_6__4_1 ;
  input \head[6]_i_6__4_2 ;
  input \head[6]_i_6__4_3 ;
  input \head[6]_i_6__4_4 ;
  input \head[6]_i_6__4_5 ;
  input \head[6]_i_6__4_6 ;
  input min_latency1_carry_i_8__4;
  input [2:0]Q;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;
  input content_reg_bram_0_14;
  input content_reg_bram_0_15;
  input content_reg_bram_0_16;
  input [7:0]\middle_reg[7]_3 ;
  input [7:0]\middle_reg[7]_4 ;
  input \curState_reg[0]_1 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]WEBWE;
  wire aChannel_n_1;
  wire aChannel_n_10;
  wire aChannel_n_27;
  wire aChannel_n_28;
  wire aChannel_n_31;
  wire aChannel_n_32;
  wire aChannel_n_7;
  wire aChannel_n_8;
  wire aChannel_n_9;
  wire anEngine_n_23;
  wire anEngine_n_34;
  wire anEngine_n_35;
  wire anEngine_n_36;
  wire anEngine_n_37;
  wire anEngine_n_38;
  wire anEngine_n_39;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [6:0]\channel_old_latency_reg[0] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [5:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_14;
  wire content_reg_bram_0_15;
  wire content_reg_bram_0_16;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire [8:0]content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__0;
  wire [7:0]cur_is_even_character_reg_rep__0_0;
  wire [7:0]cur_is_even_character_reg_rep__0_1;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire \head[6]_i_6__4 ;
  wire \head[6]_i_6__4_0 ;
  wire \head[6]_i_6__4_1 ;
  wire \head[6]_i_6__4_2 ;
  wire \head[6]_i_6__4_3 ;
  wire \head[6]_i_6__4_4 ;
  wire \head[6]_i_6__4_5 ;
  wire \head[6]_i_6__4_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire [7:0]\middle_reg[7]_3 ;
  wire [7:0]\middle_reg[7]_4 ;
  wire min_latency1_carry_i_8__4;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[6] ;
  wire \old_grant_reg[6]_0 ;
  wire \old_grant_reg[6]_1 ;
  wire \old_grant_reg[6]_2 ;
  wire \old_grant_reg[6]_3 ;
  wire [6:0]p_30_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire station_n_0;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[6] ;

  re2_copro_re2_copro_0_1_channel_21 aChannel
       (.CO(station_n_0),
        .D(D),
        .DI(aChannel_n_27),
        .S({aChannel_n_9,aChannel_n_10}),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0] [3]),
        .\channel_old_latency_reg[2]_0 (aChannel_n_31),
        .\channel_old_latency_reg[3]_0 (aChannel_n_8),
        .\channel_old_latency_reg[3]_1 (aChannel_n_28),
        .\channel_old_latency_reg[3]_2 ({p_30_out[4],p_30_out[2:1]}),
        .\channel_old_latency_reg[3]_3 (anEngine_n_34),
        .\channel_old_latency_reg[3]_4 (anEngine_n_37),
        .\channel_old_latency_reg[5]_0 (aChannel_n_7),
        .\channel_old_latency_reg[5]_1 (aChannel_n_32),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_1),
        .content_reg_bram_0_0(content_reg_bram_0_4),
        .content_reg_bram_0_1(\head_reg[0]_0 ),
        .content_reg_bram_0_10(content_reg_bram_0_14),
        .content_reg_bram_0_11(content_reg_bram_0_15),
        .content_reg_bram_0_12(content_reg_bram_0_16),
        .content_reg_bram_0_2(content_reg_bram_0_6),
        .content_reg_bram_0_3(content_reg_bram_0_7),
        .content_reg_bram_0_4(content_reg_bram_0_8),
        .content_reg_bram_0_5(content_reg_bram_0_9),
        .content_reg_bram_0_6(content_reg_bram_0_10),
        .content_reg_bram_0_7(content_reg_bram_0_11),
        .content_reg_bram_0_8(content_reg_bram_0_12),
        .content_reg_bram_0_9(content_reg_bram_0_13),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .cur_is_even_character_reg_rep_1(cur_is_even_character_reg_rep_1),
        .cur_is_even_character_reg_rep_2(cur_is_even_character_reg_rep_2),
        .cur_is_even_character_reg_rep__0(cur_is_even_character_reg_rep__0),
        .cur_is_even_character_reg_rep__0_0(cur_is_even_character_reg_rep__0_0),
        .cur_is_even_character_reg_rep__0_1(cur_is_even_character_reg_rep__0_1),
        .\head_reg[2] (\head_reg[2]_1 ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (\head_reg[6] ),
        .\middle_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .\middle_reg[7]_1 (\middle_reg[7]_1 ),
        .\middle_reg[7]_2 (\middle_reg[7]_2 ),
        .min_latency1_carry(anEngine_n_23),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_30_out({p_30_out[6:5],p_30_out[3],p_30_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[1] (aChannel_n_1),
        .\tail_reg[6] (\tail_reg[6] ));
  re2_copro_re2_copro_0_1_engine_interfaced_22 anEngine
       (.CO(station_n_0),
        .D(content_reg_bram_0),
        .DI({anEngine_n_35,anEngine_n_36}),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S({anEngine_n_38,anEngine_n_39}),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] ({\channel_old_latency_reg[0] [6:4],\channel_old_latency_reg[0] [2:0]}),
        .\channel_old_latency_reg[1] (aChannel_n_7),
        .\channel_old_latency_reg[1]_0 (aChannel_n_8),
        .\channel_old_latency_reg[1]_1 (aChannel_n_1),
        .\channel_old_latency_reg[2] (aChannel_n_31),
        .content_reg_bram_0(content_reg_bram_0_0),
        .content_reg_bram_0_0(content_reg_bram_0_2),
        .content_reg_bram_0_1(content_reg_bram_0_3),
        .content_reg_bram_0_2(content_reg_bram_0_5),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character_reg_rep__1({p_30_out[4],p_30_out[2:1]}),
        .cur_is_even_character_reg_rep__1_0(anEngine_n_34),
        .cur_is_even_character_reg_rep__1_1(anEngine_n_37),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\head[6]_i_6__4 (\head[6]_i_6__4 ),
        .\head[6]_i_6__4_0 (\head[6]_i_6__4_0 ),
        .\head[6]_i_6__4_1 (\head[6]_i_6__4_1 ),
        .\head[6]_i_6__4_2 (\head[6]_i_6__4_2 ),
        .\head[6]_i_6__4_3 (\head[6]_i_6__4_3 ),
        .\head[6]_i_6__4_4 (\head[6]_i_6__4_4 ),
        .\head[6]_i_6__4_5 (\head[6]_i_6__4_5 ),
        .\head[6]_i_6__4_6 (\head[6]_i_6__4_6 ),
        .\head_reg[0] (anEngine_n_23),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7]_3 ),
        .\middle_reg[7]_0 (\middle_reg[7]_4 ),
        .min_latency1_carry(aChannel_n_28),
        .min_latency1_carry_0(aChannel_n_32),
        .min_latency1_carry_i_8__4(min_latency1_carry_i_8__4),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[6] (\old_grant_reg[6] ),
        .\old_grant_reg[6]_0 (\old_grant_reg[6]_0 ),
        .\old_grant_reg[6]_1 (\old_grant_reg[6]_1 ),
        .\old_grant_reg[6]_2 (\old_grant_reg[6]_2 ),
        .\old_grant_reg[6]_3 (\old_grant_reg[6]_3 ),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_30_out({p_30_out[6:5],p_30_out[3],p_30_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
  re2_copro_re2_copro_0_1_switch_23 station
       (.CO(station_n_0),
        .DI({anEngine_n_35,anEngine_n_36,aChannel_n_27}),
        .S({aChannel_n_9,anEngine_n_38,anEngine_n_39,aChannel_n_10}));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station_5
   (WEBWE,
    \state_cur_reg[1] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    DINADIN,
    input_pc,
    \middle_reg[0] ,
    \channel_old_latency_reg[0] ,
    content_reg_bram_0_1,
    \middle_reg[0]_0 ,
    FETCH_REC_Instr_valid_reg,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1]_0 ,
    \state_cur_reg[1]_1 ,
    bb_accepts,
    bb_full,
    \head_reg[2]_1 ,
    s00_axi_aclk,
    \memory\.data ,
    content_reg,
    E,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    \head_reg[6] ,
    \head_reg[0] ,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    in_0_out_01_out,
    \in_0\.data ,
    \old_grant[6]_i_6 ,
    \old_grant[7]_i_2 ,
    content_reg_bram_0_6,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__5 ,
    \head[6]_i_6__5_0 ,
    \head[6]_i_6__5_1 ,
    \head[6]_i_6__5_2 ,
    \head[6]_i_6__5_3 ,
    \head[6]_i_6__5_4 ,
    \head[6]_i_6__5_5 ,
    \head[6]_i_6__5_6 ,
    Q,
    D,
    \middle_reg[7] ,
    \curState_reg[0]_1 ,
    \channel_old_latency_reg[6] );
  output [0:0]WEBWE;
  output [5:0]\state_cur_reg[1] ;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output [7:0]DINADIN;
  output [7:0]input_pc;
  output \middle_reg[0] ;
  output [6:0]\channel_old_latency_reg[0] ;
  output [8:0]content_reg_bram_0_1;
  output [7:0]\middle_reg[0]_0 ;
  output FETCH_REC_Instr_valid_reg;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1]_0 ;
  output \state_cur_reg[1]_1 ;
  output [0:0]bb_accepts;
  output [0:0]bb_full;
  output \head_reg[2]_1 ;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]content_reg;
  input [0:0]E;
  input [7:0]content_reg_bram_0_2;
  input [0:0]content_reg_bram_0_3;
  input [7:0]content_reg_bram_0_4;
  input [8:0]content_reg_bram_0_5;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]\head_reg[6] ;
  input \head_reg[0] ;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input in_0_out_01_out;
  input [8:0]\in_0\.data ;
  input \old_grant[6]_i_6 ;
  input \old_grant[7]_i_2 ;
  input content_reg_bram_0_6;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__5 ;
  input \head[6]_i_6__5_0 ;
  input \head[6]_i_6__5_1 ;
  input \head[6]_i_6__5_2 ;
  input \head[6]_i_6__5_3 ;
  input \head[6]_i_6__5_4 ;
  input \head[6]_i_6__5_5 ;
  input \head[6]_i_6__5_6 ;
  input [2:0]Q;
  input [7:0]D;
  input [7:0]\middle_reg[7] ;
  input \curState_reg[0]_1 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid_reg;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire aChannel_n_18;
  wire aChannel_n_24;
  wire aChannel_n_25;
  wire aChannel_n_26;
  wire aChannel_n_27;
  wire aChannel_n_45;
  wire aChannel_n_46;
  wire aChannel_n_48;
  wire aChannel_n_49;
  wire anEngine_n_24;
  wire anEngine_n_25;
  wire anEngine_n_35;
  wire anEngine_n_36;
  wire anEngine_n_37;
  wire anEngine_n_38;
  wire anEngine_n_39;
  wire anEngine_n_40;
  wire [0:0]bb_accepts;
  wire [0:0]bb_full;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [6:0]\channel_old_latency_reg[0] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [0:0]content_reg;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire [7:0]content_reg_bram_0_2;
  wire [0:0]content_reg_bram_0_3;
  wire [7:0]content_reg_bram_0_4;
  wire [8:0]content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire \head[6]_i_6__5 ;
  wire \head[6]_i_6__5_0 ;
  wire \head[6]_i_6__5_1 ;
  wire \head[6]_i_6__5_2 ;
  wire \head[6]_i_6__5_3 ;
  wire \head[6]_i_6__5_4 ;
  wire \head[6]_i_6__5_5 ;
  wire \head[6]_i_6__5_6 ;
  wire \head_reg[0] ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire [0:0]\head_reg[6] ;
  wire [8:0]\in_0\.data ;
  wire in_0_out_01_out;
  wire [7:0]input_pc;
  wire [63:0]\memory\.data ;
  wire \middle_reg[0] ;
  wire [7:0]\middle_reg[0]_0 ;
  wire [7:0]\middle_reg[7] ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire \old_grant_reg[0] ;
  wire [6:0]p_16_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire [5:0]\state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire station_n_0;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_channel_8 aChannel
       (.CO(station_n_0),
        .DI(aChannel_n_45),
        .DINADIN(DINADIN),
        .S({aChannel_n_26,aChannel_n_27}),
        .bb_full(bb_full),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0] [3]),
        .\channel_old_latency_reg[2]_0 (aChannel_n_48),
        .\channel_old_latency_reg[3]_0 (aChannel_n_25),
        .\channel_old_latency_reg[3]_1 (aChannel_n_46),
        .\channel_old_latency_reg[3]_2 ({p_16_out[4],p_16_out[2:1]}),
        .\channel_old_latency_reg[3]_3 (anEngine_n_35),
        .\channel_old_latency_reg[3]_4 (anEngine_n_38),
        .\channel_old_latency_reg[5]_0 (aChannel_n_24),
        .\channel_old_latency_reg[5]_1 (aChannel_n_49),
        .\channel_old_latency_reg[6]_0 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_1),
        .content_reg_bram_0_0(content_reg_bram_0_5),
        .content_reg_bram_0_1(\head_reg[0] ),
        .\cur_state[1]_i_3 (anEngine_n_25),
        .\head_reg[2] (\head_reg[2]_1 ),
        .\head_reg[6] (\head_reg[6] ),
        .\in_0\.data (\in_0\.data ),
        .in_0_out_01_out(in_0_out_01_out),
        .input_pc(input_pc),
        .\middle_reg[0] (\middle_reg[0] ),
        .\middle_reg[0]_0 (\middle_reg[0]_0 ),
        .min_latency1_carry(anEngine_n_24),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_16_out({p_16_out[6:5],p_16_out[3],p_16_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\old_grant_reg[0] ),
        .\tail_reg[1] (aChannel_n_18));
  re2_copro_re2_copro_0_1_engine_interfaced_9 anEngine
       (.CO(station_n_0),
        .D(\state_cur_reg[1] ),
        .DI({anEngine_n_36,anEngine_n_37}),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S({anEngine_n_39,anEngine_n_40}),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] ({\channel_old_latency_reg[0] [6:4],\channel_old_latency_reg[0] [2:0]}),
        .\channel_old_latency_reg[1] (aChannel_n_24),
        .\channel_old_latency_reg[1]_0 (aChannel_n_25),
        .\channel_old_latency_reg[1]_1 (aChannel_n_18),
        .\channel_old_latency_reg[2] (aChannel_n_48),
        .content_reg(content_reg),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_2),
        .content_reg_bram_0_2(content_reg_bram_0_3),
        .content_reg_bram_0_3(content_reg_bram_0_4),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character_reg_rep__0({p_16_out[4],p_16_out[2:1]}),
        .cur_is_even_character_reg_rep__0_0(anEngine_n_35),
        .cur_is_even_character_reg_rep__0_1(anEngine_n_38),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\head[6]_i_6__5 (\head[6]_i_6__5 ),
        .\head[6]_i_6__5_0 (\head[6]_i_6__5_0 ),
        .\head[6]_i_6__5_1 (\head[6]_i_6__5_1 ),
        .\head[6]_i_6__5_2 (\head[6]_i_6__5_2 ),
        .\head[6]_i_6__5_3 (\head[6]_i_6__5_3 ),
        .\head[6]_i_6__5_4 (\head[6]_i_6__5_4 ),
        .\head[6]_i_6__5_5 (\head[6]_i_6__5_5 ),
        .\head[6]_i_6__5_6 (\head[6]_i_6__5_6 ),
        .\head_reg[0] (anEngine_n_24),
        .\head_reg[0]_0 (anEngine_n_25),
        .\head_reg[0]_1 (\head_reg[0] ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (D),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .min_latency1_carry(aChannel_n_46),
        .min_latency1_carry_0(aChannel_n_49),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant[7]_i_2 (\old_grant[7]_i_2 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .p_0_in(\fifo_channel/p_0_in ),
        .p_16_out({p_16_out[6:5],p_16_out[3],p_16_out[0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1]_0 ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_1 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
  re2_copro_re2_copro_0_1_switch_10 station
       (.CO(station_n_0),
        .DI({anEngine_n_36,anEngine_n_37,aChannel_n_45}),
        .S({aChannel_n_26,anEngine_n_39,anEngine_n_40,aChannel_n_27}));
endmodule

(* ORIG_REF_NAME = "engine_and_station" *) 
module re2_copro_re2_copro_0_1_engine_and_station_6
   (\slv_reg4_reg[0] ,
    \memory_bb\.addr ,
    \switch2channel\.valid ,
    \switch2channel\.ready ,
    \cur_state_reg[2] ,
    \channel_old_latency_reg[5] ,
    \cpu2switch\.valid ,
    in_0_out_01_out,
    \switch2cpu\.ready ,
    bbs_go,
    ADDRARDADDR,
    \cur_state_reg[2]_0 ,
    bram_r_valid,
    \memory_for_cc\.addr ,
    \EXE1_Instr_reg[10] ,
    \cur_state_reg[2]_1 ,
    D,
    \cur_cc_pointer_reg[3] ,
    \cur_cc_pointer_reg[2] ,
    \cur_cc_pointer_reg[2]_0 ,
    \cur_cc_pointer_reg[2]_1 ,
    \cur_cc_pointer_reg[2]_2 ,
    \cur_cc_pointer_reg[2]_3 ,
    \cur_cc_pointer_reg[2]_4 ,
    \cur_cc_pointer_reg[2]_5 ,
    \cur_cc_pointer_reg[2]_6 ,
    \EXE1_Instr_reg[12] ,
    \in_0\.data ,
    \EXE1_Instr_reg[10]_0 ,
    \memory_bb\.valid ,
    \EXE1_Instr_reg[8] ,
    \EXE1_Instr_reg[9] ,
    FETCH_REC_Instr_valid_reg,
    \channel_i\.data102_in ,
    FETCH_REC_Instr_valid_reg_0,
    \curState_reg[0] ,
    \head_reg[5] ,
    s00_axi_aclk,
    \memory\.data ,
    WEBWE,
    DINADIN,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \old_grant_reg[0] ,
    Q,
    \tail_reg[0] ,
    \tail_reg[0]_0 ,
    input_pc,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ,
    O,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ,
    \cur_state_reg[0] ,
    any_bb_running,
    bb_accepts,
    \cur_state_reg[2]_2 ,
    \cur_state_reg[2]_3 ,
    CO,
    all_bb_full,
    \old_grant_reg[0]_i_15 ,
    \FETCH_REC_Pc_reg[7] ,
    \cur_state[2]_i_11 ,
    \cur_state[1]_i_5 ,
    \override_pc\.ready ,
    p_101_out,
    \old_grant[6]_i_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ,
    \curState_reg[0]_0 ,
    \channel_old_latency_reg[6] );
  output [0:0]\slv_reg4_reg[0] ;
  output [5:0]\memory_bb\.addr ;
  output \switch2channel\.valid ;
  output \switch2channel\.ready ;
  output \cur_state_reg[2] ;
  output [6:0]\channel_old_latency_reg[5] ;
  output \cpu2switch\.valid ;
  output in_0_out_01_out;
  output \switch2cpu\.ready ;
  output bbs_go;
  output [2:0]ADDRARDADDR;
  output \cur_state_reg[2]_0 ;
  output bram_r_valid;
  output [5:0]\memory_for_cc\.addr ;
  output \EXE1_Instr_reg[10] ;
  output \cur_state_reg[2]_1 ;
  output [0:0]D;
  output \cur_cc_pointer_reg[3] ;
  output \cur_cc_pointer_reg[2] ;
  output \cur_cc_pointer_reg[2]_0 ;
  output \cur_cc_pointer_reg[2]_1 ;
  output \cur_cc_pointer_reg[2]_2 ;
  output \cur_cc_pointer_reg[2]_3 ;
  output \cur_cc_pointer_reg[2]_4 ;
  output \cur_cc_pointer_reg[2]_5 ;
  output \cur_cc_pointer_reg[2]_6 ;
  output \EXE1_Instr_reg[12] ;
  output [8:0]\in_0\.data ;
  output [2:0]\EXE1_Instr_reg[10]_0 ;
  output \memory_bb\.valid ;
  output [0:0]\EXE1_Instr_reg[8] ;
  output \EXE1_Instr_reg[9] ;
  output FETCH_REC_Instr_valid_reg;
  output [8:0]\channel_i\.data102_in ;
  output FETCH_REC_Instr_valid_reg_0;
  output \curState_reg[0] ;
  output [0:0]\head_reg[5] ;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]WEBWE;
  input [7:0]DINADIN;
  input [7:0]content_reg_bram_0;
  input [8:0]content_reg_bram_0_0;
  input \old_grant_reg[0] ;
  input [2:0]Q;
  input \tail_reg[0] ;
  input \tail_reg[0]_0 ;
  input [7:0]input_pc;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  input [5:0]O;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  input [3:0]\cur_state_reg[0] ;
  input any_bb_running;
  input [1:0]bb_accepts;
  input \cur_state_reg[2]_2 ;
  input \cur_state_reg[2]_3 ;
  input [0:0]CO;
  input all_bb_full;
  input [63:0]\old_grant_reg[0]_i_15 ;
  input \FETCH_REC_Pc_reg[7] ;
  input \cur_state[2]_i_11 ;
  input \cur_state[1]_i_5 ;
  input \override_pc\.ready ;
  input p_101_out;
  input \old_grant[6]_i_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  input \curState_reg[0]_0 ;
  input [6:0]\channel_old_latency_reg[6] ;

  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [7:0]DINADIN;
  wire \EXE1_Instr_reg[10] ;
  wire [2:0]\EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[12] ;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire \FETCH_REC_Pc_reg[7] ;
  wire [5:0]O;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire aChannel_n_13;
  wire aChannel_n_14;
  wire aChannel_n_15;
  wire aChannel_n_16;
  wire aChannel_n_17;
  wire aChannel_n_6;
  wire aChannel_n_7;
  wire aChannel_n_8;
  wire all_bb_full;
  wire anEngine_n_12;
  wire anEngine_n_17;
  wire anEngine_n_19;
  wire anEngine_n_20;
  wire any_bb_running;
  wire [1:0]bb_accepts;
  wire bbs_go;
  wire bram_r_valid;
  wire [8:0]\channel_i\.data102_in ;
  wire [1:0]\channel_i\.latency ;
  wire [6:0]\channel_old_latency_reg[5] ;
  wire [6:0]\channel_old_latency_reg[6] ;
  wire [7:0]content_reg_bram_0;
  wire [8:0]content_reg_bram_0_0;
  wire \cpu2switch\.valid ;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \cur_cc_pointer_reg[2] ;
  wire \cur_cc_pointer_reg[2]_0 ;
  wire \cur_cc_pointer_reg[2]_1 ;
  wire \cur_cc_pointer_reg[2]_2 ;
  wire \cur_cc_pointer_reg[2]_3 ;
  wire \cur_cc_pointer_reg[2]_4 ;
  wire \cur_cc_pointer_reg[2]_5 ;
  wire \cur_cc_pointer_reg[2]_6 ;
  wire \cur_cc_pointer_reg[3] ;
  wire \cur_state[1]_i_5 ;
  wire \cur_state[2]_i_11 ;
  wire [3:0]\cur_state_reg[0] ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire \cur_state_reg[2]_1 ;
  wire \cur_state_reg[2]_2 ;
  wire \cur_state_reg[2]_3 ;
  wire [1:1]\fifo_channel/p_0_in ;
  wire [4:4]fifo_cur_char_data_count;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  wire [0:0]\head_reg[5] ;
  wire [8:0]\in_0\.data ;
  wire in_0_out_01_out;
  wire [7:0]input_pc;
  wire [63:0]\memory\.data ;
  wire [5:0]\memory_bb\.addr ;
  wire \memory_bb\.valid ;
  wire [5:0]\memory_for_cc\.addr ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant_reg[0] ;
  wire [63:0]\old_grant_reg[0]_i_15 ;
  wire \override_pc\.ready ;
  wire p_101_out;
  wire s00_axi_aclk;
  wire [0:0]\slv_reg4_reg[0] ;
  wire station_n_0;
  wire [4:1]\switch2channel\.latency__0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [1:0]\switch2cpu\.latency ;
  wire \switch2cpu\.ready ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;

  re2_copro_re2_copro_0_1_channel aChannel
       (.CO(station_n_0),
        .DI({aChannel_n_7,aChannel_n_8}),
        .Q(Q),
        .S({aChannel_n_13,aChannel_n_14,aChannel_n_15}),
        .WEA(\switch2channel\.ready ),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .\channel_old_latency_reg[0]_0 (\channel_i\.latency [0]),
        .\channel_old_latency_reg[5]_0 ({\channel_old_latency_reg[5] [6:5],\channel_old_latency_reg[5] [1]}),
        .\channel_old_latency_reg[5]_1 (aChannel_n_6),
        .\channel_old_latency_reg[6]_0 (\channel_i\.latency [1]),
        .\channel_old_latency_reg[6]_1 (anEngine_n_12),
        .\channel_old_latency_reg[6]_2 (anEngine_n_17),
        .\channel_old_latency_reg[6]_3 (\channel_old_latency_reg[6] ),
        .content_reg_bram_0(content_reg_bram_0_0),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .fifo_cur_char_data_count(fifo_cur_char_data_count),
        .\head_reg[2] (aChannel_n_16),
        .\head_reg[3] (aChannel_n_17),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.latency__0 (\switch2channel\.latency__0 ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\switch2cpu\.latency (\switch2cpu\.latency ),
        .\tail_reg[0] (\fifo_channel/p_0_in ),
        .\tail_reg[0]_0 (\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_engine_interfaced anEngine
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(station_n_0),
        .D(\memory_bb\.addr ),
        .DI(anEngine_n_20),
        .DINADIN(DINADIN),
        .\EXE1_Instr_reg[10] (\EXE1_Instr_reg[10] ),
        .\EXE1_Instr_reg[10]_0 (\EXE1_Instr_reg[10]_0 ),
        .\EXE1_Instr_reg[12] (\EXE1_Instr_reg[12] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\cpu2switch\.valid ),
        .\EXE1_Instr_reg[9]_0 (\fifo_channel/p_0_in ),
        .\EXE1_Instr_reg[9]_1 (\EXE1_Instr_reg[9] ),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .\FETCH_REC_Pc_reg[7] (\FETCH_REC_Pc_reg[7] ),
        .O(O),
        .Q(Q),
        .S(anEngine_n_19),
        .WEA(\switch2channel\.ready ),
        .WEBWE(\slv_reg4_reg[0] ),
        .all_bb_full(all_bb_full),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts),
        .bram_r_valid(bram_r_valid),
        .\channel_old_latency_reg[0] ({\channel_old_latency_reg[5] [4:2],\channel_old_latency_reg[5] [0]}),
        .\channel_old_latency_reg[0]_0 (\channel_i\.latency [1]),
        .\channel_old_latency_reg[4] (\channel_i\.latency [0]),
        .\channel_old_latency_reg[4]_0 (aChannel_n_6),
        .content_reg(WEBWE),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(aChannel_n_17),
        .content_reg_bram_0_1(aChannel_n_16),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\cur_cc_pointer_reg[2] (\cur_cc_pointer_reg[2] ),
        .\cur_cc_pointer_reg[2]_0 (\cur_cc_pointer_reg[2]_0 ),
        .\cur_cc_pointer_reg[2]_1 (\cur_cc_pointer_reg[2]_1 ),
        .\cur_cc_pointer_reg[2]_2 (\cur_cc_pointer_reg[2]_2 ),
        .\cur_cc_pointer_reg[2]_3 (\cur_cc_pointer_reg[2]_3 ),
        .\cur_cc_pointer_reg[2]_4 (\cur_cc_pointer_reg[2]_4 ),
        .\cur_cc_pointer_reg[2]_5 (\cur_cc_pointer_reg[2]_5 ),
        .\cur_cc_pointer_reg[2]_6 (\cur_cc_pointer_reg[2]_6 ),
        .\cur_cc_pointer_reg[3] (\cur_cc_pointer_reg[3] ),
        .cur_is_even_character_reg_rep(anEngine_n_12),
        .cur_is_even_character_reg_rep_0(fifo_cur_char_data_count),
        .\cur_state[1]_i_5 (\cur_state[1]_i_5 ),
        .\cur_state[2]_i_11 (\cur_state[2]_i_11 ),
        .\cur_state_reg[0] (bbs_go),
        .\cur_state_reg[0]_0 (D),
        .\cur_state_reg[0]_1 (\cur_state_reg[0] ),
        .\cur_state_reg[2] (\cur_state_reg[2]_0 ),
        .\cur_state_reg[2]_0 (\cur_state_reg[2]_1 ),
        .\cur_state_reg[2]_1 (\cur_state_reg[2]_2 ),
        .\cur_state_reg[2]_2 (\cur_state_reg[2]_3 ),
        .\cur_state_reg[2]_3 (CO),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ),
        .\head_reg[0] (anEngine_n_17),
        .\head_reg[1] (\switch2cpu\.ready ),
        .\head_reg[2] (in_0_out_01_out),
        .\head_reg[5] (\head_reg[5] ),
        .\in_0\.data (\in_0\.data ),
        .input_pc(input_pc),
        .\memory\.data (\memory\.data ),
        .\memory_bb\.valid (\memory_bb\.valid ),
        .\memory_for_cc\.addr (\memory_for_cc\.addr ),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_i_15 (\old_grant_reg[0]_i_15 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.latency__0 (\switch2channel\.latency__0 ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\switch2cpu\.latency (\switch2cpu\.latency ),
        .\tail_reg[0] (\tail_reg[0] ),
        .\tail_reg[0]_0 (\tail_reg[0]_0 ));
  re2_copro_re2_copro_0_1_switch station
       (.CO(station_n_0),
        .DI({aChannel_n_7,anEngine_n_20,aChannel_n_8}),
        .S({aChannel_n_13,aChannel_n_14,anEngine_n_19,aChannel_n_15}));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced
   (WEBWE,
    D,
    \channel_old_latency_reg[0] ,
    \channel_old_latency_reg[0]_0 ,
    cur_is_even_character_reg_rep,
    \EXE1_Instr_reg[9] ,
    \head_reg[2] ,
    \head_reg[1] ,
    \cur_state_reg[0] ,
    \head_reg[0] ,
    cur_is_even_character_reg_rep_0,
    S,
    DI,
    ADDRARDADDR,
    \cur_state_reg[2] ,
    bram_r_valid,
    \memory_for_cc\.addr ,
    \EXE1_Instr_reg[10] ,
    \cur_state_reg[2]_0 ,
    \cur_state_reg[0]_0 ,
    \cur_cc_pointer_reg[3] ,
    \cur_cc_pointer_reg[2] ,
    \cur_cc_pointer_reg[2]_0 ,
    \cur_cc_pointer_reg[2]_1 ,
    \cur_cc_pointer_reg[2]_2 ,
    \cur_cc_pointer_reg[2]_3 ,
    \cur_cc_pointer_reg[2]_4 ,
    \cur_cc_pointer_reg[2]_5 ,
    \cur_cc_pointer_reg[2]_6 ,
    \EXE1_Instr_reg[9]_0 ,
    \switch2channel\.valid ,
    \EXE1_Instr_reg[12] ,
    \in_0\.data ,
    \EXE1_Instr_reg[10]_0 ,
    \memory_bb\.valid ,
    \EXE1_Instr_reg[8] ,
    \EXE1_Instr_reg[9]_1 ,
    \switch2cpu\.latency ,
    FETCH_REC_Instr_valid_reg,
    FETCH_REC_Instr_valid_reg_0,
    \curState_reg[0] ,
    \head_reg[5] ,
    s00_axi_aclk,
    \memory\.data ,
    content_reg,
    DINADIN,
    content_reg_bram_0,
    \old_grant_reg[0] ,
    \channel_old_latency_reg[4] ,
    \channel_old_latency_reg[4]_0 ,
    \tail_reg[0] ,
    \tail_reg[0]_0 ,
    input_pc,
    CO,
    \switch2channel\.latency__0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ,
    Q,
    O,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ,
    \cur_state_reg[0]_1 ,
    any_bb_running,
    bb_accepts,
    \cur_state_reg[2]_1 ,
    \cur_state_reg[2]_2 ,
    \cur_state_reg[2]_3 ,
    all_bb_full,
    \old_grant_reg[0]_i_15 ,
    WEA,
    \FETCH_REC_Pc_reg[7] ,
    \cur_state[2]_i_11 ,
    \cur_state[1]_i_5 ,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant[6]_i_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ,
    \curState_reg[0]_0 );
  output [0:0]WEBWE;
  output [5:0]D;
  output [3:0]\channel_old_latency_reg[0] ;
  output [0:0]\channel_old_latency_reg[0]_0 ;
  output cur_is_even_character_reg_rep;
  output \EXE1_Instr_reg[9] ;
  output \head_reg[2] ;
  output \head_reg[1] ;
  output \cur_state_reg[0] ;
  output \head_reg[0] ;
  output [0:0]cur_is_even_character_reg_rep_0;
  output [0:0]S;
  output [0:0]DI;
  output [2:0]ADDRARDADDR;
  output \cur_state_reg[2] ;
  output bram_r_valid;
  output [5:0]\memory_for_cc\.addr ;
  output \EXE1_Instr_reg[10] ;
  output \cur_state_reg[2]_0 ;
  output [0:0]\cur_state_reg[0]_0 ;
  output \cur_cc_pointer_reg[3] ;
  output \cur_cc_pointer_reg[2] ;
  output \cur_cc_pointer_reg[2]_0 ;
  output \cur_cc_pointer_reg[2]_1 ;
  output \cur_cc_pointer_reg[2]_2 ;
  output \cur_cc_pointer_reg[2]_3 ;
  output \cur_cc_pointer_reg[2]_4 ;
  output \cur_cc_pointer_reg[2]_5 ;
  output \cur_cc_pointer_reg[2]_6 ;
  output [0:0]\EXE1_Instr_reg[9]_0 ;
  output \switch2channel\.valid ;
  output \EXE1_Instr_reg[12] ;
  output [8:0]\in_0\.data ;
  output [2:0]\EXE1_Instr_reg[10]_0 ;
  output \memory_bb\.valid ;
  output [0:0]\EXE1_Instr_reg[8] ;
  output \EXE1_Instr_reg[9]_1 ;
  output [1:0]\switch2cpu\.latency ;
  output FETCH_REC_Instr_valid_reg;
  output FETCH_REC_Instr_valid_reg_0;
  output \curState_reg[0] ;
  output [0:0]\head_reg[5] ;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]content_reg;
  input [7:0]DINADIN;
  input [7:0]content_reg_bram_0;
  input \old_grant_reg[0] ;
  input [0:0]\channel_old_latency_reg[4] ;
  input \channel_old_latency_reg[4]_0 ;
  input \tail_reg[0] ;
  input \tail_reg[0]_0 ;
  input [7:0]input_pc;
  input [0:0]CO;
  input [3:0]\switch2channel\.latency__0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  input [2:0]Q;
  input [5:0]O;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  input [3:0]\cur_state_reg[0]_1 ;
  input any_bb_running;
  input [1:0]bb_accepts;
  input \cur_state_reg[2]_1 ;
  input \cur_state_reg[2]_2 ;
  input [0:0]\cur_state_reg[2]_3 ;
  input all_bb_full;
  input [63:0]\old_grant_reg[0]_i_15 ;
  input [0:0]WEA;
  input \FETCH_REC_Pc_reg[7] ;
  input \cur_state[2]_i_11 ;
  input \cur_state[1]_i_5 ;
  input content_reg_bram_0_0;
  input content_reg_bram_0_1;
  input \old_grant[6]_i_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  input \curState_reg[0]_0 ;

  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire \EXE1_Instr_reg[10] ;
  wire [2:0]\EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[12] ;
  wire [0:0]\EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire [0:0]\EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire FETCH_REC_Instr_valid_reg;
  wire FETCH_REC_Instr_valid_reg_0;
  wire \FETCH_REC_Pc_reg[7] ;
  wire [5:0]O;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire all_bb_full;
  wire any_bb_running;
  wire [1:0]bb_accepts;
  wire bram_r_valid;
  wire [3:0]\channel_old_latency_reg[0] ;
  wire [0:0]\channel_old_latency_reg[0]_0 ;
  wire [0:0]\channel_old_latency_reg[4] ;
  wire \channel_old_latency_reg[4]_0 ;
  wire [0:0]content_reg;
  wire [7:0]content_reg_bram_0;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \cur_cc_pointer_reg[2] ;
  wire \cur_cc_pointer_reg[2]_0 ;
  wire \cur_cc_pointer_reg[2]_1 ;
  wire \cur_cc_pointer_reg[2]_2 ;
  wire \cur_cc_pointer_reg[2]_3 ;
  wire \cur_cc_pointer_reg[2]_4 ;
  wire \cur_cc_pointer_reg[2]_5 ;
  wire \cur_cc_pointer_reg[2]_6 ;
  wire \cur_cc_pointer_reg[3] ;
  wire cur_is_even_character_reg_rep;
  wire [0:0]cur_is_even_character_reg_rep_0;
  wire \cur_state[1]_i_5 ;
  wire \cur_state[2]_i_11 ;
  wire \cur_state_reg[0] ;
  wire [0:0]\cur_state_reg[0]_0 ;
  wire [3:0]\cur_state_reg[0]_1 ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire \cur_state_reg[2]_1 ;
  wire \cur_state_reg[2]_2 ;
  wire [0:0]\cur_state_reg[2]_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  wire \head_reg[0] ;
  wire \head_reg[1] ;
  wire \head_reg[2] ;
  wire [0:0]\head_reg[5] ;
  wire [8:0]\in_0\.data ;
  wire [7:0]input_pc;
  wire [63:0]\memory\.data ;
  wire \memory_bb\.valid ;
  wire [5:0]\memory_for_cc\.addr ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant_reg[0] ;
  wire [63:0]\old_grant_reg[0]_i_15 ;
  wire s00_axi_aclk;
  wire [3:0]\switch2channel\.latency__0 ;
  wire \switch2channel\.valid ;
  wire [1:0]\switch2cpu\.latency ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;

  re2_copro_re2_copro_0_1_engine anEngine
       (.ADDRA(D[3:0]),
        .ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .DINADIN(DINADIN),
        .\EXE1_Instr_reg[10] (\EXE1_Instr_reg[10] ),
        .\EXE1_Instr_reg[10]_0 (\EXE1_Instr_reg[10]_0 ),
        .\EXE1_Instr_reg[12] (\EXE1_Instr_reg[12] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .\EXE1_Instr_reg[9]_1 (\EXE1_Instr_reg[9]_1 ),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_Instr_valid_reg_0),
        .\FETCH_REC_Pc_reg[7] (\FETCH_REC_Pc_reg[7] ),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .all_bb_full(all_bb_full),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts),
        .bram_r_valid(bram_r_valid),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[4] (\channel_old_latency_reg[4] ),
        .\channel_old_latency_reg[4]_0 (\channel_old_latency_reg[4]_0 ),
        .content_reg(content_reg),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\cur_cc_pointer_reg[2] (\cur_cc_pointer_reg[2] ),
        .\cur_cc_pointer_reg[2]_0 (\cur_cc_pointer_reg[2]_0 ),
        .\cur_cc_pointer_reg[2]_1 (\cur_cc_pointer_reg[2]_1 ),
        .\cur_cc_pointer_reg[2]_2 (\cur_cc_pointer_reg[2]_2 ),
        .\cur_cc_pointer_reg[2]_3 (\cur_cc_pointer_reg[2]_3 ),
        .\cur_cc_pointer_reg[2]_4 (\cur_cc_pointer_reg[2]_4 ),
        .\cur_cc_pointer_reg[2]_5 (\cur_cc_pointer_reg[2]_5 ),
        .\cur_cc_pointer_reg[2]_6 (\cur_cc_pointer_reg[2]_6 ),
        .\cur_cc_pointer_reg[3] (\cur_cc_pointer_reg[3] ),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .\cur_state[1]_i_5 (\cur_state[1]_i_5 ),
        .\cur_state[2]_i_11 (\cur_state[2]_i_11 ),
        .\cur_state_reg[0] (\cur_state_reg[0] ),
        .\cur_state_reg[0]_0 (\cur_state_reg[0]_0 ),
        .\cur_state_reg[0]_1 (\cur_state_reg[0]_1 ),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\cur_state_reg[2]_0 (\cur_state_reg[2]_0 ),
        .\cur_state_reg[2]_1 (\cur_state_reg[2]_1 ),
        .\cur_state_reg[2]_2 (\cur_state_reg[2]_2 ),
        .\cur_state_reg[2]_3 (\cur_state_reg[2]_3 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[1] (\head_reg[1] ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[5] (\head_reg[5] ),
        .\in_0\.data (\in_0\.data ),
        .input_pc(input_pc),
        .\memory\.data (\memory\.data ),
        .\memory_bb\.valid (\memory_bb\.valid ),
        .\memory_for_cc\.addr (\memory_for_cc\.addr ),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_i_15 (\old_grant_reg[0]_i_15 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.latency__0 (\switch2channel\.latency__0 ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\switch2cpu\.latency (\switch2cpu\.latency ),
        .\tail_reg[0] (\tail_reg[0] ),
        .\tail_reg[0]_0 (\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced_22
   (D,
    DOUTBDOUT,
    content_reg_bram_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_30_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_1 ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[6] ,
    \old_grant_reg[6]_0 ,
    \old_grant_reg[6]_1 ,
    \old_grant_reg[6]_2 ,
    \old_grant_reg[6]_3 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__4 ,
    \head[6]_i_6__4_0 ,
    \head[6]_i_6__4_1 ,
    \head[6]_i_6__4_2 ,
    \head[6]_i_6__4_3 ,
    \head[6]_i_6__4_4 ,
    \head[6]_i_6__4_5 ,
    \head[6]_i_6__4_6 ,
    min_latency1_carry_i_8__4,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [5:0]D;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output [2:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  input s00_axi_aclk;
  input [1:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_30_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_1 ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[6] ;
  input \old_grant_reg[6]_0 ;
  input \old_grant_reg[6]_1 ;
  input \old_grant_reg[6]_2 ;
  input \old_grant_reg[6]_3 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__4 ;
  input \head[6]_i_6__4_0 ;
  input \head[6]_i_6__4_1 ;
  input \head[6]_i_6__4_2 ;
  input \head[6]_i_6__4_3 ;
  input \head[6]_i_6__4_4 ;
  input \head[6]_i_6__4_5 ;
  input \head[6]_i_6__4_6 ;
  input min_latency1_carry_i_8__4;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [1:0]WEBWE;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [2:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire \head[6]_i_6__4 ;
  wire \head[6]_i_6__4_0 ;
  wire \head[6]_i_6__4_1 ;
  wire \head[6]_i_6__4_2 ;
  wire \head[6]_i_6__4_3 ;
  wire \head[6]_i_6__4_4 ;
  wire \head[6]_i_6__4_5 ;
  wire \head[6]_i_6__4_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_8__4;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[6] ;
  wire \old_grant_reg[6]_0 ;
  wire \old_grant_reg[6]_1 ;
  wire \old_grant_reg[6]_2 ;
  wire \old_grant_reg[6]_3 ;
  wire [0:0]p_0_in;
  wire [3:0]p_30_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_engine_24 anEngine
       (.ADDRA(D[3:0]),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1[2]),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1[1]),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_1),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\head[6]_i_6__4 (\head[6]_i_6__4 ),
        .\head[6]_i_6__4_0 (\head[6]_i_6__4_0 ),
        .\head[6]_i_6__4_1 (\head[6]_i_6__4_1 ),
        .\head[6]_i_6__4_2 (\head[6]_i_6__4_2 ),
        .\head[6]_i_6__4_3 (\head[6]_i_6__4_3 ),
        .\head[6]_i_6__4_4 (\head[6]_i_6__4_4 ),
        .\head[6]_i_6__4_5 (\head[6]_i_6__4_5 ),
        .\head[6]_i_6__4_6 (\head[6]_i_6__4_6 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (cur_is_even_character_reg_rep__1[0]),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_i_8__4(min_latency1_carry_i_8__4),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[6] (\old_grant_reg[6] ),
        .\old_grant_reg[6]_0 (\old_grant_reg[6]_0 ),
        .\old_grant_reg[6]_1 (\old_grant_reg[6]_1 ),
        .\old_grant_reg[6]_2 (\old_grant_reg[6]_2 ),
        .\old_grant_reg[6]_3 (\old_grant_reg[6]_3 ),
        .p_0_in(p_0_in),
        .p_30_out(p_30_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced_35
   (D,
    \slv_reg4_reg[0] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0]_0 ,
    bb_running,
    \head_reg[2]_0 ,
    \switch2channel\.valid ,
    p_0_in,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    EXE1_Instr_valid_reg_0,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[0] ,
    p_44_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_1 ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[5] ,
    \old_grant_reg[5]_0 ,
    \old_grant_reg[5]_1 ,
    \old_grant_reg[5]_2 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__3 ,
    \head[6]_i_6__3_0 ,
    \head[6]_i_6__3_1 ,
    \head[6]_i_6__3_2 ,
    \head[6]_i_6__3_3 ,
    \head[6]_i_6__3_4 ,
    \head[6]_i_6__3_5 ,
    \head[6]_i_6__3_6 ,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [5:0]D;
  output [0:0]\slv_reg4_reg[0] ;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output [5:0]\channel_old_latency_reg[0] ;
  output [2:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0]_0 ;
  output [0:0]bb_running;
  output \head_reg[2]_0 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output EXE1_Instr_valid_reg_0;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[6] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [3:0]p_44_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_1 ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[5] ;
  input \old_grant_reg[5]_0 ;
  input \old_grant_reg[5]_1 ;
  input \old_grant_reg[5]_2 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__3 ;
  input \head[6]_i_6__3_0 ;
  input \head[6]_i_6__3_1 ;
  input \head[6]_i_6__3_2 ;
  input \head[6]_i_6__3_3 ;
  input \head[6]_i_6__3_4 ;
  input \head[6]_i_6__3_5 ;
  input \head[6]_i_6__3_6 ;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [2:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire \head[6]_i_6__3 ;
  wire \head[6]_i_6__3_0 ;
  wire \head[6]_i_6__3_1 ;
  wire \head[6]_i_6__3_2 ;
  wire \head[6]_i_6__3_3 ;
  wire \head[6]_i_6__3_4 ;
  wire \head[6]_i_6__3_5 ;
  wire \head[6]_i_6__3_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[5] ;
  wire \old_grant_reg[5]_0 ;
  wire \old_grant_reg[5]_1 ;
  wire \old_grant_reg[5]_2 ;
  wire [0:0]p_0_in;
  wire [3:0]p_44_out;
  wire s00_axi_aclk;
  wire [0:0]\slv_reg4_reg[0] ;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_engine_37 anEngine
       (.ADDRA(D[3:0]),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[6] (\FETCH_REC_Pc_reg[6] ),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1[2]),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1[1]),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_1),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\head[6]_i_6__3 (\head[6]_i_6__3 ),
        .\head[6]_i_6__3_0 (\head[6]_i_6__3_0 ),
        .\head[6]_i_6__3_1 (\head[6]_i_6__3_1 ),
        .\head[6]_i_6__3_2 (\head[6]_i_6__3_2 ),
        .\head[6]_i_6__3_3 (\head[6]_i_6__3_3 ),
        .\head[6]_i_6__3_4 (\head[6]_i_6__3_4 ),
        .\head[6]_i_6__3_5 (\head[6]_i_6__3_5 ),
        .\head[6]_i_6__3_6 (\head[6]_i_6__3_6 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (cur_is_even_character_reg_rep__1[0]),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[5] (\old_grant_reg[5] ),
        .\old_grant_reg[5]_0 (\old_grant_reg[5]_0 ),
        .\old_grant_reg[5]_1 (\old_grant_reg[5]_1 ),
        .\old_grant_reg[5]_2 (\old_grant_reg[5]_2 ),
        .p_0_in(p_0_in),
        .p_44_out(p_44_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced_48
   (D,
    WEBWE,
    DOUTBDOUT,
    content_reg_bram_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    s00_axi_aclk,
    content_reg,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_58_out,
    \channel_old_latency_reg[1] ,
    cur_is_even_character,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[4] ,
    \old_grant_reg[4]_0 ,
    \old_grant_reg[4]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__2 ,
    \head[6]_i_6__2_0 ,
    \head[6]_i_6__2_1 ,
    \head[6]_i_6__2_2 ,
    \head[6]_i_6__2_3 ,
    \head[6]_i_6__2_4 ,
    \head[6]_i_6__2_5 ,
    \head[6]_i_6__2_6 ,
    min_latency1_carry_i_8__2,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [5:0]D;
  output [0:0]WEBWE;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output [2:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  input s00_axi_aclk;
  input [0:0]content_reg;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_58_out;
  input \channel_old_latency_reg[1] ;
  input cur_is_even_character;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[4] ;
  input \old_grant_reg[4]_0 ;
  input \old_grant_reg[4]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__2 ;
  input \head[6]_i_6__2_0 ;
  input \head[6]_i_6__2_1 ;
  input \head[6]_i_6__2_2 ;
  input \head[6]_i_6__2_3 ;
  input \head[6]_i_6__2_4 ;
  input \head[6]_i_6__2_5 ;
  input \head[6]_i_6__2_6 ;
  input min_latency1_carry_i_8__2;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [0:0]content_reg;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire [2:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \head[6]_i_6__2 ;
  wire \head[6]_i_6__2_0 ;
  wire \head[6]_i_6__2_1 ;
  wire \head[6]_i_6__2_2 ;
  wire \head[6]_i_6__2_3 ;
  wire \head[6]_i_6__2_4 ;
  wire \head[6]_i_6__2_5 ;
  wire \head[6]_i_6__2_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_8__2;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[4] ;
  wire \old_grant_reg[4]_0 ;
  wire \old_grant_reg[4]_1 ;
  wire [0:0]p_0_in;
  wire [3:0]p_58_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_engine_50 anEngine
       (.ADDRA(D[3:0]),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg(content_reg),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1[2]),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1[1]),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_1),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\head[6]_i_6__2 (\head[6]_i_6__2 ),
        .\head[6]_i_6__2_0 (\head[6]_i_6__2_0 ),
        .\head[6]_i_6__2_1 (\head[6]_i_6__2_1 ),
        .\head[6]_i_6__2_2 (\head[6]_i_6__2_2 ),
        .\head[6]_i_6__2_3 (\head[6]_i_6__2_3 ),
        .\head[6]_i_6__2_4 (\head[6]_i_6__2_4 ),
        .\head[6]_i_6__2_5 (\head[6]_i_6__2_5 ),
        .\head[6]_i_6__2_6 (\head[6]_i_6__2_6 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (cur_is_even_character_reg_rep__1[0]),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_i_8__2(min_latency1_carry_i_8__2),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[4] (\old_grant_reg[4] ),
        .\old_grant_reg[4]_0 (\old_grant_reg[4]_0 ),
        .\old_grant_reg[4]_1 (\old_grant_reg[4]_1 ),
        .p_0_in(p_0_in),
        .p_58_out(p_58_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced_61
   (D,
    \slv_reg4_reg[0] ,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \EXE1_Instr_reg[9] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \EXE1_Instr_reg[9]_0 ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    s00_axi_aclk,
    WEBWE,
    \memory\.data ,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_72_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_1 ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant_reg[3] ,
    \old_grant_reg[3]_0 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__1 ,
    \head[6]_i_6__1_0 ,
    \head[6]_i_6__1_1 ,
    \head[6]_i_6__1_2 ,
    \head[6]_i_6__1_3 ,
    \head[6]_i_6__1_4 ,
    \head[6]_i_6__1_5 ,
    \head[6]_i_6__1_6 ,
    Q,
    cur_is_even_character,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [5:0]D;
  output [0:0]\slv_reg4_reg[0] ;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \EXE1_Instr_reg[9] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output [2:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \EXE1_Instr_reg[9]_0 ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  input s00_axi_aclk;
  input [0:0]WEBWE;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_72_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_1 ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant_reg[3] ;
  input \old_grant_reg[3]_0 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__1 ;
  input \head[6]_i_6__1_0 ;
  input \head[6]_i_6__1_1 ;
  input \head[6]_i_6__1_2 ;
  input \head[6]_i_6__1_3 ;
  input \head[6]_i_6__1_4 ;
  input \head[6]_i_6__1_5 ;
  input \head[6]_i_6__1_6 ;
  input [2:0]Q;
  input cur_is_even_character;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire [2:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \head[6]_i_6__1 ;
  wire \head[6]_i_6__1_0 ;
  wire \head[6]_i_6__1_1 ;
  wire \head[6]_i_6__1_2 ;
  wire \head[6]_i_6__1_3 ;
  wire \head[6]_i_6__1_4 ;
  wire \head[6]_i_6__1_5 ;
  wire \head[6]_i_6__1_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[2] ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[3] ;
  wire \old_grant_reg[3]_0 ;
  wire [0:0]p_0_in;
  wire [3:0]p_72_out;
  wire s00_axi_aclk;
  wire [0:0]\slv_reg4_reg[0] ;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_engine_63 anEngine
       (.ADDRA(D[3:0]),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1[2]),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1[1]),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_1),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\head[6]_i_6__1 (\head[6]_i_6__1 ),
        .\head[6]_i_6__1_0 (\head[6]_i_6__1_0 ),
        .\head[6]_i_6__1_1 (\head[6]_i_6__1_1 ),
        .\head[6]_i_6__1_2 (\head[6]_i_6__1_2 ),
        .\head[6]_i_6__1_3 (\head[6]_i_6__1_3 ),
        .\head[6]_i_6__1_4 (\head[6]_i_6__1_4 ),
        .\head[6]_i_6__1_5 (\head[6]_i_6__1_5 ),
        .\head[6]_i_6__1_6 (\head[6]_i_6__1_6 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (cur_is_even_character_reg_rep__1[0]),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2] (\head_reg[2] ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[3] (\old_grant_reg[3] ),
        .\old_grant_reg[3]_0 (\old_grant_reg[3]_0 ),
        .p_0_in(p_0_in),
        .p_72_out(p_72_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\slv_reg4_reg[0] ),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced_74
   (WEBWE,
    D,
    DOUTBDOUT,
    content_reg_bram_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    DI,
    cur_is_even_character_reg_1,
    S,
    \cur_state_reg[2] ,
    \cur_state_reg[1] ,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0]_0 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    EXE1_Instr_valid_reg_0,
    s00_axi_aclk,
    \memory\.data ,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \old_grant_reg[0] ,
    cur_is_even_character,
    p_86_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_1 ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    any_bb_accept,
    all_bb_full,
    Q,
    \cur_state_reg[1]_0 ,
    any_bb_running,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \cur_state_reg[0] ,
    \old_grant_reg[2] ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__0 ,
    \head[6]_i_6__0_0 ,
    \head[6]_i_6__0_1 ,
    \head[6]_i_6__0_2 ,
    \head[6]_i_6__0_3 ,
    \head[6]_i_6__0_4 ,
    \head[6]_i_6__0_5 ,
    \head[6]_i_6__0_6 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [0:0]WEBWE;
  output [5:0]D;
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output [5:0]\channel_old_latency_reg[0] ;
  output [2:0]cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output [1:0]DI;
  output cur_is_even_character_reg_1;
  output [1:0]S;
  output [1:0]\cur_state_reg[2] ;
  output \cur_state_reg[1] ;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0]_0 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  output EXE1_Instr_valid_reg_0;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \old_grant_reg[0] ;
  input cur_is_even_character;
  input [3:0]p_86_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_1 ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input any_bb_accept;
  input all_bb_full;
  input [2:0]Q;
  input [0:0]\cur_state_reg[1]_0 ;
  input any_bb_running;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \cur_state_reg[0] ;
  input \old_grant_reg[2] ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__0 ;
  input \head[6]_i_6__0_0 ;
  input \head[6]_i_6__0_1 ;
  input \head[6]_i_6__0_2 ;
  input \head[6]_i_6__0_3 ;
  input \head[6]_i_6__0_4 ;
  input \head[6]_i_6__0_5 ;
  input \head[6]_i_6__0_6 ;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire all_bb_full;
  wire any_bb_accept;
  wire any_bb_running;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire [2:0]cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[0] ;
  wire \cur_state_reg[1] ;
  wire [0:0]\cur_state_reg[1]_0 ;
  wire [1:0]\cur_state_reg[2] ;
  wire \head[6]_i_6__0 ;
  wire \head[6]_i_6__0_0 ;
  wire \head[6]_i_6__0_1 ;
  wire \head[6]_i_6__0_2 ;
  wire \head[6]_i_6__0_3 ;
  wire \head[6]_i_6__0_4 ;
  wire \head[6]_i_6__0_5 ;
  wire \head[6]_i_6__0_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[2] ;
  wire [0:0]p_0_in;
  wire [3:0]p_86_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_engine_76 anEngine
       (.ADDRA(D[3:0]),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .all_bb_full(all_bb_full),
        .any_bb_accept(any_bb_accept),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg[2]),
        .cur_is_even_character_reg_0(cur_is_even_character_reg[1]),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_1),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\cur_state_reg[0] (\cur_state_reg[0] ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\cur_state_reg[1]_0 (\cur_state_reg[1]_0 ),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\head[6]_i_6__0 (\head[6]_i_6__0 ),
        .\head[6]_i_6__0_0 (\head[6]_i_6__0_0 ),
        .\head[6]_i_6__0_1 (\head[6]_i_6__0_1 ),
        .\head[6]_i_6__0_2 (\head[6]_i_6__0_2 ),
        .\head[6]_i_6__0_3 (\head[6]_i_6__0_3 ),
        .\head[6]_i_6__0_4 (\head[6]_i_6__0_4 ),
        .\head[6]_i_6__0_5 (\head[6]_i_6__0_5 ),
        .\head[6]_i_6__0_6 (\head[6]_i_6__0_6 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (cur_is_even_character_reg[0]),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[2] (\old_grant_reg[2] ),
        .p_0_in(p_0_in),
        .p_86_out(p_86_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced_87
   (D,
    WEBWE,
    SR,
    \curState_reg[0] ,
    \EXE1_Instr_reg[9] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    cur_is_even_character_reg_rep__1,
    \curState_reg[0]_0 ,
    content_reg_bram_0,
    \cur_state_reg[2] ,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    cur_is_even_character_reg_rep__1_2,
    \channel_old_latency[4]_i_4 ,
    \cur_state_reg[1] ,
    \override_pc\.ready ,
    p_101_out,
    DINADIN,
    \head_reg[0]_1 ,
    \switch2channel\.valid ,
    p_0_in,
    \cur_state_reg[2]_0 ,
    bb_accepts,
    EXE1_Instr_valid_reg,
    \channel_old_latency[5]_i_2__5 ,
    s00_axi_aclk,
    \memory\.data ,
    cur_is_even_character,
    \old_grant_reg[0] ,
    \old_grant_reg[0]_0 ,
    s00_axi_aresetn,
    \old_grant_reg[0]_1 ,
    \channel_i\.data102_in ,
    DOUTBDOUT,
    \middle_reg[8] ,
    \head_reg[0]_2 ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[4] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[2]_0 ,
    Q,
    \switch2channel\.ready ,
    \tail_reg[0] ,
    bbs_go,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    content_reg_bram_0_i_49,
    content_reg_bram_0_i_49_0,
    content_reg_bram_0_i_49_1,
    content_reg_bram_0_i_49_2,
    content_reg_bram_0_i_49_3,
    content_reg_bram_0_i_49_4,
    content_reg_bram_0_i_49_5,
    content_reg_bram_0_i_49_6,
    \channel_old_latency_reg[2]_1 ,
    \channel_old_latency_reg[2]_2 ,
    \curState_reg[0]_1 );
  output [5:0]D;
  output [0:0]WEBWE;
  output [0:0]SR;
  output \curState_reg[0] ;
  output \EXE1_Instr_reg[9] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]\curState_reg[0]_0 ;
  output [8:0]content_reg_bram_0;
  output \cur_state_reg[2] ;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output cur_is_even_character_reg_rep__1_2;
  output \channel_old_latency[4]_i_4 ;
  output \cur_state_reg[1] ;
  output \override_pc\.ready ;
  output p_101_out;
  output [8:0]DINADIN;
  output \head_reg[0]_1 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \cur_state_reg[2]_0 ;
  output [0:0]bb_accepts;
  output EXE1_Instr_valid_reg;
  output [0:0]\channel_old_latency[5]_i_2__5 ;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input cur_is_even_character;
  input [2:0]\old_grant_reg[0] ;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aresetn;
  input \old_grant_reg[0]_1 ;
  input [8:0]\channel_i\.data102_in ;
  input [8:0]DOUTBDOUT;
  input \middle_reg[8] ;
  input \head_reg[0]_2 ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[4] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[2]_0 ;
  input [2:0]Q;
  input \switch2channel\.ready ;
  input \tail_reg[0] ;
  input bbs_go;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input content_reg_bram_0_i_49;
  input content_reg_bram_0_i_49_0;
  input content_reg_bram_0_i_49_1;
  input content_reg_bram_0_i_49_2;
  input content_reg_bram_0_i_49_3;
  input content_reg_bram_0_i_49_4;
  input content_reg_bram_0_i_49_5;
  input content_reg_bram_0_i_49_6;
  input \channel_old_latency_reg[2]_1 ;
  input \channel_old_latency_reg[2]_2 ;
  input \curState_reg[0]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [8:0]DINADIN;
  wire [8:0]DOUTBDOUT;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire [8:0]\channel_i\.data102_in ;
  wire \channel_old_latency[4]_i_4 ;
  wire [0:0]\channel_old_latency[5]_i_2__5 ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[2]_1 ;
  wire \channel_old_latency_reg[2]_2 ;
  wire \channel_old_latency_reg[4] ;
  wire [8:0]content_reg_bram_0;
  wire content_reg_bram_0_i_49;
  wire content_reg_bram_0_i_49_0;
  wire content_reg_bram_0_i_49_1;
  wire content_reg_bram_0_i_49_2;
  wire content_reg_bram_0_i_49_3;
  wire content_reg_bram_0_i_49_4;
  wire content_reg_bram_0_i_49_5;
  wire content_reg_bram_0_i_49_6;
  wire \curState_reg[0] ;
  wire [0:0]\curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[1] ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [63:0]\memory\.data ;
  wire \middle_reg[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire [2:0]\old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire \old_grant_reg[0]_1 ;
  wire \override_pc\.ready ;
  wire [0:0]p_0_in;
  wire p_101_out;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;

  re2_copro_re2_copro_0_1_engine_89 anEngine
       (.ADDRA(D[3:0]),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bbs_go(bbs_go),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .\channel_old_latency[4]_i_4 (\channel_old_latency[4]_i_4 ),
        .\channel_old_latency[5]_i_2__5 (\channel_old_latency[5]_i_2__5 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .\channel_old_latency_reg[2]_0 (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[2]_1 (\channel_old_latency_reg[2]_1 ),
        .\channel_old_latency_reg[2]_2 (\channel_old_latency_reg[2]_2 ),
        .\channel_old_latency_reg[4] (\channel_old_latency_reg[4] ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_i_49(content_reg_bram_0_i_49),
        .content_reg_bram_0_i_49_0(content_reg_bram_0_i_49_0),
        .content_reg_bram_0_i_49_1(content_reg_bram_0_i_49_1),
        .content_reg_bram_0_i_49_2(content_reg_bram_0_i_49_2),
        .content_reg_bram_0_i_49_3(content_reg_bram_0_i_49_3),
        .content_reg_bram_0_i_49_4(content_reg_bram_0_i_49_4),
        .content_reg_bram_0_i_49_5(content_reg_bram_0_i_49_5),
        .content_reg_bram_0_i_49_6(content_reg_bram_0_i_49_6),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_0 ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\cur_state_reg[2] (\cur_state_reg[2] ),
        .\cur_state_reg[2]_0 (\cur_state_reg[2]_0 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (\head_reg[0]_1 ),
        .\head_reg[0]_2 (\head_reg[0]_2 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[8] (\middle_reg[8] ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant_reg[0]_1 ),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_0_in(p_0_in),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg4_reg[0] (SR),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0] (\tail_reg[0] ));
endmodule

(* ORIG_REF_NAME = "engine_interfaced" *) 
module re2_copro_re2_copro_0_1_engine_interfaced_9
   (WEBWE,
    D,
    content_reg_bram_0,
    content_reg_bram_0_0,
    \curState_reg[0] ,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    cur_is_even_character_reg_rep__0,
    cur_is_even_character_reg_rep__0_0,
    DI,
    cur_is_even_character_reg_rep__0_1,
    S,
    FETCH_REC_Instr_valid_reg,
    \curState_reg[0]_0 ,
    \tail_reg[5] ,
    \head_reg[2] ,
    bb_running,
    EXE1_Instr_valid_reg,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Pc_reg[0] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[2] ,
    \EXE1_Pc_reg[3] ,
    \EXE1_Instr_reg[4] ,
    \EXE1_Pc_reg[5] ,
    \EXE1_Instr_reg[6] ,
    EXE1_Instr_valid_reg_0,
    \EXE1_Instr_reg[8] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    bb_accepts,
    s00_axi_aclk,
    \memory\.data ,
    content_reg,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \old_grant_reg[0] ,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_16_out,
    \channel_old_latency_reg[1] ,
    \head_reg[0]_1 ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \old_grant[6]_i_6 ,
    \old_grant[7]_i_2 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__5 ,
    \head[6]_i_6__5_0 ,
    \head[6]_i_6__5_1 ,
    \head[6]_i_6__5_2 ,
    \head[6]_i_6__5_3 ,
    \head[6]_i_6__5_4 ,
    \head[6]_i_6__5_5 ,
    \head[6]_i_6__5_6 ,
    Q,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \curState_reg[0]_1 );
  output [0:0]WEBWE;
  output [5:0]D;
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \curState_reg[0] ;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output [2:0]cur_is_even_character_reg_rep__0;
  output cur_is_even_character_reg_rep__0_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__0_1;
  output [1:0]S;
  output FETCH_REC_Instr_valid_reg;
  output \curState_reg[0]_0 ;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Pc_reg[0] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[2] ;
  output \EXE1_Pc_reg[3] ;
  output \EXE1_Instr_reg[4] ;
  output \EXE1_Pc_reg[5] ;
  output \EXE1_Instr_reg[6] ;
  output EXE1_Instr_valid_reg_0;
  output \EXE1_Instr_reg[8] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [0:0]bb_accepts;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input [0:0]content_reg;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \old_grant_reg[0] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_16_out;
  input \channel_old_latency_reg[1] ;
  input \head_reg[0]_1 ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \old_grant[6]_i_6 ;
  input \old_grant[7]_i_2 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__5 ;
  input \head[6]_i_6__5_0 ;
  input \head[6]_i_6__5_1 ;
  input \head[6]_i_6__5_2 ;
  input \head[6]_i_6__5_3 ;
  input \head[6]_i_6__5_4 ;
  input \head[6]_i_6__5_5 ;
  input \head[6]_i_6__5_6 ;
  input [2:0]Q;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \curState_reg[0]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[4] ;
  wire \EXE1_Instr_reg[6] ;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire EXE1_Instr_valid_reg;
  wire EXE1_Instr_valid_reg_0;
  wire \EXE1_Pc_reg[0] ;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[2] ;
  wire \EXE1_Pc_reg[3] ;
  wire \EXE1_Pc_reg[5] ;
  wire FETCH_REC_Instr_valid_reg;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]WEBWE;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [0:0]content_reg;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \curState_reg[0]_1 ;
  wire [2:0]cur_is_even_character_reg_rep__0;
  wire cur_is_even_character_reg_rep__0_0;
  wire cur_is_even_character_reg_rep__0_1;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire \head[6]_i_6__5 ;
  wire \head[6]_i_6__5_0 ;
  wire \head[6]_i_6__5_1 ;
  wire \head[6]_i_6__5_2 ;
  wire \head[6]_i_6__5_3 ;
  wire \head[6]_i_6__5_4 ;
  wire \head[6]_i_6__5_5 ;
  wire \head[6]_i_6__5_6 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [63:0]\memory\.data ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire \old_grant_reg[0] ;
  wire [0:0]p_0_in;
  wire [3:0]p_16_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [0:0]\tail_reg[5] ;

  re2_copro_re2_copro_0_1_engine_11 anEngine
       (.ADDRA(D[3:0]),
        .CO(CO),
        .D(D[5:4]),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4] ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6] ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_0),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0] ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2] ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3] ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5] ),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .S(S),
        .WEBWE(WEBWE),
        .bb_accepts(bb_accepts),
        .bb_running(bb_running),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg(content_reg),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .content_reg_bram_0_3(content_reg_bram_0_3),
        .content_reg_bram_0_4(content_reg_bram_0_4),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (\curState_reg[0]_0 ),
        .\curState_reg[0]_1 (\curState_reg[0]_1 ),
        .cur_is_even_character_reg_rep__0(cur_is_even_character_reg_rep__0[2]),
        .cur_is_even_character_reg_rep__0_0(cur_is_even_character_reg_rep__0[1]),
        .cur_is_even_character_reg_rep__0_1(cur_is_even_character_reg_rep__0_0),
        .cur_is_even_character_reg_rep__0_2(cur_is_even_character_reg_rep__0_1),
        .\cur_state[1]_i_2 (\cur_state[1]_i_2 ),
        .\cur_state[1]_i_2_0 (\cur_state[1]_i_2_0 ),
        .\head[6]_i_6__5 (\head[6]_i_6__5 ),
        .\head[6]_i_6__5_0 (\head[6]_i_6__5_0 ),
        .\head[6]_i_6__5_1 (\head[6]_i_6__5_1 ),
        .\head[6]_i_6__5_2 (\head[6]_i_6__5_2 ),
        .\head[6]_i_6__5_3 (\head[6]_i_6__5_3 ),
        .\head[6]_i_6__5_4 (\head[6]_i_6__5_4 ),
        .\head[6]_i_6__5_5 (\head[6]_i_6__5_5 ),
        .\head[6]_i_6__5_6 (\head[6]_i_6__5_6 ),
        .\head_reg[0] (\head_reg[0] ),
        .\head_reg[0]_0 (\head_reg[0]_0 ),
        .\head_reg[0]_1 (cur_is_even_character_reg_rep__0[0]),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2] (\head_reg[2] ),
        .\head_reg[2]_0 (\head_reg[2]_0 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant[7]_i_2 (\old_grant[7]_i_2 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .p_0_in(p_0_in),
        .p_16_out(p_16_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\state_cur_reg[0] ),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1] (\state_cur_reg[1] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[5] (\tail_reg[5] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo
   (WEA,
    \channel_old_latency_reg[0] ,
    \channel_old_latency_reg[0]_0 ,
    cur_is_even_character_reg_rep,
    \head_reg[0]_0 ,
    cur_is_even_character_reg_rep_0,
    S,
    DI,
    \cur_cc_pointer_reg[3] ,
    \cur_cc_pointer_reg[2] ,
    \cur_cc_pointer_reg[2]_0 ,
    \cur_cc_pointer_reg[2]_1 ,
    \cur_cc_pointer_reg[2]_2 ,
    \cur_cc_pointer_reg[2]_3 ,
    \cur_cc_pointer_reg[2]_4 ,
    \cur_cc_pointer_reg[2]_5 ,
    \cur_cc_pointer_reg[2]_6 ,
    \switch2cpu\.latency ,
    \cur_state_reg[1] ,
    fifo_cur_char_data_out_valid,
    fifo_even_data_out,
    best_output__1,
    \head_reg[1]_0 ,
    \head_reg[5] ,
    s00_axi_aclk,
    content_reg_bram_0_0,
    DINADIN,
    \channel_old_latency_reg[4] ,
    \channel_old_latency_reg[4]_0 ,
    CO,
    \switch2channel\.latency__0 ,
    input_pc,
    \middle_reg[0]_0 ,
    O,
    \cur_state_reg[0] ,
    Q,
    all_bb_full,
    \cur_state_reg[0]_0 ,
    \old_grant_reg[0]_i_15_0 ,
    \tail_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \head_reg[0]_1 ,
    fifo_cur_char_data_out_ready__0,
    min_latency1_carry_i_29__6_0,
    min_latency1_carry_i_29__6_1,
    fifo_odd_data_out_not_valid,
    fifo_odd_data_count,
    \head_reg[6] ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    \head_reg[6]_0 ,
    \head_reg[6]_1 ,
    \head_reg[6]_2 );
  output [0:0]WEA;
  output [3:0]\channel_old_latency_reg[0] ;
  output \channel_old_latency_reg[0]_0 ;
  output cur_is_even_character_reg_rep;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg_rep_0;
  output [0:0]S;
  output [0:0]DI;
  output \cur_cc_pointer_reg[3] ;
  output \cur_cc_pointer_reg[2] ;
  output \cur_cc_pointer_reg[2]_0 ;
  output \cur_cc_pointer_reg[2]_1 ;
  output \cur_cc_pointer_reg[2]_2 ;
  output \cur_cc_pointer_reg[2]_3 ;
  output \cur_cc_pointer_reg[2]_4 ;
  output \cur_cc_pointer_reg[2]_5 ;
  output \cur_cc_pointer_reg[2]_6 ;
  output [1:0]\switch2cpu\.latency ;
  output \cur_state_reg[1] ;
  output fifo_cur_char_data_out_valid;
  output [7:0]fifo_even_data_out;
  output best_output__1;
  output \head_reg[1]_0 ;
  output [0:0]\head_reg[5] ;
  input s00_axi_aclk;
  input content_reg_bram_0_0;
  input [7:0]DINADIN;
  input [0:0]\channel_old_latency_reg[4] ;
  input \channel_old_latency_reg[4]_0 ;
  input [0:0]CO;
  input [3:0]\switch2channel\.latency__0 ;
  input [7:0]input_pc;
  input \middle_reg[0]_0 ;
  input [0:0]O;
  input [3:0]\cur_state_reg[0] ;
  input [2:0]Q;
  input all_bb_full;
  input [0:0]\cur_state_reg[0]_0 ;
  input [63:0]\old_grant_reg[0]_i_15_0 ;
  input [0:0]\tail_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input \head_reg[0]_1 ;
  input fifo_cur_char_data_out_ready__0;
  input [0:0]min_latency1_carry_i_29__6_0;
  input [0:0]min_latency1_carry_i_29__6_1;
  input fifo_odd_data_out_not_valid;
  input [3:0]fifo_odd_data_count;
  input [0:0]\head_reg[6] ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input \head_reg[6]_0 ;
  input [0:0]\head_reg[6]_1 ;
  input \head_reg[6]_2 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [0:0]O;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire all_bb_full;
  wire best_output__1;
  wire [4:2]\channel_i\.latency ;
  wire [3:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[0]_0 ;
  wire [0:0]\channel_old_latency_reg[4] ;
  wire \channel_old_latency_reg[4]_0 ;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_i_18__7_n_0;
  wire content_reg_bram_0_i_19__6_n_0;
  wire content_reg_bram_0_i_20__21_n_0;
  wire content_reg_bram_0_i_21__21_n_0;
  wire content_reg_bram_0_i_30__14_n_0;
  wire content_reg_bram_0_i_31__14_n_0;
  wire \cur_cc_pointer_reg[2] ;
  wire \cur_cc_pointer_reg[2]_0 ;
  wire \cur_cc_pointer_reg[2]_1 ;
  wire \cur_cc_pointer_reg[2]_2 ;
  wire \cur_cc_pointer_reg[2]_3 ;
  wire \cur_cc_pointer_reg[2]_4 ;
  wire \cur_cc_pointer_reg[2]_5 ;
  wire \cur_cc_pointer_reg[2]_6 ;
  wire \cur_cc_pointer_reg[3] ;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [3:0]\cur_state_reg[0] ;
  wire [0:0]\cur_state_reg[0]_0 ;
  wire \cur_state_reg[1] ;
  wire [3:0]fifo_cur_char_data_count;
  wire fifo_cur_char_data_out_ready__0;
  wire fifo_cur_char_data_out_valid;
  wire [4:4]fifo_even_data_count;
  wire [7:0]fifo_even_data_out;
  wire fifo_even_data_out_not_valid;
  wire [3:0]fifo_odd_data_count;
  wire fifo_odd_data_out_not_valid;
  wire [7:0]from_memory;
  wire \head[0]_i_1__22_n_0 ;
  wire \head[1]_i_1__21_n_0 ;
  wire \head[2]_i_1__21_n_0 ;
  wire \head[3]_i_1__21_n_0 ;
  wire \head[4]_i_2__14_n_0 ;
  wire \head[4]_i_5_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[1]_0 ;
  wire [0:0]\head_reg[5] ;
  wire [0:0]\head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire [0:0]\head_reg[6]_1 ;
  wire \head_reg[6]_2 ;
  wire [7:0]input_pc;
  wire middle;
  wire \middle[0]_i_1__22_n_0 ;
  wire \middle[1]_i_1__22_n_0 ;
  wire \middle[2]_i_1__22_n_0 ;
  wire \middle[3]_i_1__22_n_0 ;
  wire \middle[4]_i_1__22_n_0 ;
  wire \middle[5]_i_1__22_n_0 ;
  wire \middle[6]_i_1__22_n_0 ;
  wire \middle[7]_i_2__14_n_0 ;
  wire \middle_reg[0]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry_i_14__6_n_0;
  wire [0:0]min_latency1_carry_i_29__6_0;
  wire [0:0]min_latency1_carry_i_29__6_1;
  wire min_latency1_carry_i_29__6_n_0;
  wire min_latency1_carry_i_30__6_n_0;
  wire \old_grant[0]_i_17_n_0 ;
  wire \old_grant[0]_i_18_n_0 ;
  wire \old_grant[0]_i_19_n_0 ;
  wire \old_grant[0]_i_20_n_0 ;
  wire \old_grant[0]_i_21_n_0 ;
  wire \old_grant[0]_i_22_n_0 ;
  wire \old_grant[0]_i_23_n_0 ;
  wire \old_grant[0]_i_24_n_0 ;
  wire \old_grant[0]_i_25_n_0 ;
  wire \old_grant[0]_i_26_n_0 ;
  wire \old_grant[0]_i_27_n_0 ;
  wire \old_grant[0]_i_28_n_0 ;
  wire \old_grant[0]_i_29_n_0 ;
  wire \old_grant[0]_i_30_n_0 ;
  wire \old_grant[0]_i_31_n_0 ;
  wire \old_grant[0]_i_32_n_0 ;
  wire [63:0]\old_grant_reg[0]_i_15_0 ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__21_n_0 ;
  wire \state_cur[2]_i_4__20_n_0 ;
  wire \state_cur[2]_i_5__21_n_0 ;
  wire [2:0]state_next;
  wire state_next20_in;
  wire [4:0]state_next4;
  wire [3:0]\switch2channel\.latency__0 ;
  wire [1:0]\switch2cpu\.latency ;
  wire [4:0]tail_reg;
  wire [0:0]\tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire [4:0]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h47)) 
    FETCH_REC_has_to_save_i_2__6
       (.I0(fifo_even_data_out_not_valid),
        .I1(\head_reg[0]_1 ),
        .I2(fifo_odd_data_out_not_valid),
        .O(fifo_cur_char_data_out_valid));
  LUT4 #(
    .INIT(16'hAACA)) 
    \block_sel_saved[0]_i_3 
       (.I0(\middle_reg_n_0_[0] ),
        .I1(from_memory[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[0]));
  LUT4 #(
    .INIT(16'hAACA)) 
    \block_sel_saved[1]_i_3 
       (.I0(\middle_reg_n_0_[1] ),
        .I1(from_memory[1]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \channel_old_latency[0]_i_1 
       (.I0(cur_is_even_character_reg_rep),
        .I1(\channel_old_latency_reg[4]_0 ),
        .I2(\channel_old_latency_reg[0]_0 ),
        .I3(\channel_old_latency_reg[4] ),
        .O(\channel_old_latency_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h78FF7878)) 
    \channel_old_latency[2]_i_1__6 
       (.I0(\channel_old_latency_reg[4] ),
        .I1(\channel_old_latency_reg[0]_0 ),
        .I2(\channel_i\.latency [2]),
        .I3(cur_is_even_character_reg_rep),
        .I4(\channel_old_latency_reg[4]_0 ),
        .O(\channel_old_latency_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFF7F80807F7F8080)) 
    \channel_old_latency[3]_i_1__6 
       (.I0(\channel_old_latency_reg[4] ),
        .I1(\channel_old_latency_reg[0]_0 ),
        .I2(\channel_i\.latency [2]),
        .I3(\channel_old_latency_reg[4]_0 ),
        .I4(\channel_i\.latency [3]),
        .I5(\channel_i\.latency [4]),
        .O(\channel_old_latency_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF8000)) 
    \channel_old_latency[4]_i_1__5 
       (.I0(\channel_i\.latency [2]),
        .I1(\channel_i\.latency [3]),
        .I2(\channel_old_latency_reg[4] ),
        .I3(\channel_old_latency_reg[0]_0 ),
        .I4(\channel_i\.latency [4]),
        .I5(\channel_old_latency_reg[4]_0 ),
        .O(\channel_old_latency_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \channel_old_latency[4]_i_2__0 
       (.I0(fifo_cur_char_data_count[1]),
        .I1(min_latency1_carry_i_14__6_n_0),
        .I2(fifo_cur_char_data_count[2]),
        .I3(CO),
        .I4(\switch2channel\.latency__0 [1]),
        .O(\channel_i\.latency [2]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \channel_old_latency[4]_i_3__0 
       (.I0(fifo_cur_char_data_count[1]),
        .I1(min_latency1_carry_i_14__6_n_0),
        .I2(fifo_cur_char_data_count[2]),
        .I3(fifo_cur_char_data_count[3]),
        .I4(CO),
        .I5(\switch2channel\.latency__0 [2]),
        .O(\channel_i\.latency [3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \channel_old_latency[4]_i_4__0 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_rep_0),
        .I2(CO),
        .I3(\switch2channel\.latency__0 [3]),
        .O(\channel_i\.latency [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \channel_old_latency[6]_i_4__5 
       (.I0(\switch2cpu\.latency [1]),
        .I1(CO),
        .I2(\switch2channel\.latency__0 [0]),
        .O(\channel_old_latency_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9FFF9FFF0FFFFFFF)) 
    \channel_old_latency[6]_i_5 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_rep_0),
        .I2(\channel_i\.latency [3]),
        .I3(\channel_i\.latency [2]),
        .I4(\switch2channel\.latency__0 [3]),
        .I5(CO),
        .O(cur_is_even_character_reg_rep));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(content_reg_bram_0_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEBBEFF)) 
    content_reg_bram_0_i_15__14
       (.I0(content_reg_bram_0_i_30__14_n_0),
        .I1(head_reg[1]),
        .I2(tail_reg[1]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(content_reg_bram_0_i_31__14_n_0),
        .O(WEA));
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_18__7
       (.I0(state_cur[2]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .O(content_reg_bram_0_i_18__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__6
       (.I0(head_reg[3]),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .O(content_reg_bram_0_i_19__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h7F7F7F00)) 
    content_reg_bram_0_i_19__8
       (.I0(CO),
        .I1(WEA),
        .I2(\head_reg[6] ),
        .I3(content_reg_bram_0_1),
        .I4(content_reg_bram_0_2),
        .O(best_output__1));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__21
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_20__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_21__21
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .O(content_reg_bram_0_i_21__21_n_0));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_2__22
       (.I0(content_reg_bram_0_i_18__7_n_0),
        .I1(p_0_in),
        .I2(head_reg[4]),
        .I3(content_reg_bram_0_i_19__6_n_0),
        .I4(\head[4]_i_2__14_n_0 ),
        .I5(content_reg_bram_0_i_20__21_n_0),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    content_reg_bram_0_i_30__14
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[4]),
        .O(content_reg_bram_0_i_30__14_n_0));
  LUT6 #(
    .INIT(64'hE7777BBBBDDDDEEE)) 
    content_reg_bram_0_i_31__14
       (.I0(head_reg[2]),
        .I1(head_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .I5(tail_reg[3]),
        .O(content_reg_bram_0_i_31__14_n_0));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_3__22
       (.I0(content_reg_bram_0_i_18__7_n_0),
        .I1(p_0_in),
        .I2(head_reg[3]),
        .I3(content_reg_bram_0_i_21__21_n_0),
        .I4(\head[3]_i_1__21_n_0 ),
        .I5(content_reg_bram_0_i_20__21_n_0),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h0FFFF80002AAA800)) 
    content_reg_bram_0_i_4__22
       (.I0(content_reg_bram_0_i_18__7_n_0),
        .I1(p_0_in),
        .I2(head_reg[0]),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .I5(content_reg_bram_0_i_20__21_n_0),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h3666666666666666)) 
    content_reg_bram_0_i_5__8
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .I2(p_0_in),
        .I3(state_cur[0]),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__8
       (.I0(head_reg[0]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(where_to_read[0]));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_10__6
       (.I0(\middle_reg_n_0_[3] ),
        .I1(from_memory[3]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[3]));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_12__0
       (.I0(\middle_reg_n_0_[2] ),
        .I1(from_memory[2]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[2]));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_6__6
       (.I0(\middle_reg_n_0_[5] ),
        .I1(from_memory[5]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[5]));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_8__0
       (.I0(\middle_reg_n_0_[4] ),
        .I1(from_memory[4]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[4]));
  LUT4 #(
    .INIT(16'h0820)) 
    \curState[0]_i_3__2 
       (.I0(fifo_cur_char_data_out_valid),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000600)) 
    \cur_state[0]_i_2 
       (.I0(O),
        .I1(\cur_state_reg[0] [3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(all_bb_full),
        .I5(\cur_state_reg[0]_0 ),
        .O(\cur_cc_pointer_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__22 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__21 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \head[2]_i_1__21 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .O(\head[2]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \head[3]_i_1__21 
       (.I0(head_reg[1]),
        .I1(head_reg[0]),
        .I2(head_reg[2]),
        .I3(head_reg[3]),
        .O(\head[3]_i_1__21_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \head[4]_i_1__7 
       (.I0(fifo_even_data_out_not_valid),
        .I1(\head_reg[0]_1 ),
        .I2(fifo_cur_char_data_out_ready__0),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \head[4]_i_2__14 
       (.I0(head_reg[2]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[3]),
        .I4(head_reg[4]),
        .O(\head[4]_i_2__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \head[4]_i_3__6 
       (.I0(\head[4]_i_5_n_0 ),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[1]),
        .I4(head_reg[1]),
        .O(fifo_even_data_out_not_valid));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \head[4]_i_5 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(head_reg[3]),
        .I5(tail_reg[3]),
        .O(\head[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \head[6]_i_1__5 
       (.I0(\head_reg[1]_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(\head_reg[6]_1 ),
        .I3(\head_reg[6]_2 ),
        .O(\head_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \head[6]_i_3__6 
       (.I0(WEA),
        .I1(\head_reg[6] ),
        .O(\head_reg[1]_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[0]_i_1__22_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[1]_i_1__21_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[2]_i_1__21_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[3]_i_1__21_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[4]_i_2__14_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[0]_i_1__22 
       (.I0(input_pc[0]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[0]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[0]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[1]_i_1__22 
       (.I0(input_pc[1]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[1]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[1]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[2]_i_1__22 
       (.I0(input_pc[2]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[2]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[3]_i_1__22 
       (.I0(input_pc[3]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[3]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[3]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[4]_i_1__22 
       (.I0(input_pc[4]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[4]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[4]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[5]_i_1__22 
       (.I0(input_pc[5]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[5]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[5]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[6]_i_1__22 
       (.I0(input_pc[6]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[6]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[6]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0085D0C)) 
    \middle[7]_i_1__0 
       (.I0(p_0_in),
        .I1(\tail_reg[0]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\tail_reg[0]_1 ),
        .O(middle));
  LUT6 #(
    .INIT(64'hF022F0F022222222)) 
    \middle[7]_i_2__14 
       (.I0(input_pc[7]),
        .I1(\middle_reg[0]_0 ),
        .I2(from_memory[7]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(\middle[7]_i_2__14_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1__22_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1__22_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1__22_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1__22_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1__22_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1__22_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1__22_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_2__14_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10__6
       (.I0(fifo_even_data_count),
        .I1(\head_reg[0]_1 ),
        .I2(fifo_odd_data_count[3]),
        .O(cur_is_even_character_reg_rep_0));
  LUT4 #(
    .INIT(16'h8000)) 
    min_latency1_carry_i_11__6
       (.I0(fifo_cur_char_data_count[1]),
        .I1(min_latency1_carry_i_14__6_n_0),
        .I2(fifo_cur_char_data_count[2]),
        .I3(fifo_cur_char_data_count[3]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2DD2FFFF2DD20000)) 
    min_latency1_carry_i_13
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head_reg[0]_1 ),
        .I5(fifo_odd_data_count[0]),
        .O(fifo_cur_char_data_count[1]));
  LUT6 #(
    .INIT(64'h0028AA28AA280028)) 
    min_latency1_carry_i_14__6
       (.I0(min_latency1_carry_i_29__6_n_0),
        .I1(min_latency1_carry_i_29__6_0),
        .I2(min_latency1_carry_i_29__6_1),
        .I3(\head_reg[0]_1 ),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_14__6_n_0));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_15__6
       (.I0(min_latency1_carry_i_30__6_n_0),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(\head_reg[0]_1 ),
        .I4(fifo_odd_data_count[1]),
        .O(fifo_cur_char_data_count[2]));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_16
       (.I0(\state_cur[2]_i_5__21_n_0 ),
        .I1(head_reg[3]),
        .I2(tail_reg[3]),
        .I3(\head_reg[0]_1 ),
        .I4(fifo_odd_data_count[2]),
        .O(fifo_cur_char_data_count[3]));
  LUT6 #(
    .INIT(64'hF90909F906F6F606)) 
    min_latency1_carry_i_19
       (.I0(min_latency1_carry_i_29__6_0),
        .I1(min_latency1_carry_i_29__6_1),
        .I2(\head_reg[0]_1 ),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(min_latency1_carry_i_29__6_n_0),
        .O(\switch2cpu\.latency [0]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_20__0
       (.I0(min_latency1_carry_i_14__6_n_0),
        .I1(fifo_cur_char_data_count[1]),
        .O(\switch2cpu\.latency [1]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    min_latency1_carry_i_26__5
       (.I0(tail_reg[3]),
        .I1(\state_cur[2]_i_5__21_n_0 ),
        .I2(head_reg[3]),
        .I3(head_reg[4]),
        .I4(tail_reg[4]),
        .O(fifo_even_data_count));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    min_latency1_carry_i_29__6
       (.I0(fifo_cur_char_data_count[0]),
        .I1(fifo_cur_char_data_count[1]),
        .I2(fifo_cur_char_data_count[2]),
        .I3(cur_is_even_character_reg_rep_0),
        .I4(fifo_cur_char_data_count[3]),
        .O(min_latency1_carry_i_29__6_n_0));
  LUT6 #(
    .INIT(64'h87FF807F80070000)) 
    min_latency1_carry_i_2__6
       (.I0(fifo_cur_char_data_count[1]),
        .I1(min_latency1_carry_i_14__6_n_0),
        .I2(fifo_cur_char_data_count[2]),
        .I3(fifo_cur_char_data_count[3]),
        .I4(\switch2channel\.latency__0 [1]),
        .I5(\switch2channel\.latency__0 [2]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hDF45)) 
    min_latency1_carry_i_30__6
       (.I0(head_reg[1]),
        .I1(tail_reg[0]),
        .I2(head_reg[0]),
        .I3(tail_reg[1]),
        .O(min_latency1_carry_i_30__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'h606F6F60)) 
    min_latency1_carry_i_36__0
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(\head_reg[0]_1 ),
        .I3(min_latency1_carry_i_29__6_1),
        .I4(min_latency1_carry_i_29__6_0),
        .O(fifo_cur_char_data_count[0]));
  LUT6 #(
    .INIT(64'h7800007807808007)) 
    min_latency1_carry_i_6__6
       (.I0(fifo_cur_char_data_count[1]),
        .I1(min_latency1_carry_i_14__6_n_0),
        .I2(fifo_cur_char_data_count[2]),
        .I3(fifo_cur_char_data_count[3]),
        .I4(\switch2channel\.latency__0 [2]),
        .I5(\switch2channel\.latency__0 [1]),
        .O(S));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_17 
       (.I0(\old_grant_reg[0]_i_15_0 [24]),
        .I1(\old_grant_reg[0]_i_15_0 [16]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [8]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [0]),
        .O(\old_grant[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_18 
       (.I0(\old_grant_reg[0]_i_15_0 [56]),
        .I1(\old_grant_reg[0]_i_15_0 [48]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [40]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [32]),
        .O(\old_grant[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_19 
       (.I0(\old_grant_reg[0]_i_15_0 [25]),
        .I1(\old_grant_reg[0]_i_15_0 [17]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [9]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [1]),
        .O(\old_grant[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_20 
       (.I0(\old_grant_reg[0]_i_15_0 [57]),
        .I1(\old_grant_reg[0]_i_15_0 [49]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [41]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [33]),
        .O(\old_grant[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_21 
       (.I0(\old_grant_reg[0]_i_15_0 [26]),
        .I1(\old_grant_reg[0]_i_15_0 [18]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [10]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [2]),
        .O(\old_grant[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_22 
       (.I0(\old_grant_reg[0]_i_15_0 [58]),
        .I1(\old_grant_reg[0]_i_15_0 [50]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [42]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [34]),
        .O(\old_grant[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_23 
       (.I0(\old_grant_reg[0]_i_15_0 [27]),
        .I1(\old_grant_reg[0]_i_15_0 [19]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [11]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [3]),
        .O(\old_grant[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_24 
       (.I0(\old_grant_reg[0]_i_15_0 [59]),
        .I1(\old_grant_reg[0]_i_15_0 [51]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [43]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [35]),
        .O(\old_grant[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_25 
       (.I0(\old_grant_reg[0]_i_15_0 [28]),
        .I1(\old_grant_reg[0]_i_15_0 [20]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [12]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [4]),
        .O(\old_grant[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_26 
       (.I0(\old_grant_reg[0]_i_15_0 [60]),
        .I1(\old_grant_reg[0]_i_15_0 [52]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [44]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [36]),
        .O(\old_grant[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_27 
       (.I0(\old_grant_reg[0]_i_15_0 [29]),
        .I1(\old_grant_reg[0]_i_15_0 [21]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [13]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [5]),
        .O(\old_grant[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_28 
       (.I0(\old_grant_reg[0]_i_15_0 [61]),
        .I1(\old_grant_reg[0]_i_15_0 [53]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [45]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [37]),
        .O(\old_grant[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_29 
       (.I0(\old_grant_reg[0]_i_15_0 [31]),
        .I1(\old_grant_reg[0]_i_15_0 [23]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [15]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [7]),
        .O(\old_grant[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_30 
       (.I0(\old_grant_reg[0]_i_15_0 [63]),
        .I1(\old_grant_reg[0]_i_15_0 [55]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [47]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [39]),
        .O(\old_grant[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_31 
       (.I0(\old_grant_reg[0]_i_15_0 [30]),
        .I1(\old_grant_reg[0]_i_15_0 [22]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [14]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [6]),
        .O(\old_grant[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \old_grant[0]_i_32 
       (.I0(\old_grant_reg[0]_i_15_0 [62]),
        .I1(\old_grant_reg[0]_i_15_0 [54]),
        .I2(\cur_state_reg[0] [1]),
        .I3(\old_grant_reg[0]_i_15_0 [46]),
        .I4(\cur_state_reg[0] [0]),
        .I5(\old_grant_reg[0]_i_15_0 [38]),
        .O(\old_grant[0]_i_32_n_0 ));
  MUXF7 \old_grant_reg[0]_i_10 
       (.I0(\old_grant[0]_i_19_n_0 ),
        .I1(\old_grant[0]_i_20_n_0 ),
        .O(\cur_cc_pointer_reg[2]_5 ),
        .S(\cur_state_reg[0] [2]));
  MUXF7 \old_grant_reg[0]_i_11 
       (.I0(\old_grant[0]_i_21_n_0 ),
        .I1(\old_grant[0]_i_22_n_0 ),
        .O(\cur_cc_pointer_reg[2]_4 ),
        .S(\cur_state_reg[0] [2]));
  MUXF7 \old_grant_reg[0]_i_12 
       (.I0(\old_grant[0]_i_23_n_0 ),
        .I1(\old_grant[0]_i_24_n_0 ),
        .O(\cur_cc_pointer_reg[2]_3 ),
        .S(\cur_state_reg[0] [2]));
  MUXF7 \old_grant_reg[0]_i_13 
       (.I0(\old_grant[0]_i_25_n_0 ),
        .I1(\old_grant[0]_i_26_n_0 ),
        .O(\cur_cc_pointer_reg[2]_2 ),
        .S(\cur_state_reg[0] [2]));
  MUXF7 \old_grant_reg[0]_i_14 
       (.I0(\old_grant[0]_i_27_n_0 ),
        .I1(\old_grant[0]_i_28_n_0 ),
        .O(\cur_cc_pointer_reg[2]_1 ),
        .S(\cur_state_reg[0] [2]));
  MUXF7 \old_grant_reg[0]_i_15 
       (.I0(\old_grant[0]_i_29_n_0 ),
        .I1(\old_grant[0]_i_30_n_0 ),
        .O(\cur_cc_pointer_reg[2] ),
        .S(\cur_state_reg[0] [2]));
  MUXF7 \old_grant_reg[0]_i_16 
       (.I0(\old_grant[0]_i_31_n_0 ),
        .I1(\old_grant[0]_i_32_n_0 ),
        .O(\cur_cc_pointer_reg[2]_0 ),
        .S(\cur_state_reg[0] [2]));
  MUXF7 \old_grant_reg[0]_i_9 
       (.I0(\old_grant[0]_i_17_n_0 ),
        .I1(\old_grant[0]_i_18_n_0 ),
        .O(\cur_cc_pointer_reg[2]_6 ),
        .S(\cur_state_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFAA0FAFA20207A2A)) 
    \state_cur[0]_i_1__21 
       (.I0(state_cur[2]),
        .I1(state_next20_in),
        .I2(state_cur[1]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \state_cur[1]_i_1__21 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hA0FFFF0C00FCFF0C)) 
    \state_cur[2]_i_1__21 
       (.I0(state_next20_in),
        .I1(\tail_reg[0]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(p_0_in),
        .O(\state_cur[2]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'h99FFF9FD)) 
    \state_cur[2]_i_2__7 
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(\tail_reg[0]_0 ),
        .I3(p_0_in),
        .I4(state_cur[0]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \state_cur[2]_i_3__20 
       (.I0(\state_cur[2]_i_4__20_n_0 ),
        .I1(tail_reg[4]),
        .I2(head_reg[4]),
        .I3(head_reg[3]),
        .I4(\state_cur[2]_i_5__21_n_0 ),
        .I5(tail_reg[3]),
        .O(state_next20_in));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__20 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(\state_cur[2]_i_4__20_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF757751551011)) 
    \state_cur[2]_i_5__21 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[2]),
        .O(\state_cur[2]_i_5__21_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__21_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__21_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__21_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAACA)) 
    \tag_saved[0]_i_3__5 
       (.I0(\middle_reg_n_0_[6] ),
        .I1(from_memory[6]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[6]));
  LUT4 #(
    .INIT(16'hAACA)) 
    \tag_saved[1]_i_3__5 
       (.I0(\middle_reg_n_0_[7] ),
        .I1(from_memory[7]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_even_data_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__20 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__20 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tail[2]_i_1__13 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__6 
       (.I0(tail_reg[1]),
        .I1(tail_reg[0]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tail[4]_i_2 
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .I4(tail_reg[4]),
        .O(state_next4[4]));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_18
   (content_reg_bram_0_0,
    \head_reg[0]_0 ,
    min_latency1_carry,
    \head_reg[0]_1 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_2 ,
    cur_is_even_character_reg_rep__0,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    DI,
    cur_is_even_character_reg_rep__0_2,
    S,
    \tail_reg[5] ,
    \head_reg[2]_0 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_1 ,
    \EXE1_Instr_reg[9] ,
    \state_cur_reg[1]_0 ,
    \tail_reg[5]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep,
    \tail_reg[3]_0 ,
    s00_axi_aclk,
    E,
    content_reg_bram_0_1,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_16_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    \tail_reg[0]_1 ,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    \FETCH_REC_Pc_reg[0]_0 ,
    \FETCH_REC_Pc_reg[1] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[4] ,
    \FETCH_REC_Pc_reg[2] ,
    \FETCH_REC_Pc_reg[3] ,
    \FETCH_REC_Pc_reg[2]_0 ,
    \FETCH_REC_Pc_reg[3]_0 ,
    \FETCH_REC_Pc_reg[5] ,
    min_latency1_carry_i_7__5,
    min_latency1_carry_i_7__5_0,
    Q,
    \cur_state[0]_i_14 ,
    \cur_state[0]_i_14_0 ,
    \cur_state[0]_i_14_1 ,
    min_latency1_carry_i_9__6_0,
    \head_reg[6] ,
    \head_reg[6]_0 ,
    \head_reg[6]_1 ,
    min_latency1_carry_i_8__5_0,
    min_latency1_carry_i_8__5_1,
    \middle_reg[7]_0 );
  output [7:0]content_reg_bram_0_0;
  output \head_reg[0]_0 ;
  output min_latency1_carry;
  output \head_reg[0]_1 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_2 ;
  output cur_is_even_character_reg_rep__0;
  output [0:0]cur_is_even_character_reg_rep__0_0;
  output cur_is_even_character_reg_rep__0_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__0_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2]_0 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_1 ;
  output \EXE1_Instr_reg[9] ;
  output \state_cur_reg[1]_0 ;
  output \tail_reg[5]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep;
  output \tail_reg[3]_0 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_16_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input \tail_reg[0]_1 ;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input \FETCH_REC_Pc_reg[0]_0 ;
  input \FETCH_REC_Pc_reg[1] ;
  input \FETCH_REC_Pc_reg[6] ;
  input \FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[4] ;
  input \FETCH_REC_Pc_reg[2] ;
  input [1:0]\FETCH_REC_Pc_reg[3] ;
  input \FETCH_REC_Pc_reg[2]_0 ;
  input \FETCH_REC_Pc_reg[3]_0 ;
  input \FETCH_REC_Pc_reg[5] ;
  input min_latency1_carry_i_7__5;
  input min_latency1_carry_i_7__5_0;
  input [2:0]Q;
  input \cur_state[0]_i_14 ;
  input \cur_state[0]_i_14_0 ;
  input \cur_state[0]_i_14_1 ;
  input min_latency1_carry_i_9__6_0;
  input \head_reg[6] ;
  input \head_reg[6]_0 ;
  input \head_reg[6]_1 ;
  input min_latency1_carry_i_8__5_0;
  input min_latency1_carry_i_8__5_1;
  input [7:0]\middle_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[9] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[0]_0 ;
  wire \FETCH_REC_Pc_reg[1] ;
  wire \FETCH_REC_Pc_reg[2] ;
  wire \FETCH_REC_Pc_reg[2]_0 ;
  wire [1:0]\FETCH_REC_Pc_reg[3] ;
  wire \FETCH_REC_Pc_reg[3]_0 ;
  wire \FETCH_REC_Pc_reg[4] ;
  wire \FETCH_REC_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire \FETCH_REC_Pc_reg[7] ;
  wire FETCH_REC_has_to_save_i_7__2_n_0;
  wire FETCH_REC_has_to_save_i_8__2_n_0;
  wire [2:0]Q;
  wire [1:0]S;
  wire \channel_old_latency[6]_i_2__4_n_0 ;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_i_17__22_n_0;
  wire content_reg_bram_0_i_19__5_n_0;
  wire content_reg_bram_0_i_30__12_n_0;
  wire content_reg_bram_0_i_31__12_n_0;
  wire content_reg_bram_0_i_5__22_n_0;
  wire content_reg_bram_0_i_6__22_n_0;
  wire content_reg_i_12__6_n_0;
  wire content_reg_i_8__6_n_0;
  wire content_reg_i_9__4_n_0;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep__0;
  wire [0:0]cur_is_even_character_reg_rep__0_0;
  wire cur_is_even_character_reg_rep__0_1;
  wire cur_is_even_character_reg_rep__0_2;
  wire \cur_state[0]_i_14 ;
  wire \cur_state[0]_i_14_0 ;
  wire \cur_state[0]_i_14_1 ;
  wire \cur_state_reg[1] ;
  wire fifo_even_data_in_ready;
  wire \head[0]_i_1__19_n_0 ;
  wire \head[1]_i_1__19_n_0 ;
  wire \head[2]_i_1__19_n_0 ;
  wire \head[3]_i_1__19_n_0 ;
  wire \head[4]_i_2__12_n_0 ;
  wire \head[4]_i_4__5_n_0 ;
  wire \head[6]_i_7__4_n_0 ;
  wire \head[6]_i_8__4_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire \head_reg[6]_1 ;
  wire middle;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire min_latency1_carry_i_10__5_n_0;
  wire min_latency1_carry_i_11__5_n_0;
  wire min_latency1_carry_i_14__5_n_0;
  wire min_latency1_carry_i_24__5_n_0;
  wire min_latency1_carry_i_25__5_n_0;
  wire min_latency1_carry_i_31__5_n_0;
  wire min_latency1_carry_i_7__5;
  wire min_latency1_carry_i_7__5_0;
  wire min_latency1_carry_i_8__5_0;
  wire min_latency1_carry_i_8__5_1;
  wire min_latency1_carry_i_9__6_0;
  wire min_latency1_carry_i_9__6_n_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_16_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__19_n_0 ;
  wire \state_cur[2]_i_3__17_n_0 ;
  wire \state_cur[2]_i_4__17_n_0 ;
  wire \state_cur[2]_i_5__19_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [4:0]state_next4;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h47)) 
    \FETCH_REC_Instr[15]_i_7__5 
       (.I0(\switch2channel\.ready ),
        .I1(\head_reg[2]_0 ),
        .I2(\head_reg[0]_1 ),
        .O(\tail_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    FETCH_REC_has_to_save_i_4__5
       (.I0(FETCH_REC_has_to_save_i_7__2_n_0),
        .I1(\head[4]_i_4__5_n_0 ),
        .I2(FETCH_REC_has_to_save_i_8__2_n_0),
        .I3(\cur_state[0]_i_14 ),
        .I4(\cur_state[0]_i_14_0 ),
        .I5(\cur_state[0]_i_14_1 ),
        .O(cur_is_even_character_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h9)) 
    FETCH_REC_has_to_save_i_7__2
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .O(FETCH_REC_has_to_save_i_7__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h6)) 
    FETCH_REC_has_to_save_i_8__2
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .O(FETCH_REC_has_to_save_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[0]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[0] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[0]),
        .I5(\FETCH_REC_Pc_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[1]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[1] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[1]),
        .I5(\FETCH_REC_Pc_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \channel_old_latency[0]_i_1__5 
       (.I0(\channel_old_latency[6]_i_2__4_n_0 ),
        .I1(cur_is_even_character_reg_rep__0),
        .I2(\head_reg[0]_2 ),
        .I3(\channel_old_latency_reg[1] ),
        .I4(p_16_out[0]),
        .O(\channel_old_latency_reg[0] [0]));
  LUT5 #(
    .INIT(32'h4F0FF0F0)) 
    \channel_old_latency[1]_i_1__6 
       (.I0(\channel_old_latency[6]_i_2__4_n_0 ),
        .I1(cur_is_even_character_reg_rep__0),
        .I2(p_16_out[0]),
        .I3(\channel_old_latency_reg[1] ),
        .I4(\head_reg[0]_2 ),
        .O(\channel_old_latency_reg[0] [1]));
  LUT6 #(
    .INIT(64'h4FFFF4440FFFF000)) 
    \channel_old_latency[2]_i_1__5 
       (.I0(\channel_old_latency[6]_i_2__4_n_0 ),
        .I1(cur_is_even_character_reg_rep__0),
        .I2(p_16_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(cur_is_even_character_reg_rep__0_0),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \channel_old_latency[3]_i_2__4 
       (.I0(min_latency1_carry_i_14__5_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__0_1),
        .I3(CO),
        .I4(\channel_old_latency_reg[2] ),
        .O(cur_is_even_character_reg_rep__0_0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hFF08F708)) 
    \channel_old_latency[4]_i_1__4 
       (.I0(p_16_out[0]),
        .I1(\head_reg[0]_2 ),
        .I2(\channel_old_latency[6]_i_2__4_n_0 ),
        .I3(cur_is_even_character_reg_rep__0),
        .I4(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF4000)) 
    \channel_old_latency[5]_i_1__4 
       (.I0(\channel_old_latency[6]_i_2__4_n_0 ),
        .I1(cur_is_even_character_reg_rep__0),
        .I2(p_16_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_16_out[2]),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \channel_old_latency[6]_i_1__4 
       (.I0(\channel_old_latency[6]_i_2__4_n_0 ),
        .I1(cur_is_even_character_reg_rep__0),
        .I2(p_16_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_16_out[2]),
        .I5(p_16_out[3]),
        .O(\channel_old_latency_reg[0] [5]));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_old_latency[6]_i_2__4 
       (.I0(cur_is_even_character_reg_rep__0_0),
        .I1(p_16_out[1]),
        .O(\channel_old_latency[6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0F20000FFFF)) 
    \channel_old_latency[6]_i_3__6 
       (.I0(cur_is_even_character_reg_rep__0_1),
        .I1(min_latency1_carry_i_9__6_n_0),
        .I2(min_latency1_carry_i_10__5_n_0),
        .I3(min_latency1_carry_i_11__5_n_0),
        .I4(\channel_old_latency_reg[1]_0 ),
        .I5(CO),
        .O(cur_is_even_character_reg_rep__0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \channel_old_latency[6]_i_5__5 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_rep__0_1),
        .I2(CO),
        .I3(\channel_old_latency_reg[1]_1 ),
        .O(\head_reg[0]_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__22_n_0,content_reg_bram_0_i_6__22_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_even_data_in_ready,fifo_even_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__12
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_30__12_n_0),
        .I4(tail_reg[3]),
        .I5(content_reg_bram_0_i_31__12_n_0),
        .O(fifo_even_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_17__22
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .O(content_reg_bram_0_i_17__22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19__5
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .O(content_reg_bram_0_i_19__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    content_reg_bram_0_i_1__17
       (.I0(content_reg_bram_0_2),
        .I1(\head_reg[2]_0 ),
        .I2(\tail_reg[0]_1 ),
        .O(\switch2channel\.valid ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__18
       (.I0(content_reg_bram_0_i_17__22_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_30__12
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_30__12_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_31__12
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_31__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    content_reg_bram_0_i_32__11
       (.I0(\tail_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(content_reg_bram_0_2),
        .I3(\head_reg[0]_1 ),
        .O(\EXE1_Instr_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    content_reg_bram_0_i_3__18
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(content_reg_bram_0_i_17__22_n_0),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h00FFFF007F80FF00)) 
    content_reg_bram_0_i_4__17
       (.I0(content_reg_bram_0_5),
        .I1(content_reg_bram_0_i_19__5_n_0),
        .I2(state_cur[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .I5(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_5__22
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(p_0_in_0),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__22
       (.I0(head_reg[0]),
        .I1(p_0_in_0),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_12__6
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[2] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_12__6_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_1__5
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[5] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[5]),
        .I5(\FETCH_REC_Pc_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_2__5
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[4] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[4]),
        .I5(\FETCH_REC_Pc_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_3__5
       (.I0(content_reg_i_8__6_n_0),
        .I1(content_reg_bram_0_0[3]),
        .I2(content_reg_i_9__4_n_0),
        .I3(\FETCH_REC_Pc_reg[3]_0 ),
        .I4(\FETCH_REC_Pc_reg[3] [1]),
        .I5(\FETCH_REC_Pc_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_4__5
       (.I0(content_reg_i_12__6_n_0),
        .I1(content_reg_bram_0_0[2]),
        .I2(content_reg_i_9__4_n_0),
        .I3(\FETCH_REC_Pc_reg[2] ),
        .I4(\FETCH_REC_Pc_reg[3] [0]),
        .I5(\FETCH_REC_Pc_reg[2]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_8__6
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[3] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_8__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_9__4
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_i_9__4_n_0));
  LUT6 #(
    .INIT(64'hA222A222A222FBBB)) 
    \cur_state[0]_i_13 
       (.I0(content_reg_bram_0_2),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_1 ),
        .I4(content_reg_bram_0_3),
        .I5(content_reg_bram_0_4),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_122 
       (.I0(\head_reg[0]_1 ),
        .I1(CO),
        .O(min_latency1_carry));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__19 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__19 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__19 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__19 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__12 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__12_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \head[4]_i_3__5 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\head[4]_i_4__5_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \head[4]_i_4__5 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\head[4]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \head[6]_i_1__4 
       (.I0(\switch2channel\.ready ),
        .I1(\head_reg[2]_0 ),
        .I2(\head_reg[0]_1 ),
        .I3(content_reg_bram_0_2),
        .O(\tail_reg[5] ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDF333)) 
    \head[6]_i_3__5 
       (.I0(content_reg_bram_0_2),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_1 ),
        .I4(content_reg_bram_0_3),
        .I5(content_reg_bram_0_4),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \head[6]_i_4__4 
       (.I0(content_reg_bram_0_i_31__12_n_0),
        .I1(\head[6]_i_7__4_n_0 ),
        .I2(\head[6]_i_8__4_n_0 ),
        .I3(\head_reg[6] ),
        .I4(\head_reg[6]_0 ),
        .I5(\head_reg[6]_1 ),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_7__4 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head[6]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \head[6]_i_8__4 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\head[6]_i_8__4_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[0]_i_1__19_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[1]_i_1__19_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[2]_i_1__19_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[3]_i_1__19_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[4]_i_2__12_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0A010101000F0001)) 
    \middle[7]_i_1__22 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_0 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in_0),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[7]_i_3__12 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(p_0_in_0),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10__5
       (.I0(min_latency1_carry_i_25__5_n_0),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_8__5_0),
        .O(min_latency1_carry_i_10__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_11__5
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__19_n_0 ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(min_latency1_carry_i_8__5_1),
        .O(min_latency1_carry_i_11__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_14__5
       (.I0(min_latency1_carry_i_31__5_n_0),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_9__6_0),
        .O(min_latency1_carry_i_14__5_n_0));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    min_latency1_carry_i_15__5
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .I5(min_latency1_carry_i_7__5_0),
        .O(\head_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    min_latency1_carry_i_16__6
       (.I0(cur_is_even_character_reg_rep__0_1),
        .I1(min_latency1_carry_i_9__6_n_0),
        .I2(min_latency1_carry_i_11__5_n_0),
        .O(cur_is_even_character_reg_rep__0_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0F0D)) 
    min_latency1_carry_i_1__5
       (.I0(cur_is_even_character_reg_rep__0_1),
        .I1(min_latency1_carry_i_9__6_n_0),
        .I2(min_latency1_carry_i_10__5_n_0),
        .I3(min_latency1_carry_i_11__5_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_24__5
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(min_latency1_carry_i_24__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_25__5
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__19_n_0 ),
        .O(min_latency1_carry_i_25__5_n_0));
  LUT6 #(
    .INIT(64'hFF000000FF656500)) 
    min_latency1_carry_i_2__5
       (.I0(min_latency1_carry_i_14__5_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__0_1),
        .I3(cur_is_even_character_reg_rep__0_2),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[2] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_31__5
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(min_latency1_carry_i_31__5_n_0));
  LUT6 #(
    .INIT(64'h00000F0D0000F0F2)) 
    min_latency1_carry_i_5__5
       (.I0(cur_is_even_character_reg_rep__0_1),
        .I1(min_latency1_carry_i_9__6_n_0),
        .I2(min_latency1_carry_i_10__5_n_0),
        .I3(min_latency1_carry_i_11__5_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0660060660066060)) 
    min_latency1_carry_i_6__5
       (.I0(cur_is_even_character_reg_rep__0_2),
        .I1(min_latency1_carry_0),
        .I2(min_latency1_carry_i_14__5_n_0),
        .I3(\head_reg[0]_0 ),
        .I4(cur_is_even_character_reg_rep__0_1),
        .I5(\channel_old_latency_reg[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    min_latency1_carry_i_8__5
       (.I0(min_latency1_carry_i_7__5),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_24__5_n_0),
        .I3(min_latency1_carry_i_11__5_n_0),
        .I4(min_latency1_carry_i_9__6_n_0),
        .I5(min_latency1_carry_i_10__5_n_0),
        .O(cur_is_even_character_reg_rep__0_1));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'hB)) 
    min_latency1_carry_i_9__6
       (.I0(\head_reg[0]_0 ),
        .I1(min_latency1_carry_i_14__5_n_0),
        .O(min_latency1_carry_i_9__6_n_0));
  LUT4 #(
    .INIT(16'hFBEF)) 
    \old_grant[6]_i_10 
       (.I0(cur_is_even_character_reg_rep),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF0F2B2B3B3B0000)) 
    \state_cur[0]_i_1__19 
       (.I0(state_cur[0]),
        .I1(p_0_in_0),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__17_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__18 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h33F33131CCCCDDDD)) 
    \state_cur[2]_i_1__19 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(content_reg_bram_0_5),
        .I3(\state_cur[2]_i_3__17_n_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(\state_cur[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hF1FB1FFF)) 
    \state_cur[2]_i_2__21 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__17 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__17_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__19_n_0 ),
        .O(\state_cur[2]_i_3__17_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__17 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__17_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__19 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__19_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__19_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__19_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__19_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \tag_saved[0]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[6] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[6]),
        .I5(\FETCH_REC_Pc_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \tag_saved[1]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[7] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[7]),
        .I5(\FETCH_REC_Pc_reg[7] ),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__17 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__18 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__12 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__5 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__12 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(state_next4[4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \tail[6]_i_1__5 
       (.I0(\switch2channel\.ready ),
        .I1(content_reg_bram_0_2),
        .I2(\head_reg[2]_0 ),
        .I3(\tail_reg[0]_1 ),
        .O(p_0_in));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_19
   (content_reg_bram_0_0,
    \tail_reg[0]_0 ,
    \head_reg[0]_0 ,
    \state_cur_reg[1]_0 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    cur_is_even_character_reg_rep__0,
    cur_is_even_character_reg_rep__0_0,
    content_reg_bram_0_6,
    \state_cur_reg[1]_1 ,
    \head_reg[4]_0 ,
    \tail_reg[3]_0 ,
    \head_reg[4]_1 ,
    \head_reg[0]_1 ,
    \head_reg[4]_2 ,
    \head_reg[2]_0 ,
    \head_reg[0]_2 ,
    \head_reg[2]_1 ,
    s00_axi_aclk,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    \state_cur_reg[2]_0 ,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \FETCH_REC_Pc_reg[0] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_3 );
  output [7:0]content_reg_bram_0_0;
  output \tail_reg[0]_0 ;
  output \head_reg[0]_0 ;
  output \state_cur_reg[1]_0 ;
  output content_reg_bram_0_1;
  output content_reg_bram_0_2;
  output content_reg_bram_0_3;
  output content_reg_bram_0_4;
  output content_reg_bram_0_5;
  output cur_is_even_character_reg_rep__0;
  output cur_is_even_character_reg_rep__0_0;
  output content_reg_bram_0_6;
  output \state_cur_reg[1]_1 ;
  output \head_reg[4]_0 ;
  output \tail_reg[3]_0 ;
  output \head_reg[4]_1 ;
  output \head_reg[0]_1 ;
  output \head_reg[4]_2 ;
  output \head_reg[2]_0 ;
  output \head_reg[0]_2 ;
  output \head_reg[2]_1 ;
  input s00_axi_aclk;
  input [0:0]content_reg_bram_0_7;
  input [7:0]content_reg_bram_0_8;
  input \state_cur_reg[2]_0 ;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input \FETCH_REC_Pc_reg[0] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_3 ;

  wire \FETCH_REC_Pc_reg[0] ;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire [0:0]content_reg_bram_0_7;
  wire [7:0]content_reg_bram_0_8;
  wire content_reg_bram_0_i_17__12_n_0;
  wire content_reg_bram_0_i_19__21_n_0;
  wire content_reg_bram_0_i_20__18_n_0;
  wire content_reg_bram_0_i_5__21_n_0;
  wire content_reg_bram_0_i_6__21_n_0;
  wire cur_is_even_character_reg_rep__0;
  wire cur_is_even_character_reg_rep__0_0;
  wire fifo_odd_data_in_ready;
  wire \head[0]_i_1__18_n_0 ;
  wire \head[1]_i_1__18_n_0 ;
  wire \head[2]_i_1__18_n_0 ;
  wire \head[3]_i_1__18_n_0 ;
  wire \head[4]_i_2__11_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [0:0]\head_reg[0]_3 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[4]_0 ;
  wire \head_reg[4]_1 ;
  wire \head_reg[4]_2 ;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]\middle_reg[7]_0 ;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_3__18_n_0 ;
  wire \state_cur[2]_i_4__18_n_0 ;
  wire \state_cur[2]_i_5__18_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire \state_cur_reg[2]_0 ;
  wire [2:0]state_next;
  wire \tail[0]_i_1__18_n_0 ;
  wire \tail[1]_i_1__17_n_0 ;
  wire \tail[2]_i_1__11_n_0 ;
  wire \tail[3]_i_1__21_n_0 ;
  wire \tail[4]_i_1__11_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    FETCH_REC_has_to_save_i_10
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    FETCH_REC_has_to_save_i_9__2
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .O(\head_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[0]_i_2__5 
       (.I0(content_reg_bram_0_0[0]),
        .I1(middle[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_1));
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[1]_i_2__5 
       (.I0(content_reg_bram_0_0[1]),
        .I1(middle[1]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__21_n_0,content_reg_bram_0_i_6__21_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_8}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(content_reg_bram_0_7),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_odd_data_in_ready,fifo_odd_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__22
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_20__18_n_0),
        .I4(tail_reg[3]),
        .I5(\head_reg[0]_0 ),
        .O(fifo_odd_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    content_reg_bram_0_i_17__12
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(\state_cur_reg[2]_0 ),
        .O(content_reg_bram_0_i_17__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__21
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_19__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__18
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_20__18_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_21__17
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__17
       (.I0(content_reg_bram_0_i_17__12_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h0FB4F0F0F0F0F0F0)) 
    content_reg_bram_0_i_3__17
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__21_n_0),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_4__18
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__21_n_0),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    content_reg_bram_0_i_5__21
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\state_cur_reg[2]_0 ),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    content_reg_bram_0_i_6__21
       (.I0(head_reg[0]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_10__5
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[3]),
        .O(cur_is_even_character_reg_rep__0_0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_11__5
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(\state_cur_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_13__4
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[2]),
        .O(cur_is_even_character_reg_rep__0));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_6__5
       (.I0(content_reg_bram_0_0[5]),
        .I1(middle[5]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_6));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_7__5
       (.I0(content_reg_bram_0_0[4]),
        .I1(middle[4]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_5));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__18 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__18 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__18 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__18 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__11 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \head[6]_i_10__4 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_9__4 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head_reg[4]_2 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[0]_i_1__18_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[1]_i_1__18_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[2]_i_1__18_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[3]_i_1__18_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[4]_i_2__11_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000F00010A010101)) 
    \middle[7]_i_1__21 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_1 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\state_cur_reg[2]_0 ),
        .O(middle_0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \middle[7]_i_3__11 
       (.I0(state_cur[1]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[0]),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_23__5
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_26__4
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__18_n_0 ),
        .O(\head_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_27__5
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__18_n_0 ),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_32__5
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    min_latency1_carry_i_33__5
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF0F8E8EAEAE0000)) 
    \state_cur[0]_i_1__18 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__18_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__17 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h333F1133CCCCDDDD)) 
    \state_cur[2]_i_1__18 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(\state_cur[2]_i_3__18_n_0 ),
        .I3(\state_cur_reg[2]_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'hFF8BABFF)) 
    \state_cur[2]_i_2__22 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__18 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__18_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__18_n_0 ),
        .O(\state_cur[2]_i_3__18_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__18 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__18_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__18 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__18_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00003533)) 
    \tag_saved[0]_i_2 
       (.I0(content_reg_bram_0_0[6]),
        .I1(middle[6]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_3));
  LUT5 #(
    .INIT(32'h00003533)) 
    \tag_saved[1]_i_2 
       (.I0(content_reg_bram_0_0[7]),
        .I1(middle[7]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_4));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__18 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__17 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__11 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__21 
       (.I0(tail_reg[3]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[2]),
        .O(\tail[3]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__11 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(\tail[4]_i_1__11_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_7),
        .D(\tail[0]_i_1__18_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_7),
        .D(\tail[1]_i_1__17_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_7),
        .D(\tail[2]_i_1__11_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_7),
        .D(\tail[3]_i_1__21_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_7),
        .D(\tail[4]_i_1__11_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_31
   (DOUTBDOUT,
    \head_reg[0]_0 ,
    min_latency1_carry,
    \head_reg[0]_1 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_2 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2]_0 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_1 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep,
    \tail_reg[3]_0 ,
    s00_axi_aclk,
    E,
    DINADIN,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_30_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_0,
    \tail_reg[0]_1 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    in_ready_packed,
    \FETCH_REC_Pc_reg[0]_0 ,
    \FETCH_REC_Pc_reg[1] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[6]_0 ,
    \FETCH_REC_Pc_reg[7]_0 ,
    \FETCH_REC_Pc_reg[4] ,
    \FETCH_REC_Pc_reg[2] ,
    \FETCH_REC_Pc_reg[3] ,
    \FETCH_REC_Pc_reg[5] ,
    min_latency1_carry_i_7__4,
    min_latency1_carry_i_8__4_0,
    min_latency1_carry_i_7__4_0,
    Q,
    \cur_state[0]_i_9 ,
    \cur_state[0]_i_9_0 ,
    \cur_state[0]_i_9_1 ,
    min_latency1_carry_i_9__5_0,
    \head_reg[6] ,
    \head_reg[6]_0 ,
    \head_reg[6]_1 ,
    min_latency1_carry_i_8__4_1,
    min_latency1_carry_i_8__4_2,
    \middle_reg[7]_0 );
  output [7:0]DOUTBDOUT;
  output \head_reg[0]_0 ;
  output min_latency1_carry;
  output \head_reg[0]_1 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_2 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2]_0 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_1 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep;
  output \tail_reg[3]_0 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_30_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_0;
  input \tail_reg[0]_1 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input [0:0]in_ready_packed;
  input \FETCH_REC_Pc_reg[0]_0 ;
  input \FETCH_REC_Pc_reg[1] ;
  input \FETCH_REC_Pc_reg[6] ;
  input [3:0]\FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[6]_0 ;
  input \FETCH_REC_Pc_reg[7]_0 ;
  input \FETCH_REC_Pc_reg[4] ;
  input \FETCH_REC_Pc_reg[2] ;
  input \FETCH_REC_Pc_reg[3] ;
  input \FETCH_REC_Pc_reg[5] ;
  input min_latency1_carry_i_7__4;
  input min_latency1_carry_i_8__4_0;
  input min_latency1_carry_i_7__4_0;
  input [2:0]Q;
  input \cur_state[0]_i_9 ;
  input \cur_state[0]_i_9_0 ;
  input \cur_state[0]_i_9_1 ;
  input min_latency1_carry_i_9__5_0;
  input \head_reg[6] ;
  input \head_reg[6]_0 ;
  input \head_reg[6]_1 ;
  input min_latency1_carry_i_8__4_1;
  input min_latency1_carry_i_8__4_2;
  input [7:0]\middle_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[0]_0 ;
  wire \FETCH_REC_Pc_reg[1] ;
  wire \FETCH_REC_Pc_reg[2] ;
  wire \FETCH_REC_Pc_reg[3] ;
  wire \FETCH_REC_Pc_reg[4] ;
  wire \FETCH_REC_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire \FETCH_REC_Pc_reg[6]_0 ;
  wire [3:0]\FETCH_REC_Pc_reg[7] ;
  wire \FETCH_REC_Pc_reg[7]_0 ;
  wire FETCH_REC_has_to_save_i_6__4_n_0;
  wire FETCH_REC_has_to_save_i_7__1_n_0;
  wire [2:0]Q;
  wire [1:0]S;
  wire \channel_old_latency[6]_i_2__3_n_0 ;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_i_17__21_n_0;
  wire content_reg_bram_0_i_19__4_n_0;
  wire content_reg_bram_0_i_30__10_n_0;
  wire content_reg_bram_0_i_31__10_n_0;
  wire content_reg_bram_0_i_5__20_n_0;
  wire content_reg_bram_0_i_6__20_n_0;
  wire content_reg_i_12__5_n_0;
  wire content_reg_i_8__5_n_0;
  wire content_reg_i_9__3_n_0;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[0]_i_9 ;
  wire \cur_state[0]_i_9_0 ;
  wire \cur_state[0]_i_9_1 ;
  wire \cur_state_reg[1] ;
  wire fifo_even_data_in_ready;
  wire \head[0]_i_1__16_n_0 ;
  wire \head[1]_i_1__16_n_0 ;
  wire \head[2]_i_1__16_n_0 ;
  wire \head[3]_i_1__16_n_0 ;
  wire \head[4]_i_2__10_n_0 ;
  wire \head[4]_i_4__4_n_0 ;
  wire \head[6]_i_7__3_n_0 ;
  wire \head[6]_i_8__3_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire \head_reg[6]_1 ;
  wire [0:0]in_ready_packed;
  wire middle;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire min_latency1_carry_i_10__4_n_0;
  wire min_latency1_carry_i_11__4_n_0;
  wire min_latency1_carry_i_14__4_n_0;
  wire min_latency1_carry_i_24__4_n_0;
  wire min_latency1_carry_i_25__4_n_0;
  wire min_latency1_carry_i_31__4_n_0;
  wire min_latency1_carry_i_7__4;
  wire min_latency1_carry_i_7__4_0;
  wire min_latency1_carry_i_8__4_0;
  wire min_latency1_carry_i_8__4_1;
  wire min_latency1_carry_i_8__4_2;
  wire min_latency1_carry_i_9__5_0;
  wire min_latency1_carry_i_9__5_n_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_30_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__16_n_0 ;
  wire \state_cur[2]_i_3__14_n_0 ;
  wire \state_cur[2]_i_4__14_n_0 ;
  wire \state_cur[2]_i_5__16_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [4:0]state_next4;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tag_saved[0]_i_2__6_n_0 ;
  wire \tag_saved[1]_i_2__6_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    EXE2_Instr_valid_i_3__4
       (.I0(\head_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(\switch2channel\.ready ),
        .I3(content_reg_bram_0_1),
        .I4(in_ready_packed),
        .O(\tail_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    FETCH_REC_has_to_save_i_4__4
       (.I0(FETCH_REC_has_to_save_i_6__4_n_0),
        .I1(\head[4]_i_4__4_n_0 ),
        .I2(FETCH_REC_has_to_save_i_7__1_n_0),
        .I3(\cur_state[0]_i_9 ),
        .I4(\cur_state[0]_i_9_0 ),
        .I5(\cur_state[0]_i_9_1 ),
        .O(cur_is_even_character_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h9)) 
    FETCH_REC_has_to_save_i_6__4
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .O(FETCH_REC_has_to_save_i_6__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    FETCH_REC_has_to_save_i_7__1
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .O(FETCH_REC_has_to_save_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[0]_i_1__4 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[0] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[0]),
        .I5(\FETCH_REC_Pc_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[1]_i_1__4 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[1] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[1]),
        .I5(\FETCH_REC_Pc_reg[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \channel_old_latency[0]_i_1__4 
       (.I0(\channel_old_latency[6]_i_2__3_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(\head_reg[0]_2 ),
        .I3(\channel_old_latency_reg[1] ),
        .I4(p_30_out[0]),
        .O(\channel_old_latency_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h4F0FF0F0)) 
    \channel_old_latency[1]_i_1__5 
       (.I0(\channel_old_latency[6]_i_2__3_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_30_out[0]),
        .I3(\channel_old_latency_reg[1] ),
        .I4(\head_reg[0]_2 ),
        .O(\channel_old_latency_reg[0] [1]));
  LUT6 #(
    .INIT(64'h4FFFF4440FFFF000)) 
    \channel_old_latency[2]_i_1__4 
       (.I0(\channel_old_latency[6]_i_2__3_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_30_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(cur_is_even_character_reg_rep__1_0),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \channel_old_latency[3]_i_2__3 
       (.I0(min_latency1_carry_i_14__4_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(CO),
        .I4(\channel_old_latency_reg[2] ),
        .O(cur_is_even_character_reg_rep__1_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFF08F708)) 
    \channel_old_latency[4]_i_1__3 
       (.I0(p_30_out[0]),
        .I1(\head_reg[0]_2 ),
        .I2(\channel_old_latency[6]_i_2__3_n_0 ),
        .I3(cur_is_even_character_reg_rep__1),
        .I4(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF4000)) 
    \channel_old_latency[5]_i_1__3 
       (.I0(\channel_old_latency[6]_i_2__3_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_30_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_30_out[2]),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \channel_old_latency[6]_i_1__3 
       (.I0(\channel_old_latency[6]_i_2__3_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_30_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_30_out[2]),
        .I5(p_30_out[3]),
        .O(\channel_old_latency_reg[0] [5]));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_old_latency[6]_i_2__3 
       (.I0(cur_is_even_character_reg_rep__1_0),
        .I1(p_30_out[1]),
        .O(\channel_old_latency[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0F20000FFFF)) 
    \channel_old_latency[6]_i_3__5 
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__5_n_0),
        .I2(min_latency1_carry_i_10__4_n_0),
        .I3(min_latency1_carry_i_11__4_n_0),
        .I4(\channel_old_latency_reg[1]_0 ),
        .I5(CO),
        .O(cur_is_even_character_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \channel_old_latency[6]_i_5__4 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_rep__1_1),
        .I2(CO),
        .I3(\channel_old_latency_reg[1]_1 ),
        .O(\head_reg[0]_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__20_n_0,content_reg_bram_0_i_6__20_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_even_data_in_ready,fifo_even_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__10
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_30__10_n_0),
        .I4(tail_reg[3]),
        .I5(content_reg_bram_0_i_31__10_n_0),
        .O(fifo_even_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_17__21
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .O(content_reg_bram_0_i_17__21_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19__4
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .O(content_reg_bram_0_i_19__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    content_reg_bram_0_i_1__14
       (.I0(content_reg_bram_0_0),
        .I1(\head_reg[2]_0 ),
        .I2(\tail_reg[0]_1 ),
        .O(\switch2channel\.valid ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__15
       (.I0(content_reg_bram_0_i_17__21_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_30__10
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_30__10_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_31__10
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_31__10_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    content_reg_bram_0_i_32__10
       (.I0(\tail_reg[5]_0 ),
        .I1(content_reg_bram_0_4),
        .I2(\EXE1_Instr_reg[9]_0 ),
        .O(\EXE1_Instr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    content_reg_bram_0_i_32__9
       (.I0(\tail_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(content_reg_bram_0_0),
        .I3(\head_reg[0]_1 ),
        .O(\EXE1_Instr_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    content_reg_bram_0_i_38__4
       (.I0(in_ready_packed),
        .I1(\head_reg[0]_1 ),
        .I2(\head_reg[2]_0 ),
        .I3(\switch2channel\.ready ),
        .O(\EXE1_Instr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    content_reg_bram_0_i_3__15
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(content_reg_bram_0_i_17__21_n_0),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h00FFFF007F80FF00)) 
    content_reg_bram_0_i_4__14
       (.I0(content_reg_bram_0_3),
        .I1(content_reg_bram_0_i_19__4_n_0),
        .I2(state_cur[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .I5(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_5__20
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(p_0_in_0),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__20
       (.I0(head_reg[0]),
        .I1(p_0_in_0),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_12__5
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[2] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_12__5_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_1__4
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[5] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[5]),
        .I5(\FETCH_REC_Pc_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_2__4
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[4] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[4]),
        .I5(\FETCH_REC_Pc_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_3__4
       (.I0(content_reg_i_8__5_n_0),
        .I1(DOUTBDOUT[3]),
        .I2(content_reg_i_9__3_n_0),
        .I3(\FETCH_REC_Pc_reg[3] ),
        .I4(\FETCH_REC_Pc_reg[7] [1]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_4__4
       (.I0(content_reg_i_12__5_n_0),
        .I1(DOUTBDOUT[2]),
        .I2(content_reg_i_9__3_n_0),
        .I3(\FETCH_REC_Pc_reg[2] ),
        .I4(\FETCH_REC_Pc_reg[7] [0]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_8__5
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[3] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_8__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_9__3
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_i_9__3_n_0));
  LUT6 #(
    .INIT(64'hA222A222A222FBBB)) 
    \cur_state[0]_i_8 
       (.I0(content_reg_bram_0_0),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_1 ),
        .I4(content_reg_bram_0_1),
        .I5(content_reg_bram_0_2),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121 
       (.I0(\head_reg[0]_1 ),
        .I1(CO),
        .O(min_latency1_carry));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__16 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__16 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__16 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__16 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__10 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__10_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \head[4]_i_3__4 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\head[4]_i_4__4_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \head[4]_i_4__4 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\head[4]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \head[6]_i_1__3 
       (.I0(\switch2channel\.ready ),
        .I1(\head_reg[2]_0 ),
        .I2(\head_reg[0]_1 ),
        .I3(content_reg_bram_0_0),
        .O(\tail_reg[5] ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDF333)) 
    \head[6]_i_3__4 
       (.I0(content_reg_bram_0_0),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_1 ),
        .I4(content_reg_bram_0_1),
        .I5(content_reg_bram_0_2),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \head[6]_i_4__3 
       (.I0(content_reg_bram_0_i_31__10_n_0),
        .I1(\head[6]_i_7__3_n_0 ),
        .I2(\head[6]_i_8__3_n_0 ),
        .I3(\head_reg[6] ),
        .I4(\head_reg[6]_0 ),
        .I5(\head_reg[6]_1 ),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_7__3 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head[6]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \head[6]_i_8__3 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\head[6]_i_8__3_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[0]_i_1__16_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[1]_i_1__16_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[2]_i_1__16_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[3]_i_1__16_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[4]_i_2__10_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0A010101000F0001)) 
    \middle[7]_i_1__20 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_0 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in_0),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[7]_i_3__10 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(p_0_in_0),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10__4
       (.I0(min_latency1_carry_i_25__4_n_0),
        .I1(min_latency1_carry_i_8__4_0),
        .I2(min_latency1_carry_i_8__4_1),
        .O(min_latency1_carry_i_10__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_11__4
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__16_n_0 ),
        .I3(min_latency1_carry_i_8__4_0),
        .I4(min_latency1_carry_i_8__4_2),
        .O(min_latency1_carry_i_11__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_14__4
       (.I0(min_latency1_carry_i_31__4_n_0),
        .I1(min_latency1_carry_i_8__4_0),
        .I2(min_latency1_carry_i_9__5_0),
        .O(min_latency1_carry_i_14__4_n_0));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    min_latency1_carry_i_15__4
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(min_latency1_carry_i_8__4_0),
        .I5(min_latency1_carry_i_7__4_0),
        .O(\head_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    min_latency1_carry_i_16__5
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__5_n_0),
        .I2(min_latency1_carry_i_11__4_n_0),
        .O(cur_is_even_character_reg_rep__1_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0F0D)) 
    min_latency1_carry_i_1__4
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__5_n_0),
        .I2(min_latency1_carry_i_10__4_n_0),
        .I3(min_latency1_carry_i_11__4_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_24__4
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(min_latency1_carry_i_24__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_25__4
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__16_n_0 ),
        .O(min_latency1_carry_i_25__4_n_0));
  LUT6 #(
    .INIT(64'hFF000000FF656500)) 
    min_latency1_carry_i_2__4
       (.I0(min_latency1_carry_i_14__4_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(cur_is_even_character_reg_rep__1_2),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[2] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_31__4
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(min_latency1_carry_i_31__4_n_0));
  LUT6 #(
    .INIT(64'h00000F0D0000F0F2)) 
    min_latency1_carry_i_5__4
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__5_n_0),
        .I2(min_latency1_carry_i_10__4_n_0),
        .I3(min_latency1_carry_i_11__4_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0660060660066060)) 
    min_latency1_carry_i_6__4
       (.I0(cur_is_even_character_reg_rep__1_2),
        .I1(min_latency1_carry_0),
        .I2(min_latency1_carry_i_14__4_n_0),
        .I3(\head_reg[0]_0 ),
        .I4(cur_is_even_character_reg_rep__1_1),
        .I5(\channel_old_latency_reg[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    min_latency1_carry_i_8__4
       (.I0(min_latency1_carry_i_7__4),
        .I1(min_latency1_carry_i_8__4_0),
        .I2(min_latency1_carry_i_24__4_n_0),
        .I3(min_latency1_carry_i_11__4_n_0),
        .I4(min_latency1_carry_i_9__5_n_0),
        .I5(min_latency1_carry_i_10__4_n_0),
        .O(cur_is_even_character_reg_rep__1_1));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'hB)) 
    min_latency1_carry_i_9__5
       (.I0(\head_reg[0]_0 ),
        .I1(min_latency1_carry_i_14__4_n_0),
        .O(min_latency1_carry_i_9__5_n_0));
  LUT4 #(
    .INIT(16'hFBEF)) 
    \old_grant[5]_i_9 
       (.I0(cur_is_even_character_reg_rep),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF0F2B2B3B3B0000)) 
    \state_cur[0]_i_1__16 
       (.I0(state_cur[0]),
        .I1(p_0_in_0),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__14_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__15 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h33F33131CCCCDDDD)) 
    \state_cur[2]_i_1__16 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(content_reg_bram_0_3),
        .I3(\state_cur[2]_i_3__14_n_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(\state_cur[2]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hF1FB1FFF)) 
    \state_cur[2]_i_2__19 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__14 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__14_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__16_n_0 ),
        .O(\state_cur[2]_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__14 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__14_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__16 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__16_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__16_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__16_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__16_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[0]_i_1__4 
       (.I0(\tag_saved[0]_i_2__6_n_0 ),
        .I1(DOUTBDOUT[6]),
        .I2(content_reg_i_9__3_n_0),
        .I3(\FETCH_REC_Pc_reg[6] ),
        .I4(\FETCH_REC_Pc_reg[7] [2]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[0]_i_2__6 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[6] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(\tag_saved[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[1]_i_1__4 
       (.I0(\tag_saved[1]_i_2__6_n_0 ),
        .I1(DOUTBDOUT[7]),
        .I2(content_reg_i_9__3_n_0),
        .I3(\FETCH_REC_Pc_reg[7]_0 ),
        .I4(\FETCH_REC_Pc_reg[7] [3]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[1]_i_2__6 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[7] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(\tag_saved[1]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__14 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__15 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__10 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__4 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__10 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(state_next4[4]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \tail[6]_i_1__4 
       (.I0(\switch2channel\.ready ),
        .I1(content_reg_bram_0_0),
        .I2(\head_reg[2]_0 ),
        .I3(\tail_reg[0]_1 ),
        .O(p_0_in));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_32
   (content_reg_bram_0_0,
    \tail_reg[0]_0 ,
    \head_reg[0]_0 ,
    \state_cur_reg[1]_0 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    cur_is_even_character_reg_rep__0,
    cur_is_even_character_reg_rep__0_0,
    content_reg_bram_0_3,
    cur_is_even_character_reg_rep__0_1,
    cur_is_even_character_reg_rep__0_2,
    content_reg_bram_0_4,
    \state_cur_reg[1]_1 ,
    \head_reg[4]_0 ,
    \tail_reg[3]_0 ,
    \head_reg[4]_1 ,
    \head_reg[0]_1 ,
    \head_reg[4]_2 ,
    \head_reg[2]_0 ,
    \head_reg[0]_2 ,
    \head_reg[2]_1 ,
    s00_axi_aclk,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    \state_cur_reg[2]_0 ,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \FETCH_REC_Pc_reg[0] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_3 );
  output [7:0]content_reg_bram_0_0;
  output \tail_reg[0]_0 ;
  output \head_reg[0]_0 ;
  output \state_cur_reg[1]_0 ;
  output content_reg_bram_0_1;
  output content_reg_bram_0_2;
  output cur_is_even_character_reg_rep__0;
  output cur_is_even_character_reg_rep__0_0;
  output content_reg_bram_0_3;
  output cur_is_even_character_reg_rep__0_1;
  output cur_is_even_character_reg_rep__0_2;
  output content_reg_bram_0_4;
  output \state_cur_reg[1]_1 ;
  output \head_reg[4]_0 ;
  output \tail_reg[3]_0 ;
  output \head_reg[4]_1 ;
  output \head_reg[0]_1 ;
  output \head_reg[4]_2 ;
  output \head_reg[2]_0 ;
  output \head_reg[0]_2 ;
  output \head_reg[2]_1 ;
  input s00_axi_aclk;
  input [0:0]content_reg_bram_0_5;
  input [7:0]content_reg_bram_0_6;
  input \state_cur_reg[2]_0 ;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input \FETCH_REC_Pc_reg[0] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_3 ;

  wire \FETCH_REC_Pc_reg[0] ;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]content_reg_bram_0_5;
  wire [7:0]content_reg_bram_0_6;
  wire content_reg_bram_0_i_17__10_n_0;
  wire content_reg_bram_0_i_19__19_n_0;
  wire content_reg_bram_0_i_20__15_n_0;
  wire content_reg_bram_0_i_5__19_n_0;
  wire content_reg_bram_0_i_6__19_n_0;
  wire cur_is_even_character_reg_rep__0;
  wire cur_is_even_character_reg_rep__0_0;
  wire cur_is_even_character_reg_rep__0_1;
  wire cur_is_even_character_reg_rep__0_2;
  wire fifo_odd_data_in_ready;
  wire \head[0]_i_1__15_n_0 ;
  wire \head[1]_i_1__15_n_0 ;
  wire \head[2]_i_1__15_n_0 ;
  wire \head[3]_i_1__15_n_0 ;
  wire \head[4]_i_2__9_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [0:0]\head_reg[0]_3 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[4]_0 ;
  wire \head_reg[4]_1 ;
  wire \head_reg[4]_2 ;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]\middle_reg[7]_0 ;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_3__15_n_0 ;
  wire \state_cur[2]_i_4__15_n_0 ;
  wire \state_cur[2]_i_5__15_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire \state_cur_reg[2]_0 ;
  wire [2:0]state_next;
  wire \tail[0]_i_1__15_n_0 ;
  wire \tail[1]_i_1__14_n_0 ;
  wire \tail[2]_i_1__9_n_0 ;
  wire \tail[3]_i_1__19_n_0 ;
  wire \tail[4]_i_1__9_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    FETCH_REC_has_to_save_i_8__1
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    FETCH_REC_has_to_save_i_9__1
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[0]_i_2__4 
       (.I0(content_reg_bram_0_0[0]),
        .I1(middle[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_1));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[1]_i_2__4 
       (.I0(content_reg_bram_0_0[1]),
        .I1(middle[1]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__19_n_0,content_reg_bram_0_i_6__19_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_6}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(content_reg_bram_0_5),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_odd_data_in_ready,fifo_odd_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__21
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_20__15_n_0),
        .I4(tail_reg[3]),
        .I5(\head_reg[0]_0 ),
        .O(fifo_odd_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    content_reg_bram_0_i_17__10
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(\state_cur_reg[2]_0 ),
        .O(content_reg_bram_0_i_17__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__19
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_19__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__15
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_20__15_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_21__14
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__14
       (.I0(content_reg_bram_0_i_17__10_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h0FB4F0F0F0F0F0F0)) 
    content_reg_bram_0_i_3__14
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__19_n_0),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_4__15
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__19_n_0),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    content_reg_bram_0_i_5__19
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\state_cur_reg[2]_0 ),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    content_reg_bram_0_i_6__19
       (.I0(head_reg[0]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_10__4
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[3]),
        .O(cur_is_even_character_reg_rep__0_2));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_11__4
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(\state_cur_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_13__3
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[2]),
        .O(cur_is_even_character_reg_rep__0_1));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_6__4
       (.I0(content_reg_bram_0_0[5]),
        .I1(middle[5]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_4));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_7__4
       (.I0(content_reg_bram_0_0[4]),
        .I1(middle[4]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__15 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__15 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__15 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__15 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__9 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \head[6]_i_10__3 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_9__3 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head_reg[4]_2 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[0]_i_1__15_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[1]_i_1__15_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[2]_i_1__15_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[3]_i_1__15_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[4]_i_2__9_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000F00010A010101)) 
    \middle[7]_i_1__19 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_1 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\state_cur_reg[2]_0 ),
        .O(middle_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \middle[7]_i_3__9 
       (.I0(state_cur[1]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[0]),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_23__4
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_26__3
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__15_n_0 ),
        .O(\head_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_27__4
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__15_n_0 ),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_32__4
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    min_latency1_carry_i_33__4
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF0F8E8EAEAE0000)) 
    \state_cur[0]_i_1__15 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__15_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__14 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h333F1133CCCCDDDD)) 
    \state_cur[2]_i_1__15 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(\state_cur[2]_i_3__15_n_0 ),
        .I3(\state_cur_reg[2]_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hFF8BABFF)) 
    \state_cur[2]_i_2__20 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__15 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__15_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__15_n_0 ),
        .O(\state_cur[2]_i_3__15_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__15 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__15_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__15 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__15_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[0]_i_3__4 
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[6]),
        .O(cur_is_even_character_reg_rep__0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[1]_i_3__4 
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[7]),
        .O(cur_is_even_character_reg_rep__0_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__15 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__14 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__9 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__19 
       (.I0(tail_reg[3]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[2]),
        .O(\tail[3]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__9 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(\tail[4]_i_1__9_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[0]_i_1__15_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[1]_i_1__14_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[2]_i_1__9_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[3]_i_1__19_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[4]_i_1__9_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_44
   (content_reg_bram_0_0,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2]_0 ,
    \head_reg[0]_2 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_1 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1]_0 ,
    D,
    \tail_reg[3]_0 ,
    s00_axi_aclk,
    E,
    content_reg_bram_0_1,
    p_0_in_0,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[0] ,
    p_44_out,
    \channel_old_latency_reg[1] ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    \tail_reg[0]_1 ,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    in_ready_packed,
    \FETCH_REC_Pc_reg[0]_0 ,
    \FETCH_REC_Pc_reg[1] ,
    \FETCH_REC_Pc_reg[6]_0 ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[6]_1 ,
    \FETCH_REC_Pc_reg[7]_0 ,
    \FETCH_REC_Pc_reg[4] ,
    \FETCH_REC_Pc_reg[2] ,
    \FETCH_REC_Pc_reg[3] ,
    \FETCH_REC_Pc_reg[5] ,
    min_latency1_carry_i_7__3,
    min_latency1_carry_i_7__3_0,
    min_latency1_carry_i_9__4_0,
    \head_reg[6] ,
    \head_reg[6]_0 ,
    \head_reg[6]_1 ,
    min_latency1_carry_i_8__3_0,
    min_latency1_carry_i_8__3_1,
    \middle_reg[7]_0 );
  output [7:0]content_reg_bram_0_0;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2]_0 ;
  output \head_reg[0]_2 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_1 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \tail_reg[3]_0 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[6] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [3:0]p_44_out;
  input \channel_old_latency_reg[1] ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input \tail_reg[0]_1 ;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input [0:0]in_ready_packed;
  input \FETCH_REC_Pc_reg[0]_0 ;
  input \FETCH_REC_Pc_reg[1] ;
  input \FETCH_REC_Pc_reg[6]_0 ;
  input [3:0]\FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[6]_1 ;
  input \FETCH_REC_Pc_reg[7]_0 ;
  input \FETCH_REC_Pc_reg[4] ;
  input \FETCH_REC_Pc_reg[2] ;
  input \FETCH_REC_Pc_reg[3] ;
  input \FETCH_REC_Pc_reg[5] ;
  input min_latency1_carry_i_7__3;
  input min_latency1_carry_i_7__3_0;
  input min_latency1_carry_i_9__4_0;
  input \head_reg[6] ;
  input \head_reg[6]_0 ;
  input \head_reg[6]_1 ;
  input min_latency1_carry_i_8__3_0;
  input min_latency1_carry_i_8__3_1;
  input [7:0]\middle_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[0]_0 ;
  wire \FETCH_REC_Pc_reg[1] ;
  wire \FETCH_REC_Pc_reg[2] ;
  wire \FETCH_REC_Pc_reg[3] ;
  wire \FETCH_REC_Pc_reg[4] ;
  wire \FETCH_REC_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire \FETCH_REC_Pc_reg[6]_0 ;
  wire \FETCH_REC_Pc_reg[6]_1 ;
  wire [3:0]\FETCH_REC_Pc_reg[7] ;
  wire \FETCH_REC_Pc_reg[7]_0 ;
  wire [1:0]S;
  wire \channel_old_latency[6]_i_2__2_n_0 ;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_i_17__20_n_0;
  wire content_reg_bram_0_i_19__3_n_0;
  wire content_reg_bram_0_i_30__8_n_0;
  wire content_reg_bram_0_i_31__8_n_0;
  wire content_reg_bram_0_i_5__18_n_0;
  wire content_reg_bram_0_i_6__18_n_0;
  wire content_reg_i_12__4_n_0;
  wire content_reg_i_8__4_n_0;
  wire content_reg_i_9__2_n_0;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire fifo_even_data_in_ready;
  wire \head[0]_i_1__13_n_0 ;
  wire \head[1]_i_1__13_n_0 ;
  wire \head[2]_i_1__13_n_0 ;
  wire \head[3]_i_1__13_n_0 ;
  wire \head[4]_i_2__8_n_0 ;
  wire \head[4]_i_4__3_n_0 ;
  wire \head[6]_i_7__2_n_0 ;
  wire \head[6]_i_8__2_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire \head_reg[6]_1 ;
  wire [0:0]in_ready_packed;
  wire middle;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_10__3_n_0;
  wire min_latency1_carry_i_11__3_n_0;
  wire min_latency1_carry_i_14__3_n_0;
  wire min_latency1_carry_i_24__3_n_0;
  wire min_latency1_carry_i_25__3_n_0;
  wire min_latency1_carry_i_31__3_n_0;
  wire min_latency1_carry_i_7__3;
  wire min_latency1_carry_i_7__3_0;
  wire min_latency1_carry_i_8__3_0;
  wire min_latency1_carry_i_8__3_1;
  wire min_latency1_carry_i_9__4_0;
  wire min_latency1_carry_i_9__4_n_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_44_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__13_n_0 ;
  wire \state_cur[2]_i_3__11_n_0 ;
  wire \state_cur[2]_i_4__11_n_0 ;
  wire \state_cur[2]_i_5__13_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [4:0]state_next4;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tag_saved[0]_i_2__5_n_0 ;
  wire \tag_saved[1]_i_2__5_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    EXE2_Instr_valid_i_3__3
       (.I0(\head_reg[0]_2 ),
        .I1(\head_reg[2]_0 ),
        .I2(\switch2channel\.ready ),
        .I3(content_reg_bram_0_3),
        .I4(in_ready_packed),
        .O(\tail_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[0]_i_1__3 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[0] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[0]),
        .I5(\FETCH_REC_Pc_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[1]_i_1__3 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[1] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[1]),
        .I5(\FETCH_REC_Pc_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \channel_old_latency[0]_i_1__3 
       (.I0(\channel_old_latency[6]_i_2__2_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(\head_reg[0]_1 ),
        .I3(\channel_old_latency_reg[1] ),
        .I4(p_44_out[0]),
        .O(\channel_old_latency_reg[0] [0]));
  LUT5 #(
    .INIT(32'h4F0FF0F0)) 
    \channel_old_latency[1]_i_1__4 
       (.I0(\channel_old_latency[6]_i_2__2_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_44_out[0]),
        .I3(\channel_old_latency_reg[1] ),
        .I4(\head_reg[0]_1 ),
        .O(\channel_old_latency_reg[0] [1]));
  LUT6 #(
    .INIT(64'h4FFFF4440FFFF000)) 
    \channel_old_latency[2]_i_1__3 
       (.I0(\channel_old_latency[6]_i_2__2_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_44_out[0]),
        .I3(\head_reg[0]_1 ),
        .I4(cur_is_even_character_reg_rep__1_0),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \channel_old_latency[3]_i_2__2 
       (.I0(min_latency1_carry_i_14__3_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(CO),
        .I4(\channel_old_latency_reg[2] ),
        .O(cur_is_even_character_reg_rep__1_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFF08F708)) 
    \channel_old_latency[4]_i_1__2 
       (.I0(p_44_out[0]),
        .I1(\head_reg[0]_1 ),
        .I2(\channel_old_latency[6]_i_2__2_n_0 ),
        .I3(cur_is_even_character_reg_rep__1),
        .I4(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF4000)) 
    \channel_old_latency[5]_i_1__2 
       (.I0(\channel_old_latency[6]_i_2__2_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_44_out[0]),
        .I3(\head_reg[0]_1 ),
        .I4(p_44_out[2]),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \channel_old_latency[6]_i_1__2 
       (.I0(\channel_old_latency[6]_i_2__2_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_44_out[0]),
        .I3(\head_reg[0]_1 ),
        .I4(p_44_out[2]),
        .I5(p_44_out[3]),
        .O(\channel_old_latency_reg[0] [5]));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_old_latency[6]_i_2__2 
       (.I0(cur_is_even_character_reg_rep__1_0),
        .I1(p_44_out[1]),
        .O(\channel_old_latency[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0F20000FFFF)) 
    \channel_old_latency[6]_i_3__4 
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__4_n_0),
        .I2(min_latency1_carry_i_10__3_n_0),
        .I3(min_latency1_carry_i_11__3_n_0),
        .I4(\channel_old_latency_reg[1]_0 ),
        .I5(CO),
        .O(cur_is_even_character_reg_rep__1));
  LUT4 #(
    .INIT(16'h9F90)) 
    \channel_old_latency[6]_i_5__3 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_rep__1_1),
        .I2(CO),
        .I3(\channel_old_latency_reg[1]_1 ),
        .O(\head_reg[0]_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__18_n_0,content_reg_bram_0_i_6__18_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_even_data_in_ready,fifo_even_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__8
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_30__8_n_0),
        .I4(tail_reg[3]),
        .I5(content_reg_bram_0_i_31__8_n_0),
        .O(fifo_even_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_17__20
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .O(content_reg_bram_0_i_17__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19__3
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .O(content_reg_bram_0_i_19__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    content_reg_bram_0_i_1__11
       (.I0(content_reg_bram_0_2),
        .I1(\head_reg[2]_0 ),
        .I2(\tail_reg[0]_1 ),
        .O(\switch2channel\.valid ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__12
       (.I0(content_reg_bram_0_i_17__20_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_30__8
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_30__8_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_31__8
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_31__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    content_reg_bram_0_i_32__7
       (.I0(\tail_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(content_reg_bram_0_2),
        .I3(\head_reg[0]_2 ),
        .O(\EXE1_Instr_reg[9] ));
  LUT3 #(
    .INIT(8'hBA)) 
    content_reg_bram_0_i_32__8
       (.I0(\tail_reg[5]_0 ),
        .I1(content_reg_bram_0_6),
        .I2(\EXE1_Instr_reg[9]_0 ),
        .O(\EXE1_Instr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    content_reg_bram_0_i_38__3
       (.I0(in_ready_packed),
        .I1(\head_reg[0]_2 ),
        .I2(\head_reg[2]_0 ),
        .I3(\switch2channel\.ready ),
        .O(\EXE1_Instr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    content_reg_bram_0_i_3__12
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(content_reg_bram_0_i_17__20_n_0),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h00FFFF007F80FF00)) 
    content_reg_bram_0_i_4__11
       (.I0(content_reg_bram_0_5),
        .I1(content_reg_bram_0_i_19__3_n_0),
        .I2(state_cur[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .I5(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_5__18
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(p_0_in_0),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__18
       (.I0(head_reg[0]),
        .I1(p_0_in_0),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_12__4
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[2] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_12__4_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_1__3
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[5] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[5]),
        .I5(\FETCH_REC_Pc_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_2__3
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[4] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[4]),
        .I5(\FETCH_REC_Pc_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_3__3
       (.I0(content_reg_i_8__4_n_0),
        .I1(content_reg_bram_0_0[3]),
        .I2(content_reg_i_9__2_n_0),
        .I3(\FETCH_REC_Pc_reg[3] ),
        .I4(\FETCH_REC_Pc_reg[7] [1]),
        .I5(\FETCH_REC_Pc_reg[6]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_4__3
       (.I0(content_reg_i_12__4_n_0),
        .I1(content_reg_bram_0_0[2]),
        .I2(content_reg_i_9__2_n_0),
        .I3(\FETCH_REC_Pc_reg[2] ),
        .I4(\FETCH_REC_Pc_reg[7] [0]),
        .I5(\FETCH_REC_Pc_reg[6]_1 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_8__4
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[3] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_8__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_9__2
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_i_9__2_n_0));
  LUT6 #(
    .INIT(64'hA222A222A222FBBB)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_116 
       (.I0(content_reg_bram_0_2),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_2 ),
        .I4(content_reg_bram_0_3),
        .I5(content_reg_bram_0_4),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__13 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__13 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__13 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__13 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__8 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__8_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \head[4]_i_3__3 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\head[4]_i_4__3_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \head[4]_i_4__3 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\head[4]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \head[6]_i_1__2 
       (.I0(\switch2channel\.ready ),
        .I1(\head_reg[2]_0 ),
        .I2(\head_reg[0]_2 ),
        .I3(content_reg_bram_0_2),
        .O(\tail_reg[5] ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDF333)) 
    \head[6]_i_3__3 
       (.I0(content_reg_bram_0_2),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_2 ),
        .I4(content_reg_bram_0_3),
        .I5(content_reg_bram_0_4),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \head[6]_i_4__2 
       (.I0(content_reg_bram_0_i_31__8_n_0),
        .I1(\head[6]_i_7__2_n_0 ),
        .I2(\head[6]_i_8__2_n_0 ),
        .I3(\head_reg[6] ),
        .I4(\head_reg[6]_0 ),
        .I5(\head_reg[6]_1 ),
        .O(\head_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_7__2 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head[6]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \head[6]_i_8__2 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\head[6]_i_8__2_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[0]_i_1__13_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[1]_i_1__13_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[2]_i_1__13_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[3]_i_1__13_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[4]_i_2__8_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0A010101000F0001)) 
    \middle[7]_i_1__18 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_0 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in_0),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[7]_i_3__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(p_0_in_0),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10__3
       (.I0(min_latency1_carry_i_25__3_n_0),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_8__3_0),
        .O(min_latency1_carry_i_10__3_n_0));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_11__3
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__13_n_0 ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(min_latency1_carry_i_8__3_1),
        .O(min_latency1_carry_i_11__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_14__3
       (.I0(min_latency1_carry_i_31__3_n_0),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_9__4_0),
        .O(min_latency1_carry_i_14__3_n_0));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    min_latency1_carry_i_15__3
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .I5(min_latency1_carry_i_7__3_0),
        .O(\head_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    min_latency1_carry_i_16__4
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__4_n_0),
        .I2(min_latency1_carry_i_11__3_n_0),
        .O(cur_is_even_character_reg_rep__1_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0F0D)) 
    min_latency1_carry_i_1__3
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__4_n_0),
        .I2(min_latency1_carry_i_10__3_n_0),
        .I3(min_latency1_carry_i_11__3_n_0),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_24__3
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(min_latency1_carry_i_24__3_n_0));
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_25__3
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__13_n_0 ),
        .O(min_latency1_carry_i_25__3_n_0));
  LUT6 #(
    .INIT(64'hFF000000FF656500)) 
    min_latency1_carry_i_2__3
       (.I0(min_latency1_carry_i_14__3_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(cur_is_even_character_reg_rep__1_2),
        .I4(min_latency1_carry),
        .I5(\channel_old_latency_reg[2] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_31__3
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(min_latency1_carry_i_31__3_n_0));
  LUT6 #(
    .INIT(64'h00000F0D0000F0F2)) 
    min_latency1_carry_i_5__3
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__4_n_0),
        .I2(min_latency1_carry_i_10__3_n_0),
        .I3(min_latency1_carry_i_11__3_n_0),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0660060660066060)) 
    min_latency1_carry_i_6__3
       (.I0(cur_is_even_character_reg_rep__1_2),
        .I1(min_latency1_carry),
        .I2(min_latency1_carry_i_14__3_n_0),
        .I3(\head_reg[0]_0 ),
        .I4(cur_is_even_character_reg_rep__1_1),
        .I5(\channel_old_latency_reg[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    min_latency1_carry_i_8__3
       (.I0(min_latency1_carry_i_7__3),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_24__3_n_0),
        .I3(min_latency1_carry_i_11__3_n_0),
        .I4(min_latency1_carry_i_9__4_n_0),
        .I5(min_latency1_carry_i_10__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'hB)) 
    min_latency1_carry_i_9__4
       (.I0(\head_reg[0]_0 ),
        .I1(min_latency1_carry_i_14__3_n_0),
        .O(min_latency1_carry_i_9__4_n_0));
  LUT6 #(
    .INIT(64'hFF0F2B2B3B3B0000)) 
    \state_cur[0]_i_1__13 
       (.I0(state_cur[0]),
        .I1(p_0_in_0),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__11_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__12 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h33F33131CCCCDDDD)) 
    \state_cur[2]_i_1__13 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(content_reg_bram_0_5),
        .I3(\state_cur[2]_i_3__11_n_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(\state_cur[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hF1FB1FFF)) 
    \state_cur[2]_i_2__17 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__11 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__11_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__13_n_0 ),
        .O(\state_cur[2]_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__11 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__11_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__13 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__13_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__13_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__13_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__13_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[0]_i_1__3 
       (.I0(\tag_saved[0]_i_2__5_n_0 ),
        .I1(content_reg_bram_0_0[6]),
        .I2(content_reg_i_9__2_n_0),
        .I3(\FETCH_REC_Pc_reg[6]_0 ),
        .I4(\FETCH_REC_Pc_reg[7] [2]),
        .I5(\FETCH_REC_Pc_reg[6]_1 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[0]_i_2__5 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[6] ),
        .I3(\FETCH_REC_Pc_reg[6] ),
        .O(\tag_saved[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[1]_i_1__3 
       (.I0(\tag_saved[1]_i_2__5_n_0 ),
        .I1(content_reg_bram_0_0[7]),
        .I2(content_reg_i_9__2_n_0),
        .I3(\FETCH_REC_Pc_reg[7]_0 ),
        .I4(\FETCH_REC_Pc_reg[7] [3]),
        .I5(\FETCH_REC_Pc_reg[6]_1 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[1]_i_2__5 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[7] ),
        .I3(\FETCH_REC_Pc_reg[6] ),
        .O(\tag_saved[1]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__11 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__12 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__8 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__3 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__8 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(state_next4[4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \tail[6]_i_1__3 
       (.I0(\switch2channel\.ready ),
        .I1(content_reg_bram_0_2),
        .I2(\head_reg[2]_0 ),
        .I3(\tail_reg[0]_1 ),
        .O(p_0_in));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_45
   (content_reg_bram_0_0,
    \tail_reg[0]_0 ,
    \head_reg[0]_0 ,
    \state_cur_reg[1]_0 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    cur_is_even_character_reg_rep__0,
    cur_is_even_character_reg_rep__0_0,
    content_reg_bram_0_3,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    content_reg_bram_0_4,
    \state_cur_reg[1]_1 ,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep,
    \head_reg[0]_1 ,
    \head_reg[4]_0 ,
    \tail_reg[3]_0 ,
    \head_reg[0]_2 ,
    \head_reg[4]_1 ,
    \head_reg[2]_0 ,
    s00_axi_aclk,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    \state_cur_reg[2]_0 ,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \FETCH_REC_Pc_reg[0] ,
    \FETCH_REC_Pc_reg[6] ,
    Q,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0 ,
    \middle_reg[7]_0 ,
    \head_reg[0]_3 );
  output [7:0]content_reg_bram_0_0;
  output \tail_reg[0]_0 ;
  output \head_reg[0]_0 ;
  output \state_cur_reg[1]_0 ;
  output content_reg_bram_0_1;
  output content_reg_bram_0_2;
  output cur_is_even_character_reg_rep__0;
  output cur_is_even_character_reg_rep__0_0;
  output content_reg_bram_0_3;
  output cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output content_reg_bram_0_4;
  output \state_cur_reg[1]_1 ;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep;
  output \head_reg[0]_1 ;
  output \head_reg[4]_0 ;
  output \tail_reg[3]_0 ;
  output \head_reg[0]_2 ;
  output \head_reg[4]_1 ;
  output \head_reg[2]_0 ;
  input s00_axi_aclk;
  input [0:0]content_reg_bram_0_5;
  input [7:0]content_reg_bram_0_6;
  input \state_cur_reg[2]_0 ;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input \FETCH_REC_Pc_reg[0] ;
  input \FETCH_REC_Pc_reg[6] ;
  input [2:0]Q;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0 ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_3 ;

  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire FETCH_REC_has_to_save_i_6__3_n_0;
  wire [2:0]Q;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]content_reg_bram_0_5;
  wire [7:0]content_reg_bram_0_6;
  wire content_reg_bram_0_i_17__8_n_0;
  wire content_reg_bram_0_i_19__17_n_0;
  wire content_reg_bram_0_i_20__12_n_0;
  wire content_reg_bram_0_i_5__17_n_0;
  wire content_reg_bram_0_i_6__17_n_0;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep__0;
  wire cur_is_even_character_reg_rep__0_0;
  wire cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire \cur_state_reg[1] ;
  wire fifo_odd_data_in_ready;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0 ;
  wire \head[0]_i_1__12_n_0 ;
  wire \head[1]_i_1__12_n_0 ;
  wire \head[2]_i_1__12_n_0 ;
  wire \head[3]_i_1__12_n_0 ;
  wire \head[4]_i_2__7_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [0:0]\head_reg[0]_3 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[4]_0 ;
  wire \head_reg[4]_1 ;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]\middle_reg[7]_0 ;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_3__12_n_0 ;
  wire \state_cur[2]_i_4__12_n_0 ;
  wire \state_cur[2]_i_5__12_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire \state_cur_reg[2]_0 ;
  wire [2:0]state_next;
  wire \tail[0]_i_1__12_n_0 ;
  wire \tail[1]_i_1__11_n_0 ;
  wire \tail[2]_i_1__7_n_0 ;
  wire \tail[3]_i_1__17_n_0 ;
  wire \tail[4]_i_1__7_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h888888888B88888B)) 
    FETCH_REC_has_to_save_i_4__3
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0 ),
        .I2(\head_reg[0]_1 ),
        .I3(tail_reg[2]),
        .I4(head_reg[2]),
        .I5(FETCH_REC_has_to_save_i_6__3_n_0),
        .O(cur_is_even_character_reg_rep));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    FETCH_REC_has_to_save_i_6__3
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(FETCH_REC_has_to_save_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[0]_i_2__3 
       (.I0(content_reg_bram_0_0[0]),
        .I1(middle[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_1));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[1]_i_2__3 
       (.I0(content_reg_bram_0_0[1]),
        .I1(middle[1]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__17_n_0,content_reg_bram_0_i_6__17_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_6}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(content_reg_bram_0_5),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_odd_data_in_ready,fifo_odd_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__20
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_20__12_n_0),
        .I4(tail_reg[3]),
        .I5(\head_reg[0]_0 ),
        .O(fifo_odd_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    content_reg_bram_0_i_17__8
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(\state_cur_reg[2]_0 ),
        .O(content_reg_bram_0_i_17__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__17
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_19__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__12
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_20__12_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_21__11
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__11
       (.I0(content_reg_bram_0_i_17__8_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h0FB4F0F0F0F0F0F0)) 
    content_reg_bram_0_i_3__11
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__17_n_0),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_4__12
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__17_n_0),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    content_reg_bram_0_i_5__17
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\state_cur_reg[2]_0 ),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    content_reg_bram_0_i_6__17
       (.I0(head_reg[0]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_10__3
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[3]),
        .O(cur_is_even_character_reg_rep__1_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_11__3
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(\state_cur_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_13__2
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[2]),
        .O(cur_is_even_character_reg_rep__1));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_6__3
       (.I0(content_reg_bram_0_0[5]),
        .I1(middle[5]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_4));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_7__3
       (.I0(content_reg_bram_0_0[4]),
        .I1(middle[4]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__12 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__12 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__12 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__12 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__7 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \head[6]_i_10__2 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_9__2 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head_reg[4]_1 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[0]_i_1__12_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[1]_i_1__12_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[2]_i_1__12_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[3]_i_1__12_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[4]_i_2__7_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000F00010A010101)) 
    \middle[7]_i_1__17 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_1 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\state_cur_reg[2]_0 ),
        .O(middle_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \middle[7]_i_3__7 
       (.I0(state_cur[1]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[0]),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_23__3
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_26__2
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__12_n_0 ),
        .O(\head_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_27__3
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__12_n_0 ),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_32__3
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    min_latency1_carry_i_33__3
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(\head_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hFBEF)) 
    \old_grant[4]_i_9 
       (.I0(cur_is_even_character_reg_rep),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF0F8E8EAEAE0000)) 
    \state_cur[0]_i_1__12 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__12_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__11 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h333F1133CCCCDDDD)) 
    \state_cur[2]_i_1__12 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(\state_cur[2]_i_3__12_n_0 ),
        .I3(\state_cur_reg[2]_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hFF8BABFF)) 
    \state_cur[2]_i_2__18 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__12 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__12_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__12_n_0 ),
        .O(\state_cur[2]_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__12 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__12 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__12_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[0]_i_3__3 
       (.I0(\FETCH_REC_Pc_reg[6] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[6]),
        .O(cur_is_even_character_reg_rep__0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[1]_i_3__3 
       (.I0(\FETCH_REC_Pc_reg[6] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[7]),
        .O(cur_is_even_character_reg_rep__0_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__12 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__11 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__7 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__17 
       (.I0(tail_reg[3]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[2]),
        .O(\tail[3]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__7 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(\tail[4]_i_1__7_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[0]_i_1__12_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[1]_i_1__11_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[2]_i_1__7_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[3]_i_1__17_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[4]_i_1__7_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_57
   (DOUTBDOUT,
    \head_reg[0]_0 ,
    min_latency1_carry,
    \head_reg[0]_1 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_2 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2]_0 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_1 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg,
    \tail_reg[3]_0 ,
    s00_axi_aclk,
    E,
    DINADIN,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_58_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_0,
    \tail_reg[0]_1 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    in_ready_packed,
    \FETCH_REC_Pc_reg[0]_0 ,
    \FETCH_REC_Pc_reg[1] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[6]_0 ,
    \FETCH_REC_Pc_reg[7]_0 ,
    \FETCH_REC_Pc_reg[4] ,
    \FETCH_REC_Pc_reg[2] ,
    \FETCH_REC_Pc_reg[3] ,
    \FETCH_REC_Pc_reg[5] ,
    min_latency1_carry_i_7__2,
    min_latency1_carry_i_8__2_0,
    min_latency1_carry_i_7__2_0,
    Q,
    cur_is_even_character,
    \cur_state[0]_i_12 ,
    \cur_state[0]_i_12_0 ,
    min_latency1_carry_i_9__3_0,
    \head_reg[6] ,
    \head_reg[6]_0 ,
    \head_reg[6]_1 ,
    min_latency1_carry_i_8__2_1,
    min_latency1_carry_i_8__2_2,
    \middle_reg[7]_0 );
  output [7:0]DOUTBDOUT;
  output \head_reg[0]_0 ;
  output min_latency1_carry;
  output \head_reg[0]_1 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_2 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2]_0 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_1 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg;
  output \tail_reg[3]_0 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_58_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_0;
  input \tail_reg[0]_1 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input [0:0]in_ready_packed;
  input \FETCH_REC_Pc_reg[0]_0 ;
  input \FETCH_REC_Pc_reg[1] ;
  input \FETCH_REC_Pc_reg[6] ;
  input [3:0]\FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[6]_0 ;
  input \FETCH_REC_Pc_reg[7]_0 ;
  input \FETCH_REC_Pc_reg[4] ;
  input \FETCH_REC_Pc_reg[2] ;
  input \FETCH_REC_Pc_reg[3] ;
  input \FETCH_REC_Pc_reg[5] ;
  input min_latency1_carry_i_7__2;
  input min_latency1_carry_i_8__2_0;
  input min_latency1_carry_i_7__2_0;
  input [2:0]Q;
  input cur_is_even_character;
  input \cur_state[0]_i_12 ;
  input \cur_state[0]_i_12_0 ;
  input min_latency1_carry_i_9__3_0;
  input \head_reg[6] ;
  input \head_reg[6]_0 ;
  input \head_reg[6]_1 ;
  input min_latency1_carry_i_8__2_1;
  input min_latency1_carry_i_8__2_2;
  input [7:0]\middle_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[0]_0 ;
  wire \FETCH_REC_Pc_reg[1] ;
  wire \FETCH_REC_Pc_reg[2] ;
  wire \FETCH_REC_Pc_reg[3] ;
  wire \FETCH_REC_Pc_reg[4] ;
  wire \FETCH_REC_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire \FETCH_REC_Pc_reg[6]_0 ;
  wire [3:0]\FETCH_REC_Pc_reg[7] ;
  wire \FETCH_REC_Pc_reg[7]_0 ;
  wire FETCH_REC_has_to_save_i_6__2_n_0;
  wire FETCH_REC_has_to_save_i_7__0_n_0;
  wire [2:0]Q;
  wire [1:0]S;
  wire \channel_old_latency[6]_i_2__1_n_0 ;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_i_17__19_n_0;
  wire content_reg_bram_0_i_19__2_n_0;
  wire content_reg_bram_0_i_30__6_n_0;
  wire content_reg_bram_0_i_31__6_n_0;
  wire content_reg_bram_0_i_5__16_n_0;
  wire content_reg_bram_0_i_6__16_n_0;
  wire content_reg_i_12__3_n_0;
  wire content_reg_i_8__3_n_0;
  wire content_reg_i_9__1_n_0;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[0]_i_12 ;
  wire \cur_state[0]_i_12_0 ;
  wire \cur_state_reg[1] ;
  wire fifo_even_data_in_ready;
  wire \head[0]_i_1__10_n_0 ;
  wire \head[1]_i_1__10_n_0 ;
  wire \head[2]_i_1__10_n_0 ;
  wire \head[3]_i_1__10_n_0 ;
  wire \head[4]_i_2__6_n_0 ;
  wire \head[4]_i_4__2_n_0 ;
  wire \head[6]_i_7__1_n_0 ;
  wire \head[6]_i_8__1_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire \head_reg[6]_1 ;
  wire [0:0]in_ready_packed;
  wire middle;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire min_latency1_carry_i_10__2_n_0;
  wire min_latency1_carry_i_11__2_n_0;
  wire min_latency1_carry_i_14__2_n_0;
  wire min_latency1_carry_i_24__2_n_0;
  wire min_latency1_carry_i_25__2_n_0;
  wire min_latency1_carry_i_31__2_n_0;
  wire min_latency1_carry_i_7__2;
  wire min_latency1_carry_i_7__2_0;
  wire min_latency1_carry_i_8__2_0;
  wire min_latency1_carry_i_8__2_1;
  wire min_latency1_carry_i_8__2_2;
  wire min_latency1_carry_i_9__3_0;
  wire min_latency1_carry_i_9__3_n_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_58_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__10_n_0 ;
  wire \state_cur[2]_i_3__8_n_0 ;
  wire \state_cur[2]_i_4__8_n_0 ;
  wire \state_cur[2]_i_5__10_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [4:0]state_next4;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tag_saved[0]_i_2__4_n_0 ;
  wire \tag_saved[1]_i_2__4_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    EXE2_Instr_valid_i_3__2
       (.I0(\head_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(\switch2channel\.ready ),
        .I3(content_reg_bram_0_1),
        .I4(in_ready_packed),
        .O(\tail_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    FETCH_REC_has_to_save_i_4__2
       (.I0(FETCH_REC_has_to_save_i_6__2_n_0),
        .I1(\head[4]_i_4__2_n_0 ),
        .I2(FETCH_REC_has_to_save_i_7__0_n_0),
        .I3(cur_is_even_character),
        .I4(\cur_state[0]_i_12 ),
        .I5(\cur_state[0]_i_12_0 ),
        .O(cur_is_even_character_reg));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h9)) 
    FETCH_REC_has_to_save_i_6__2
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .O(FETCH_REC_has_to_save_i_6__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    FETCH_REC_has_to_save_i_7__0
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .O(FETCH_REC_has_to_save_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[0]_i_1__2 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[0] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[0]),
        .I5(\FETCH_REC_Pc_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[1]_i_1__2 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[1] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[1]),
        .I5(\FETCH_REC_Pc_reg[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \channel_old_latency[0]_i_1__2 
       (.I0(\channel_old_latency[6]_i_2__1_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(\head_reg[0]_2 ),
        .I3(\channel_old_latency_reg[1] ),
        .I4(p_58_out[0]),
        .O(\channel_old_latency_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h4F0FF0F0)) 
    \channel_old_latency[1]_i_1__3 
       (.I0(\channel_old_latency[6]_i_2__1_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_58_out[0]),
        .I3(\channel_old_latency_reg[1] ),
        .I4(\head_reg[0]_2 ),
        .O(\channel_old_latency_reg[0] [1]));
  LUT6 #(
    .INIT(64'h4FFFF4440FFFF000)) 
    \channel_old_latency[2]_i_1__2 
       (.I0(\channel_old_latency[6]_i_2__1_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_58_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(cur_is_even_character_reg_rep__1_0),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \channel_old_latency[3]_i_2__1 
       (.I0(min_latency1_carry_i_14__2_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(CO),
        .I4(\channel_old_latency_reg[2] ),
        .O(cur_is_even_character_reg_rep__1_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hFF08F708)) 
    \channel_old_latency[4]_i_1__1 
       (.I0(p_58_out[0]),
        .I1(\head_reg[0]_2 ),
        .I2(\channel_old_latency[6]_i_2__1_n_0 ),
        .I3(cur_is_even_character_reg_rep__1),
        .I4(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF4000)) 
    \channel_old_latency[5]_i_1__1 
       (.I0(\channel_old_latency[6]_i_2__1_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_58_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_58_out[2]),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \channel_old_latency[6]_i_1__1 
       (.I0(\channel_old_latency[6]_i_2__1_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_58_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_58_out[2]),
        .I5(p_58_out[3]),
        .O(\channel_old_latency_reg[0] [5]));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_old_latency[6]_i_2__1 
       (.I0(cur_is_even_character_reg_rep__1_0),
        .I1(p_58_out[1]),
        .O(\channel_old_latency[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0F20000FFFF)) 
    \channel_old_latency[6]_i_3__3 
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__3_n_0),
        .I2(min_latency1_carry_i_10__2_n_0),
        .I3(min_latency1_carry_i_11__2_n_0),
        .I4(\channel_old_latency_reg[1]_0 ),
        .I5(CO),
        .O(cur_is_even_character_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \channel_old_latency[6]_i_5__2 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_rep__1_1),
        .I2(CO),
        .I3(\channel_old_latency_reg[1]_1 ),
        .O(\head_reg[0]_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__16_n_0,content_reg_bram_0_i_6__16_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_even_data_in_ready,fifo_even_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__6
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_30__6_n_0),
        .I4(tail_reg[3]),
        .I5(content_reg_bram_0_i_31__6_n_0),
        .O(fifo_even_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_17__19
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .O(content_reg_bram_0_i_17__19_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19__2
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .O(content_reg_bram_0_i_19__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    content_reg_bram_0_i_1__8
       (.I0(content_reg_bram_0_0),
        .I1(\head_reg[2]_0 ),
        .I2(\tail_reg[0]_1 ),
        .O(\switch2channel\.valid ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__9
       (.I0(content_reg_bram_0_i_17__19_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_30__6
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_30__6_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_31__6
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_31__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    content_reg_bram_0_i_32__5
       (.I0(\tail_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(content_reg_bram_0_0),
        .I3(\head_reg[0]_1 ),
        .O(\EXE1_Instr_reg[9] ));
  LUT3 #(
    .INIT(8'hBA)) 
    content_reg_bram_0_i_32__6
       (.I0(\tail_reg[5]_0 ),
        .I1(content_reg_bram_0_4),
        .I2(\EXE1_Instr_reg[9]_0 ),
        .O(\EXE1_Instr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    content_reg_bram_0_i_38__2
       (.I0(in_ready_packed),
        .I1(\head_reg[0]_1 ),
        .I2(\head_reg[2]_0 ),
        .I3(\switch2channel\.ready ),
        .O(\EXE1_Instr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    content_reg_bram_0_i_3__9
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(content_reg_bram_0_i_17__19_n_0),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h00FFFF007F80FF00)) 
    content_reg_bram_0_i_4__8
       (.I0(content_reg_bram_0_3),
        .I1(content_reg_bram_0_i_19__2_n_0),
        .I2(state_cur[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .I5(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_5__16
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(p_0_in_0),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__16
       (.I0(head_reg[0]),
        .I1(p_0_in_0),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_12__3
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[2] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_12__3_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_1__2
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[5] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[5]),
        .I5(\FETCH_REC_Pc_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_2__2
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[4] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(DOUTBDOUT[4]),
        .I5(\FETCH_REC_Pc_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_3__2
       (.I0(content_reg_i_8__3_n_0),
        .I1(DOUTBDOUT[3]),
        .I2(content_reg_i_9__1_n_0),
        .I3(\FETCH_REC_Pc_reg[3] ),
        .I4(\FETCH_REC_Pc_reg[7] [1]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_4__2
       (.I0(content_reg_i_12__3_n_0),
        .I1(DOUTBDOUT[2]),
        .I2(content_reg_i_9__1_n_0),
        .I3(\FETCH_REC_Pc_reg[2] ),
        .I4(\FETCH_REC_Pc_reg[7] [0]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_8__3
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[3] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_8__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_9__1
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hA222A222A222FBBB)) 
    \cur_state[0]_i_11 
       (.I0(content_reg_bram_0_0),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_1 ),
        .I4(content_reg_bram_0_1),
        .I5(content_reg_bram_0_2),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_119 
       (.I0(\head_reg[0]_1 ),
        .I1(CO),
        .O(min_latency1_carry));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__10 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__10 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__10 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__10 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__6 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \head[4]_i_3__2 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\head[4]_i_4__2_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \head[4]_i_4__2 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\head[4]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \head[6]_i_1__1 
       (.I0(\switch2channel\.ready ),
        .I1(\head_reg[2]_0 ),
        .I2(\head_reg[0]_1 ),
        .I3(content_reg_bram_0_0),
        .O(\tail_reg[5] ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDF333)) 
    \head[6]_i_3__2 
       (.I0(content_reg_bram_0_0),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_1 ),
        .I4(content_reg_bram_0_1),
        .I5(content_reg_bram_0_2),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \head[6]_i_4__1 
       (.I0(content_reg_bram_0_i_31__6_n_0),
        .I1(\head[6]_i_7__1_n_0 ),
        .I2(\head[6]_i_8__1_n_0 ),
        .I3(\head_reg[6] ),
        .I4(\head_reg[6]_0 ),
        .I5(\head_reg[6]_1 ),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_7__1 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head[6]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \head[6]_i_8__1 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\head[6]_i_8__1_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[0]_i_1__10_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[1]_i_1__10_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[2]_i_1__10_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[3]_i_1__10_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[4]_i_2__6_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0A010101000F0001)) 
    \middle[7]_i_1__16 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_0 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in_0),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[7]_i_3__6 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(p_0_in_0),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10__2
       (.I0(min_latency1_carry_i_25__2_n_0),
        .I1(min_latency1_carry_i_8__2_0),
        .I2(min_latency1_carry_i_8__2_1),
        .O(min_latency1_carry_i_10__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_11__2
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__10_n_0 ),
        .I3(min_latency1_carry_i_8__2_0),
        .I4(min_latency1_carry_i_8__2_2),
        .O(min_latency1_carry_i_11__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_14__2
       (.I0(min_latency1_carry_i_31__2_n_0),
        .I1(min_latency1_carry_i_8__2_0),
        .I2(min_latency1_carry_i_9__3_0),
        .O(min_latency1_carry_i_14__2_n_0));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    min_latency1_carry_i_15__2
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(min_latency1_carry_i_8__2_0),
        .I5(min_latency1_carry_i_7__2_0),
        .O(\head_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    min_latency1_carry_i_16__3
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__3_n_0),
        .I2(min_latency1_carry_i_11__2_n_0),
        .O(cur_is_even_character_reg_rep__1_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0F0D)) 
    min_latency1_carry_i_1__2
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__3_n_0),
        .I2(min_latency1_carry_i_10__2_n_0),
        .I3(min_latency1_carry_i_11__2_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_24__2
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(min_latency1_carry_i_24__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_25__2
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__10_n_0 ),
        .O(min_latency1_carry_i_25__2_n_0));
  LUT6 #(
    .INIT(64'hFF000000FF656500)) 
    min_latency1_carry_i_2__2
       (.I0(min_latency1_carry_i_14__2_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(cur_is_even_character_reg_rep__1_2),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[2] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_31__2
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(min_latency1_carry_i_31__2_n_0));
  LUT6 #(
    .INIT(64'h00000F0D0000F0F2)) 
    min_latency1_carry_i_5__2
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__3_n_0),
        .I2(min_latency1_carry_i_10__2_n_0),
        .I3(min_latency1_carry_i_11__2_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0660060660066060)) 
    min_latency1_carry_i_6__2
       (.I0(cur_is_even_character_reg_rep__1_2),
        .I1(min_latency1_carry_0),
        .I2(min_latency1_carry_i_14__2_n_0),
        .I3(\head_reg[0]_0 ),
        .I4(cur_is_even_character_reg_rep__1_1),
        .I5(\channel_old_latency_reg[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    min_latency1_carry_i_8__2
       (.I0(min_latency1_carry_i_7__2),
        .I1(min_latency1_carry_i_8__2_0),
        .I2(min_latency1_carry_i_24__2_n_0),
        .I3(min_latency1_carry_i_11__2_n_0),
        .I4(min_latency1_carry_i_9__3_n_0),
        .I5(min_latency1_carry_i_10__2_n_0),
        .O(cur_is_even_character_reg_rep__1_1));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hB)) 
    min_latency1_carry_i_9__3
       (.I0(\head_reg[0]_0 ),
        .I1(min_latency1_carry_i_14__2_n_0),
        .O(min_latency1_carry_i_9__3_n_0));
  LUT4 #(
    .INIT(16'hFBEF)) 
    \old_grant[3]_i_10 
       (.I0(cur_is_even_character_reg),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF0F2B2B3B3B0000)) 
    \state_cur[0]_i_1__10 
       (.I0(state_cur[0]),
        .I1(p_0_in_0),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__8_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__9 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h33F33131CCCCDDDD)) 
    \state_cur[2]_i_1__10 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(content_reg_bram_0_3),
        .I3(\state_cur[2]_i_3__8_n_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(\state_cur[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hF1FB1FFF)) 
    \state_cur[2]_i_2__15 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__8 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__8_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__10_n_0 ),
        .O(\state_cur[2]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__8 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__8_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__10 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__10_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__10_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__10_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__10_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[0]_i_1__2 
       (.I0(\tag_saved[0]_i_2__4_n_0 ),
        .I1(DOUTBDOUT[6]),
        .I2(content_reg_i_9__1_n_0),
        .I3(\FETCH_REC_Pc_reg[6] ),
        .I4(\FETCH_REC_Pc_reg[7] [2]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[0]_i_2__4 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[6] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(\tag_saved[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[1]_i_1__2 
       (.I0(\tag_saved[1]_i_2__4_n_0 ),
        .I1(DOUTBDOUT[7]),
        .I2(content_reg_i_9__1_n_0),
        .I3(\FETCH_REC_Pc_reg[7]_0 ),
        .I4(\FETCH_REC_Pc_reg[7] [3]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[1]_i_2__4 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[7] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(\tag_saved[1]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__8 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__9 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__6 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__2 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__6 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(state_next4[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \tail[6]_i_1__2 
       (.I0(\switch2channel\.ready ),
        .I1(content_reg_bram_0_0),
        .I2(\head_reg[2]_0 ),
        .I3(\tail_reg[0]_1 ),
        .O(p_0_in));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_58
   (content_reg_bram_0_0,
    \tail_reg[0]_0 ,
    \head_reg[0]_0 ,
    \state_cur_reg[1]_0 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    content_reg_bram_0_3,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    content_reg_bram_0_4,
    \state_cur_reg[1]_1 ,
    \head_reg[4]_0 ,
    \tail_reg[3]_0 ,
    \head_reg[4]_1 ,
    \head_reg[0]_1 ,
    \head_reg[4]_2 ,
    \head_reg[2]_0 ,
    \head_reg[0]_2 ,
    \head_reg[2]_1 ,
    s00_axi_aclk,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    \state_cur_reg[2]_0 ,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \FETCH_REC_Pc_reg[0] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_3 );
  output [7:0]content_reg_bram_0_0;
  output \tail_reg[0]_0 ;
  output \head_reg[0]_0 ;
  output \state_cur_reg[1]_0 ;
  output content_reg_bram_0_1;
  output content_reg_bram_0_2;
  output cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output content_reg_bram_0_3;
  output cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output content_reg_bram_0_4;
  output \state_cur_reg[1]_1 ;
  output \head_reg[4]_0 ;
  output \tail_reg[3]_0 ;
  output \head_reg[4]_1 ;
  output \head_reg[0]_1 ;
  output \head_reg[4]_2 ;
  output \head_reg[2]_0 ;
  output \head_reg[0]_2 ;
  output \head_reg[2]_1 ;
  input s00_axi_aclk;
  input [0:0]content_reg_bram_0_5;
  input [7:0]content_reg_bram_0_6;
  input \state_cur_reg[2]_0 ;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input \FETCH_REC_Pc_reg[0] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_3 ;

  wire \FETCH_REC_Pc_reg[0] ;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]content_reg_bram_0_5;
  wire [7:0]content_reg_bram_0_6;
  wire content_reg_bram_0_i_17__6_n_0;
  wire content_reg_bram_0_i_19__15_n_0;
  wire content_reg_bram_0_i_20__9_n_0;
  wire content_reg_bram_0_i_5__15_n_0;
  wire content_reg_bram_0_i_6__15_n_0;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire fifo_odd_data_in_ready;
  wire \head[0]_i_1__9_n_0 ;
  wire \head[1]_i_1__9_n_0 ;
  wire \head[2]_i_1__9_n_0 ;
  wire \head[3]_i_1__9_n_0 ;
  wire \head[4]_i_2__5_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [0:0]\head_reg[0]_3 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[4]_0 ;
  wire \head_reg[4]_1 ;
  wire \head_reg[4]_2 ;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]\middle_reg[7]_0 ;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_3__9_n_0 ;
  wire \state_cur[2]_i_4__9_n_0 ;
  wire \state_cur[2]_i_5__9_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire \state_cur_reg[2]_0 ;
  wire [2:0]state_next;
  wire \tail[0]_i_1__9_n_0 ;
  wire \tail[1]_i_1__8_n_0 ;
  wire \tail[2]_i_1__5_n_0 ;
  wire \tail[3]_i_1__15_n_0 ;
  wire \tail[4]_i_1__5_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    FETCH_REC_has_to_save_i_8__0
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    FETCH_REC_has_to_save_i_9__0
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[0]_i_2__2 
       (.I0(content_reg_bram_0_0[0]),
        .I1(middle[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_1));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[1]_i_2__2 
       (.I0(content_reg_bram_0_0[1]),
        .I1(middle[1]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__15_n_0,content_reg_bram_0_i_6__15_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_6}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(content_reg_bram_0_5),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_odd_data_in_ready,fifo_odd_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__19
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_20__9_n_0),
        .I4(tail_reg[3]),
        .I5(\head_reg[0]_0 ),
        .O(fifo_odd_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    content_reg_bram_0_i_17__6
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(\state_cur_reg[2]_0 ),
        .O(content_reg_bram_0_i_17__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__15
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_19__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__9
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_20__9_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_21__8
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__8
       (.I0(content_reg_bram_0_i_17__6_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h0FB4F0F0F0F0F0F0)) 
    content_reg_bram_0_i_3__8
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__15_n_0),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_4__9
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__15_n_0),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    content_reg_bram_0_i_5__15
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\state_cur_reg[2]_0 ),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    content_reg_bram_0_i_6__15
       (.I0(head_reg[0]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_10__2
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[3]),
        .O(cur_is_even_character_reg_rep_2));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_11__2
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(\state_cur_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_13__1
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[2]),
        .O(cur_is_even_character_reg_rep_1));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_6__2
       (.I0(content_reg_bram_0_0[5]),
        .I1(middle[5]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_4));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_7__2
       (.I0(content_reg_bram_0_0[4]),
        .I1(middle[4]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__9 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__9 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__9 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__9 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__5 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \head[6]_i_10__1 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_9__1 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head_reg[4]_2 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[0]_i_1__9_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[1]_i_1__9_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[2]_i_1__9_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[3]_i_1__9_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[4]_i_2__5_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000F00010A010101)) 
    \middle[7]_i_1__15 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_1 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\state_cur_reg[2]_0 ),
        .O(middle_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \middle[7]_i_3__5 
       (.I0(state_cur[1]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[0]),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_23__2
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_26__1
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__9_n_0 ),
        .O(\head_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_27__2
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__9_n_0 ),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_32__2
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    min_latency1_carry_i_33__2
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF0F8E8EAEAE0000)) 
    \state_cur[0]_i_1__9 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__9_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__8 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h333F1133CCCCDDDD)) 
    \state_cur[2]_i_1__9 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(\state_cur[2]_i_3__9_n_0 ),
        .I3(\state_cur_reg[2]_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFF8BABFF)) 
    \state_cur[2]_i_2__16 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__9 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__9_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__9_n_0 ),
        .O(\state_cur[2]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__9 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__9_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__9 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__9_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[0]_i_3__2 
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[6]),
        .O(cur_is_even_character_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[1]_i_3__2 
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[7]),
        .O(cur_is_even_character_reg_rep_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__9 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__8 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__5 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__15 
       (.I0(tail_reg[3]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[2]),
        .O(\tail[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__5 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(\tail[4]_i_1__5_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[0]_i_1__9_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[1]_i_1__8_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[2]_i_1__5_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[3]_i_1__15_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[4]_i_1__5_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_7
   (Q,
    \head_reg[1]_0 ,
    \head_reg[0]_0 ,
    fifo_odd_data_out_not_valid,
    D,
    fifo_odd_data_count,
    s00_axi_aclk,
    fifo_odd_data_in_valid,
    content_reg_bram_0_0,
    \middle_reg[0]_0 ,
    input_pc,
    \tail_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \FETCH_REC_Pc_reg[7] ,
    fifo_cur_char_data_out_ready__0,
    fifo_even_data_out);
  output [0:0]Q;
  output [0:0]\head_reg[1]_0 ;
  output [0:0]\head_reg[0]_0 ;
  output fifo_odd_data_out_not_valid;
  output [7:0]D;
  output [3:0]fifo_odd_data_count;
  input s00_axi_aclk;
  input fifo_odd_data_in_valid;
  input [7:0]content_reg_bram_0_0;
  input \middle_reg[0]_0 ;
  input [7:0]input_pc;
  input [0:0]\tail_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input \FETCH_REC_Pc_reg[7] ;
  input fifo_cur_char_data_out_ready__0;
  input [7:0]fifo_even_data_out;

  wire [7:0]D;
  wire \FETCH_REC_Pc_reg[7] ;
  wire [0:0]Q;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_i_16__22_n_0;
  wire content_reg_bram_0_i_17__15_n_0;
  wire content_reg_bram_0_i_18__6_n_0;
  wire content_reg_bram_0_i_19__7_n_0;
  wire content_reg_bram_0_i_20__22_n_0;
  wire content_reg_bram_0_i_21__20_n_0;
  wire fifo_cur_char_data_out_ready__0;
  wire [7:0]fifo_even_data_out;
  wire [3:0]fifo_odd_data_count;
  wire fifo_odd_data_in_valid;
  wire [7:0]fifo_odd_data_out;
  wire fifo_odd_data_out_not_valid;
  wire [7:0]from_memory;
  wire \head[0]_i_1__21_n_0 ;
  wire \head[1]_i_1__20_n_0 ;
  wire \head[2]_i_1__20_n_0 ;
  wire \head[3]_i_1__20_n_0 ;
  wire \head[4]_i_2__13_n_0 ;
  wire \head[4]_i_4__6_n_0 ;
  wire [4:1]head_reg;
  wire [0:0]\head_reg[0]_0 ;
  wire [0:0]\head_reg[1]_0 ;
  wire [7:0]input_pc;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]middle_next;
  wire \middle_reg[0]_0 ;
  wire [0:0]p_0_in;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_4__21_n_0 ;
  wire \state_cur[2]_i_5__22_n_0 ;
  wire [2:0]state_next;
  wire state_next20_in;
  wire \tail[0]_i_1__21_n_0 ;
  wire \tail[1]_i_1__21_n_0 ;
  wire \tail[2]_i_1__14_n_0 ;
  wire \tail[3]_i_1__7_n_0 ;
  wire \tail[4]_i_2__0_n_0 ;
  wire [4:1]tail_reg;
  wire [0:0]\tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire [4:0]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT4 #(
    .INIT(16'hAACA)) 
    \block_sel_saved[0]_i_2__6 
       (.I0(middle[0]),
        .I1(from_memory[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[0]));
  LUT4 #(
    .INIT(16'hAACA)) 
    \block_sel_saved[1]_i_2__6 
       (.I0(middle[1]),
        .I1(from_memory[1]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[1]));
  MUXF7 \block_sel_saved_reg[0]_i_1 
       (.I0(fifo_odd_data_out[0]),
        .I1(fifo_even_data_out[0]),
        .O(D[0]),
        .S(\FETCH_REC_Pc_reg[7] ));
  MUXF7 \block_sel_saved_reg[1]_i_1 
       (.I0(fifo_odd_data_out[1]),
        .I1(fifo_even_data_out[1]),
        .O(D[1]),
        .S(\FETCH_REC_Pc_reg[7] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(fifo_odd_data_in_valid),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\head_reg[1]_0 ,\head_reg[1]_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEBBEFF)) 
    content_reg_bram_0_i_15__15
       (.I0(content_reg_bram_0_i_20__22_n_0),
        .I1(head_reg[1]),
        .I2(tail_reg[1]),
        .I3(\head_reg[0]_0 ),
        .I4(Q),
        .I5(content_reg_bram_0_i_21__20_n_0),
        .O(\head_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_16__22
       (.I0(state_cur[2]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .O(content_reg_bram_0_i_16__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_17__15
       (.I0(head_reg[3]),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .O(content_reg_bram_0_i_17__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_18__6
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_18__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19__7
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .O(content_reg_bram_0_i_19__7_n_0));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    content_reg_bram_0_i_20__22
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(Q),
        .I4(tail_reg[2]),
        .I5(head_reg[4]),
        .O(content_reg_bram_0_i_20__22_n_0));
  LUT6 #(
    .INIT(64'hE7777BBBBDDDDEEE)) 
    content_reg_bram_0_i_21__20
       (.I0(head_reg[2]),
        .I1(head_reg[3]),
        .I2(tail_reg[1]),
        .I3(Q),
        .I4(tail_reg[2]),
        .I5(tail_reg[3]),
        .O(content_reg_bram_0_i_21__20_n_0));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_2__21
       (.I0(content_reg_bram_0_i_16__22_n_0),
        .I1(p_0_in),
        .I2(head_reg[4]),
        .I3(content_reg_bram_0_i_17__15_n_0),
        .I4(\head[4]_i_2__13_n_0 ),
        .I5(content_reg_bram_0_i_18__6_n_0),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_3__21
       (.I0(content_reg_bram_0_i_16__22_n_0),
        .I1(p_0_in),
        .I2(head_reg[3]),
        .I3(content_reg_bram_0_i_19__7_n_0),
        .I4(\head[3]_i_1__20_n_0 ),
        .I5(content_reg_bram_0_i_18__6_n_0),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h0FFFF80002AAA800)) 
    content_reg_bram_0_i_4__21
       (.I0(content_reg_bram_0_i_16__22_n_0),
        .I1(p_0_in),
        .I2(\head_reg[0]_0 ),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .I5(content_reg_bram_0_i_18__6_n_0),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h3666666666666666)) 
    content_reg_bram_0_i_5__7
       (.I0(\head_reg[0]_0 ),
        .I1(head_reg[1]),
        .I2(p_0_in),
        .I3(state_cur[0]),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__7
       (.I0(\head_reg[0]_0 ),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(where_to_read[0]));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_11__6
       (.I0(middle[2]),
        .I1(from_memory[2]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[2]));
  MUXF7 content_reg_i_1__6
       (.I0(fifo_odd_data_out[5]),
        .I1(fifo_even_data_out[5]),
        .O(D[5]),
        .S(\FETCH_REC_Pc_reg[7] ));
  MUXF7 content_reg_i_2__6
       (.I0(fifo_odd_data_out[4]),
        .I1(fifo_even_data_out[4]),
        .O(D[4]),
        .S(\FETCH_REC_Pc_reg[7] ));
  MUXF7 content_reg_i_3__6
       (.I0(fifo_odd_data_out[3]),
        .I1(fifo_even_data_out[3]),
        .O(D[3]),
        .S(\FETCH_REC_Pc_reg[7] ));
  MUXF7 content_reg_i_4__6
       (.I0(fifo_odd_data_out[2]),
        .I1(fifo_even_data_out[2]),
        .O(D[2]),
        .S(\FETCH_REC_Pc_reg[7] ));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_5__6
       (.I0(middle[5]),
        .I1(from_memory[5]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[5]));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_7__6
       (.I0(middle[4]),
        .I1(from_memory[4]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[4]));
  LUT4 #(
    .INIT(16'hAACA)) 
    content_reg_i_9__5
       (.I0(middle[3]),
        .I1(from_memory[3]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__21 
       (.I0(\head_reg[0]_0 ),
        .O(\head[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__20 
       (.I0(\head_reg[0]_0 ),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \head[2]_i_1__20 
       (.I0(\head_reg[0]_0 ),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .O(\head[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \head[3]_i_1__20 
       (.I0(head_reg[1]),
        .I1(\head_reg[0]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[3]),
        .O(\head[3]_i_1__20_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \head[4]_i_1__6 
       (.I0(\FETCH_REC_Pc_reg[7] ),
        .I1(fifo_odd_data_out_not_valid),
        .I2(fifo_cur_char_data_out_ready__0),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \head[4]_i_2__13 
       (.I0(head_reg[2]),
        .I1(\head_reg[0]_0 ),
        .I2(head_reg[1]),
        .I3(head_reg[3]),
        .I4(head_reg[4]),
        .O(\head[4]_i_2__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \head[4]_i_3__7 
       (.I0(\head[4]_i_4__6_n_0 ),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[1]),
        .I4(head_reg[1]),
        .O(fifo_odd_data_out_not_valid));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \head[4]_i_4__6 
       (.I0(Q),
        .I1(\head_reg[0]_0 ),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(head_reg[3]),
        .I5(tail_reg[3]),
        .O(\head[4]_i_4__6_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[0]_i_1__21_n_0 ),
        .Q(\head_reg[0]_0 ),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[1]_i_1__20_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[2]_i_1__20_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[3]_i_1__20_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[4]_i_2__13_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[0]_i_1__21 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[0]),
        .I2(from_memory[0]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[0]));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[1]_i_1__21 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[1]),
        .I2(from_memory[1]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[1]));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[2]_i_1__21 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[2]),
        .I2(from_memory[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[2]));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[3]_i_1__21 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[3]),
        .I2(from_memory[3]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[3]));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[4]_i_1__21 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[4]),
        .I2(from_memory[4]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[4]));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[5]_i_1__21 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[5]),
        .I2(from_memory[5]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[5]));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[6]_i_1__21 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[6]),
        .I2(from_memory[6]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[6]));
  LUT6 #(
    .INIT(64'h00000000A0085D0C)) 
    \middle[7]_i_1__1 
       (.I0(p_0_in),
        .I1(\tail_reg[0]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\tail_reg[0]_1 ),
        .O(middle_0));
  LUT6 #(
    .INIT(64'hF088F0F088888888)) 
    \middle[7]_i_2__13 
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[7]),
        .I2(from_memory[7]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(state_cur[1]),
        .O(middle_next[7]));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(middle_next[7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    min_latency1_carry_i_27__6
       (.I0(tail_reg[3]),
        .I1(\state_cur[2]_i_5__22_n_0 ),
        .I2(head_reg[3]),
        .I3(head_reg[4]),
        .I4(tail_reg[4]),
        .O(fifo_odd_data_count[3]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    min_latency1_carry_i_28__6
       (.I0(\head_reg[0]_0 ),
        .I1(Q),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(fifo_odd_data_count[0]));
  LUT6 #(
    .INIT(64'h5D04A2FBA2FB5D04)) 
    min_latency1_carry_i_31__6
       (.I0(tail_reg[1]),
        .I1(\head_reg[0]_0 ),
        .I2(Q),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .I5(tail_reg[2]),
        .O(fifo_odd_data_count[1]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_32__6
       (.I0(\state_cur[2]_i_5__22_n_0 ),
        .I1(head_reg[3]),
        .I2(tail_reg[3]),
        .O(fifo_odd_data_count[2]));
  LUT6 #(
    .INIT(64'hFAA0FAFA20207A2A)) 
    \state_cur[0]_i_1__22 
       (.I0(state_cur[2]),
        .I1(state_next20_in),
        .I2(state_cur[1]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \state_cur[1]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hA0FFFF0C00FCFF0C)) 
    \state_cur[2]_i_1__22 
       (.I0(state_next20_in),
        .I1(\tail_reg[0]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(p_0_in),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h99FFF9FD)) 
    \state_cur[2]_i_2__8 
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(\tail_reg[0]_0 ),
        .I3(p_0_in),
        .I4(state_cur[0]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \state_cur[2]_i_3__21 
       (.I0(\state_cur[2]_i_4__21_n_0 ),
        .I1(tail_reg[4]),
        .I2(head_reg[4]),
        .I3(head_reg[3]),
        .I4(\state_cur[2]_i_5__22_n_0 ),
        .I5(tail_reg[3]),
        .O(state_next20_in));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__21 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(Q),
        .I5(\head_reg[0]_0 ),
        .O(\state_cur[2]_i_4__21_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF757751551011)) 
    \state_cur[2]_i_5__22 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(Q),
        .I3(\head_reg[0]_0 ),
        .I4(tail_reg[1]),
        .I5(tail_reg[2]),
        .O(\state_cur[2]_i_5__22_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hAACA)) 
    \tag_saved[0]_i_2__0 
       (.I0(middle[6]),
        .I1(from_memory[6]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[6]));
  LUT4 #(
    .INIT(16'hAACA)) 
    \tag_saved[1]_i_2__0 
       (.I0(middle[7]),
        .I1(from_memory[7]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .O(fifo_odd_data_out[7]));
  MUXF7 \tag_saved_reg[0]_i_1 
       (.I0(fifo_odd_data_out[6]),
        .I1(fifo_even_data_out[6]),
        .O(D[6]),
        .S(\FETCH_REC_Pc_reg[7] ));
  MUXF7 \tag_saved_reg[1]_i_1 
       (.I0(fifo_odd_data_out[7]),
        .I1(fifo_even_data_out[7]),
        .O(D[7]),
        .S(\FETCH_REC_Pc_reg[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__21 
       (.I0(Q),
        .O(\tail[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__21 
       (.I0(Q),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tail[2]_i_1__14 
       (.I0(Q),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .O(\tail[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__7 
       (.I0(tail_reg[1]),
        .I1(Q),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .O(\tail[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tail[4]_i_2__0 
       (.I0(tail_reg[2]),
        .I1(Q),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .I4(tail_reg[4]),
        .O(\tail[4]_i_2__0_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[0]_i_1__21_n_0 ),
        .Q(Q),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[1]_i_1__21_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[2]_i_1__14_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[3]_i_1__7_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[4]_i_2__0_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_70
   (content_reg_bram_0_0,
    \head_reg[0]_0 ,
    min_latency1_carry,
    \head_reg[0]_1 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_2 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2]_0 ,
    \switch2channel\.valid ,
    p_0_in,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg,
    \tail_reg[3]_0 ,
    s00_axi_aclk,
    E,
    content_reg_bram_0_1,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_72_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    in_ready_packed,
    content_reg_bram_0_7,
    \FETCH_REC_Pc_reg[0]_0 ,
    \FETCH_REC_Pc_reg[1] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[6]_0 ,
    \FETCH_REC_Pc_reg[7]_0 ,
    \FETCH_REC_Pc_reg[4] ,
    \FETCH_REC_Pc_reg[2] ,
    \FETCH_REC_Pc_reg[3] ,
    \FETCH_REC_Pc_reg[5] ,
    min_latency1_carry_i_7__1,
    min_latency1_carry_i_7__1_0,
    Q,
    cur_is_even_character,
    \cur_state[0]_i_10 ,
    \cur_state[0]_i_10_0 ,
    min_latency1_carry_i_9__2_0,
    \head_reg[6] ,
    \head_reg[6]_0 ,
    \head_reg[6]_1 ,
    min_latency1_carry_i_8__1_0,
    min_latency1_carry_i_8__1_1,
    \middle_reg[7]_0 );
  output [7:0]content_reg_bram_0_0;
  output \head_reg[0]_0 ;
  output min_latency1_carry;
  output \head_reg[0]_1 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_2 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2]_0 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg;
  output \tail_reg[3]_0 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_72_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input [0:0]in_ready_packed;
  input content_reg_bram_0_7;
  input \FETCH_REC_Pc_reg[0]_0 ;
  input \FETCH_REC_Pc_reg[1] ;
  input \FETCH_REC_Pc_reg[6] ;
  input [3:0]\FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[6]_0 ;
  input \FETCH_REC_Pc_reg[7]_0 ;
  input \FETCH_REC_Pc_reg[4] ;
  input \FETCH_REC_Pc_reg[2] ;
  input \FETCH_REC_Pc_reg[3] ;
  input \FETCH_REC_Pc_reg[5] ;
  input min_latency1_carry_i_7__1;
  input min_latency1_carry_i_7__1_0;
  input [2:0]Q;
  input cur_is_even_character;
  input \cur_state[0]_i_10 ;
  input \cur_state[0]_i_10_0 ;
  input min_latency1_carry_i_9__2_0;
  input \head_reg[6] ;
  input \head_reg[6]_0 ;
  input \head_reg[6]_1 ;
  input min_latency1_carry_i_8__1_0;
  input min_latency1_carry_i_8__1_1;
  input [7:0]\middle_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[0]_0 ;
  wire \FETCH_REC_Pc_reg[1] ;
  wire \FETCH_REC_Pc_reg[2] ;
  wire \FETCH_REC_Pc_reg[3] ;
  wire \FETCH_REC_Pc_reg[4] ;
  wire \FETCH_REC_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire \FETCH_REC_Pc_reg[6]_0 ;
  wire [3:0]\FETCH_REC_Pc_reg[7] ;
  wire \FETCH_REC_Pc_reg[7]_0 ;
  wire FETCH_REC_has_to_save_i_6__1_n_0;
  wire FETCH_REC_has_to_save_i_7_n_0;
  wire [2:0]Q;
  wire [1:0]S;
  wire \channel_old_latency[6]_i_2__0_n_0 ;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_i_17__18_n_0;
  wire content_reg_bram_0_i_19__1_n_0;
  wire content_reg_bram_0_i_30__4_n_0;
  wire content_reg_bram_0_i_31__4_n_0;
  wire content_reg_bram_0_i_5__14_n_0;
  wire content_reg_bram_0_i_6__14_n_0;
  wire content_reg_i_12__2_n_0;
  wire content_reg_i_8__2_n_0;
  wire content_reg_i_9__0_n_0;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[0]_i_10 ;
  wire \cur_state[0]_i_10_0 ;
  wire \cur_state_reg[1] ;
  wire fifo_even_data_in_ready;
  wire \head[0]_i_1__7_n_0 ;
  wire \head[1]_i_1__7_n_0 ;
  wire \head[2]_i_1__7_n_0 ;
  wire \head[3]_i_1__7_n_0 ;
  wire \head[4]_i_2__4_n_0 ;
  wire \head[4]_i_4__1_n_0 ;
  wire \head[6]_i_7__0_n_0 ;
  wire \head[6]_i_8__0_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire \head_reg[6]_1 ;
  wire [0:0]in_ready_packed;
  wire middle;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire min_latency1_carry_i_10__1_n_0;
  wire min_latency1_carry_i_11__1_n_0;
  wire min_latency1_carry_i_14__1_n_0;
  wire min_latency1_carry_i_24__1_n_0;
  wire min_latency1_carry_i_25__1_n_0;
  wire min_latency1_carry_i_31__1_n_0;
  wire min_latency1_carry_i_7__1;
  wire min_latency1_carry_i_7__1_0;
  wire min_latency1_carry_i_8__1_0;
  wire min_latency1_carry_i_8__1_1;
  wire min_latency1_carry_i_9__2_0;
  wire min_latency1_carry_i_9__2_n_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_72_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__7_n_0 ;
  wire \state_cur[2]_i_3__5_n_0 ;
  wire \state_cur[2]_i_4__5_n_0 ;
  wire \state_cur[2]_i_5__7_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [4:0]state_next4;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tag_saved[0]_i_2__3_n_0 ;
  wire \tag_saved[1]_i_2__3_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[3]_0 ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    EXE2_Instr_valid_i_3__1
       (.I0(\head_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(\switch2channel\.ready ),
        .I3(content_reg_bram_0_6),
        .I4(in_ready_packed),
        .O(\tail_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0200020002FF0200)) 
    FETCH_REC_has_to_save_i_4__1
       (.I0(FETCH_REC_has_to_save_i_6__1_n_0),
        .I1(\head[4]_i_4__1_n_0 ),
        .I2(FETCH_REC_has_to_save_i_7_n_0),
        .I3(cur_is_even_character),
        .I4(\cur_state[0]_i_10 ),
        .I5(\cur_state[0]_i_10_0 ),
        .O(cur_is_even_character_reg));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h9)) 
    FETCH_REC_has_to_save_i_6__1
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .O(FETCH_REC_has_to_save_i_6__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    FETCH_REC_has_to_save_i_7
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .O(FETCH_REC_has_to_save_i_7_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[0]_i_1__1 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[0] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[0]),
        .I5(\FETCH_REC_Pc_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[1]_i_1__1 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[1] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[1]),
        .I5(\FETCH_REC_Pc_reg[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \channel_old_latency[0]_i_1__1 
       (.I0(\channel_old_latency[6]_i_2__0_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(\head_reg[0]_2 ),
        .I3(\channel_old_latency_reg[1] ),
        .I4(p_72_out[0]),
        .O(\channel_old_latency_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h4F0FF0F0)) 
    \channel_old_latency[1]_i_1__2 
       (.I0(\channel_old_latency[6]_i_2__0_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_72_out[0]),
        .I3(\channel_old_latency_reg[1] ),
        .I4(\head_reg[0]_2 ),
        .O(\channel_old_latency_reg[0] [1]));
  LUT6 #(
    .INIT(64'h4FFFF4440FFFF000)) 
    \channel_old_latency[2]_i_1__1 
       (.I0(\channel_old_latency[6]_i_2__0_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_72_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(cur_is_even_character_reg_rep__1_0),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \channel_old_latency[3]_i_2__0 
       (.I0(min_latency1_carry_i_14__1_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(CO),
        .I4(\channel_old_latency_reg[2] ),
        .O(cur_is_even_character_reg_rep__1_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFF08F708)) 
    \channel_old_latency[4]_i_1__0 
       (.I0(p_72_out[0]),
        .I1(\head_reg[0]_2 ),
        .I2(\channel_old_latency[6]_i_2__0_n_0 ),
        .I3(cur_is_even_character_reg_rep__1),
        .I4(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF4000)) 
    \channel_old_latency[5]_i_1__0 
       (.I0(\channel_old_latency[6]_i_2__0_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_72_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_72_out[2]),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \channel_old_latency[6]_i_1__0 
       (.I0(\channel_old_latency[6]_i_2__0_n_0 ),
        .I1(cur_is_even_character_reg_rep__1),
        .I2(p_72_out[0]),
        .I3(\head_reg[0]_2 ),
        .I4(p_72_out[2]),
        .I5(p_72_out[3]),
        .O(\channel_old_latency_reg[0] [5]));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_old_latency[6]_i_2__0 
       (.I0(cur_is_even_character_reg_rep__1_0),
        .I1(p_72_out[1]),
        .O(\channel_old_latency[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0F20000FFFF)) 
    \channel_old_latency[6]_i_3__2 
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__2_n_0),
        .I2(min_latency1_carry_i_10__1_n_0),
        .I3(min_latency1_carry_i_11__1_n_0),
        .I4(\channel_old_latency_reg[1]_0 ),
        .I5(CO),
        .O(cur_is_even_character_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \channel_old_latency[6]_i_5__1 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_rep__1_1),
        .I2(CO),
        .I3(\channel_old_latency_reg[1]_1 ),
        .O(\head_reg[0]_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__14_n_0,content_reg_bram_0_i_6__14_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_even_data_in_ready,fifo_even_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__4
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_30__4_n_0),
        .I4(tail_reg[3]),
        .I5(content_reg_bram_0_i_31__4_n_0),
        .O(fifo_even_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_17__18
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .O(content_reg_bram_0_i_17__18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19__1
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .O(content_reg_bram_0_i_19__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    content_reg_bram_0_i_1__5
       (.I0(content_reg_bram_0_2),
        .I1(\head_reg[2]_0 ),
        .I2(content_reg_bram_0_3),
        .O(\switch2channel\.valid ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__6
       (.I0(content_reg_bram_0_i_17__18_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_30__4
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_30__4_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_31__4
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_31__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    content_reg_bram_0_i_32__3
       (.I0(content_reg_bram_0_3),
        .I1(\head_reg[2]_0 ),
        .I2(content_reg_bram_0_2),
        .I3(\head_reg[0]_1 ),
        .O(\EXE1_Instr_reg[9] ));
  LUT3 #(
    .INIT(8'hBA)) 
    content_reg_bram_0_i_32__4
       (.I0(\tail_reg[5]_0 ),
        .I1(content_reg_bram_0_5),
        .I2(\EXE1_Instr_reg[9]_0 ),
        .O(\EXE1_Instr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    content_reg_bram_0_i_38__1
       (.I0(in_ready_packed),
        .I1(\head_reg[0]_1 ),
        .I2(\head_reg[2]_0 ),
        .I3(\switch2channel\.ready ),
        .O(\EXE1_Instr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    content_reg_bram_0_i_3__6
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(content_reg_bram_0_i_17__18_n_0),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h00FFFF007F80FF00)) 
    content_reg_bram_0_i_4__5
       (.I0(content_reg_bram_0_4),
        .I1(content_reg_bram_0_i_19__1_n_0),
        .I2(state_cur[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .I5(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_5__14
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(p_0_in_0),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__14
       (.I0(head_reg[0]),
        .I1(p_0_in_0),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_12__2
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[2] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_12__2_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_1__1
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[5] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[5]),
        .I5(\FETCH_REC_Pc_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_2__1
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[4] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(content_reg_bram_0_0[4]),
        .I5(\FETCH_REC_Pc_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_3__1
       (.I0(content_reg_i_8__2_n_0),
        .I1(content_reg_bram_0_0[3]),
        .I2(content_reg_i_9__0_n_0),
        .I3(\FETCH_REC_Pc_reg[3] ),
        .I4(\FETCH_REC_Pc_reg[7] [1]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_4__1
       (.I0(content_reg_i_12__2_n_0),
        .I1(content_reg_bram_0_0[2]),
        .I2(content_reg_i_9__0_n_0),
        .I3(\FETCH_REC_Pc_reg[2] ),
        .I4(\FETCH_REC_Pc_reg[7] [0]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_8__2
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[3] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_9__0
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_120 
       (.I0(\head_reg[0]_1 ),
        .I1(CO),
        .O(min_latency1_carry));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__7 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__7 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__7 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__7 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__4 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \head[4]_i_3__1 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\head[4]_i_4__1_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \head[4]_i_4__1 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\head[4]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \head[6]_i_1__0 
       (.I0(\switch2channel\.ready ),
        .I1(\head_reg[2]_0 ),
        .I2(\head_reg[0]_1 ),
        .I3(content_reg_bram_0_2),
        .O(\tail_reg[5] ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDF333)) 
    \head[6]_i_3__1 
       (.I0(content_reg_bram_0_2),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_1 ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_7),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \head[6]_i_4__0 
       (.I0(content_reg_bram_0_i_31__4_n_0),
        .I1(\head[6]_i_7__0_n_0 ),
        .I2(\head[6]_i_8__0_n_0 ),
        .I3(\head_reg[6] ),
        .I4(\head_reg[6]_0 ),
        .I5(\head_reg[6]_1 ),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_7__0 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head[6]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \head[6]_i_8__0 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\head[6]_i_8__0_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[0]_i_1__7_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[1]_i_1__7_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[2]_i_1__7_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[3]_i_1__7_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[4]_i_2__4_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0A010101000F0001)) 
    \middle[7]_i_1__14 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_0 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in_0),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[7]_i_3__4 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(p_0_in_0),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10__1
       (.I0(min_latency1_carry_i_25__1_n_0),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_8__1_0),
        .O(min_latency1_carry_i_10__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_11__1
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__7_n_0 ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .I4(min_latency1_carry_i_8__1_1),
        .O(min_latency1_carry_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_14__1
       (.I0(min_latency1_carry_i_31__1_n_0),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_9__2_0),
        .O(min_latency1_carry_i_14__1_n_0));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    min_latency1_carry_i_15__1
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .I5(min_latency1_carry_i_7__1_0),
        .O(\head_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    min_latency1_carry_i_16__2
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__2_n_0),
        .I2(min_latency1_carry_i_11__1_n_0),
        .O(cur_is_even_character_reg_rep__1_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0F0D)) 
    min_latency1_carry_i_1__1
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__2_n_0),
        .I2(min_latency1_carry_i_10__1_n_0),
        .I3(min_latency1_carry_i_11__1_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_24__1
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(min_latency1_carry_i_24__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_25__1
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__7_n_0 ),
        .O(min_latency1_carry_i_25__1_n_0));
  LUT6 #(
    .INIT(64'hFF000000FF656500)) 
    min_latency1_carry_i_2__1
       (.I0(min_latency1_carry_i_14__1_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_rep__1_1),
        .I3(cur_is_even_character_reg_rep__1_2),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[2] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_31__1
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(min_latency1_carry_i_31__1_n_0));
  LUT6 #(
    .INIT(64'h00000F0D0000F0F2)) 
    min_latency1_carry_i_5__1
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry_i_9__2_n_0),
        .I2(min_latency1_carry_i_10__1_n_0),
        .I3(min_latency1_carry_i_11__1_n_0),
        .I4(min_latency1_carry_1),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0660060660066060)) 
    min_latency1_carry_i_6__1
       (.I0(cur_is_even_character_reg_rep__1_2),
        .I1(min_latency1_carry_0),
        .I2(min_latency1_carry_i_14__1_n_0),
        .I3(\head_reg[0]_0 ),
        .I4(cur_is_even_character_reg_rep__1_1),
        .I5(\channel_old_latency_reg[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    min_latency1_carry_i_8__1
       (.I0(min_latency1_carry_i_7__1),
        .I1(\FETCH_REC_Pc_reg[0] ),
        .I2(min_latency1_carry_i_24__1_n_0),
        .I3(min_latency1_carry_i_11__1_n_0),
        .I4(min_latency1_carry_i_9__2_n_0),
        .I5(min_latency1_carry_i_10__1_n_0),
        .O(cur_is_even_character_reg_rep__1_1));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    min_latency1_carry_i_9__2
       (.I0(\head_reg[0]_0 ),
        .I1(min_latency1_carry_i_14__1_n_0),
        .O(min_latency1_carry_i_9__2_n_0));
  LUT4 #(
    .INIT(16'hFBEF)) 
    \old_grant[2]_i_7 
       (.I0(cur_is_even_character_reg),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF0F2B2B3B3B0000)) 
    \state_cur[0]_i_1__7 
       (.I0(state_cur[0]),
        .I1(p_0_in_0),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__5_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__6 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h33F33131CCCCDDDD)) 
    \state_cur[2]_i_1__7 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(content_reg_bram_0_4),
        .I3(\state_cur[2]_i_3__5_n_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(\state_cur[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hF1FB1FFF)) 
    \state_cur[2]_i_2__13 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__5 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__5_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__7_n_0 ),
        .O(\state_cur[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__5 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__7 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__7_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__7_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__7_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__7_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[0]_i_1__1 
       (.I0(\tag_saved[0]_i_2__3_n_0 ),
        .I1(content_reg_bram_0_0[6]),
        .I2(content_reg_i_9__0_n_0),
        .I3(\FETCH_REC_Pc_reg[6] ),
        .I4(\FETCH_REC_Pc_reg[7] [2]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[0]_i_2__3 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[6] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(\tag_saved[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[1]_i_1__1 
       (.I0(\tag_saved[1]_i_2__3_n_0 ),
        .I1(content_reg_bram_0_0[7]),
        .I2(content_reg_i_9__0_n_0),
        .I3(\FETCH_REC_Pc_reg[7]_0 ),
        .I4(\FETCH_REC_Pc_reg[7] [3]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[1]_i_2__3 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[7] ),
        .I3(\FETCH_REC_Pc_reg[0] ),
        .O(\tag_saved[1]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__5 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__6 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__4 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__1 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__4 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(state_next4[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \tail[6]_i_1__1 
       (.I0(\switch2channel\.ready ),
        .I1(content_reg_bram_0_2),
        .I2(\head_reg[2]_0 ),
        .I3(content_reg_bram_0_3),
        .O(p_0_in));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_71
   (content_reg_bram_0_0,
    \tail_reg[0]_0 ,
    \head_reg[0]_0 ,
    \state_cur_reg[1]_0 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    content_reg_bram_0_3,
    cur_is_even_character_reg_rep__1_1,
    cur_is_even_character_reg_rep__1_2,
    content_reg_bram_0_4,
    \state_cur_reg[1]_1 ,
    \head_reg[4]_0 ,
    \tail_reg[3]_0 ,
    \head_reg[4]_1 ,
    \head_reg[0]_1 ,
    \head_reg[4]_2 ,
    \head_reg[2]_0 ,
    \head_reg[0]_2 ,
    \head_reg[2]_1 ,
    s00_axi_aclk,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    \state_cur_reg[2]_0 ,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \FETCH_REC_Pc_reg[0] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_3 );
  output [7:0]content_reg_bram_0_0;
  output \tail_reg[0]_0 ;
  output \head_reg[0]_0 ;
  output \state_cur_reg[1]_0 ;
  output content_reg_bram_0_1;
  output content_reg_bram_0_2;
  output cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output content_reg_bram_0_3;
  output cur_is_even_character_reg_rep__1_1;
  output cur_is_even_character_reg_rep__1_2;
  output content_reg_bram_0_4;
  output \state_cur_reg[1]_1 ;
  output \head_reg[4]_0 ;
  output \tail_reg[3]_0 ;
  output \head_reg[4]_1 ;
  output \head_reg[0]_1 ;
  output \head_reg[4]_2 ;
  output \head_reg[2]_0 ;
  output \head_reg[0]_2 ;
  output \head_reg[2]_1 ;
  input s00_axi_aclk;
  input [0:0]content_reg_bram_0_5;
  input [7:0]content_reg_bram_0_6;
  input \state_cur_reg[2]_0 ;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input \FETCH_REC_Pc_reg[0] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_3 ;

  wire \FETCH_REC_Pc_reg[0] ;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]content_reg_bram_0_5;
  wire [7:0]content_reg_bram_0_6;
  wire content_reg_bram_0_i_17__4_n_0;
  wire content_reg_bram_0_i_19__13_n_0;
  wire content_reg_bram_0_i_20__6_n_0;
  wire content_reg_bram_0_i_5__13_n_0;
  wire content_reg_bram_0_i_6__13_n_0;
  wire cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire fifo_odd_data_in_ready;
  wire \head[0]_i_1__6_n_0 ;
  wire \head[1]_i_1__6_n_0 ;
  wire \head[2]_i_1__6_n_0 ;
  wire \head[3]_i_1__6_n_0 ;
  wire \head[4]_i_2__3_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [0:0]\head_reg[0]_3 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[4]_0 ;
  wire \head_reg[4]_1 ;
  wire \head_reg[4]_2 ;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]\middle_reg[7]_0 ;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_3__6_n_0 ;
  wire \state_cur[2]_i_4__6_n_0 ;
  wire \state_cur[2]_i_5__6_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire \state_cur_reg[2]_0 ;
  wire [2:0]state_next;
  wire \tail[0]_i_1__6_n_0 ;
  wire \tail[1]_i_1__5_n_0 ;
  wire \tail[2]_i_1__3_n_0 ;
  wire \tail[3]_i_1__13_n_0 ;
  wire \tail[4]_i_1__3_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    FETCH_REC_has_to_save_i_8
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    FETCH_REC_has_to_save_i_9
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[0]_i_2__1 
       (.I0(content_reg_bram_0_0[0]),
        .I1(middle[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_1));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[1]_i_2__1 
       (.I0(content_reg_bram_0_0[1]),
        .I1(middle[1]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__13_n_0,content_reg_bram_0_i_6__13_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_6}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(content_reg_bram_0_5),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_odd_data_in_ready,fifo_odd_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__18
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_20__6_n_0),
        .I4(tail_reg[3]),
        .I5(\head_reg[0]_0 ),
        .O(fifo_odd_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    content_reg_bram_0_i_17__4
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(\state_cur_reg[2]_0 ),
        .O(content_reg_bram_0_i_17__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__13
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_19__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__6
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_20__6_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_21__5
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__5
       (.I0(content_reg_bram_0_i_17__4_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h0FB4F0F0F0F0F0F0)) 
    content_reg_bram_0_i_3__5
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__13_n_0),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_4__6
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__13_n_0),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    content_reg_bram_0_i_5__13
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\state_cur_reg[2]_0 ),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    content_reg_bram_0_i_6__13
       (.I0(head_reg[0]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_10__1
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[3]),
        .O(cur_is_even_character_reg_rep__1_2));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_11__1
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(\state_cur_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_13__0
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[2]),
        .O(cur_is_even_character_reg_rep__1_1));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_6__1
       (.I0(content_reg_bram_0_0[5]),
        .I1(middle[5]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_4));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_7__1
       (.I0(content_reg_bram_0_0[4]),
        .I1(middle[4]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\FETCH_REC_Pc_reg[0] ),
        .O(content_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__6 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__6 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__6 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__6 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__3 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \head[6]_i_10__0 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_9__0 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head_reg[4]_2 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[0]_i_1__6_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[1]_i_1__6_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[2]_i_1__6_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[3]_i_1__6_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[4]_i_2__3_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000F00010A010101)) 
    \middle[7]_i_1__13 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_1 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\state_cur_reg[2]_0 ),
        .O(middle_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \middle[7]_i_3__3 
       (.I0(state_cur[1]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[0]),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_23__1
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_26__0
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__6_n_0 ),
        .O(\head_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_27__1
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__6_n_0 ),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_32__1
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    min_latency1_carry_i_33__1
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(\head_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF0F8E8EAEAE0000)) 
    \state_cur[0]_i_1__6 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__6_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__5 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h333F1133CCCCDDDD)) 
    \state_cur[2]_i_1__6 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(\state_cur[2]_i_3__6_n_0 ),
        .I3(\state_cur_reg[2]_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFF8BABFF)) 
    \state_cur[2]_i_2__14 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__6 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__6_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__6_n_0 ),
        .O(\state_cur[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__6 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__6 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__6_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[0]_i_3__1 
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[6]),
        .O(cur_is_even_character_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[1]_i_3__1 
       (.I0(\FETCH_REC_Pc_reg[0] ),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[7]),
        .O(cur_is_even_character_reg_rep__1_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__6 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__5 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__3 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__13 
       (.I0(tail_reg[3]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[2]),
        .O(\tail[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__3 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(\tail[4]_i_1__3_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[0]_i_1__6_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[1]_i_1__5_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[2]_i_1__3_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[3]_i_1__13_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[4]_i_1__3_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_83
   (DOUTBDOUT,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    DI,
    cur_is_even_character_reg_2,
    S,
    \tail_reg[5] ,
    \head_reg[2]_0 ,
    \head_reg[0]_2 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_1 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1]_0 ,
    D,
    \tail_reg[3]_0 ,
    s00_axi_aclk,
    E,
    DINADIN,
    p_0_in_0,
    cur_is_even_character,
    p_86_out,
    \channel_old_latency_reg[1] ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_0,
    \tail_reg[0]_1 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    in_ready_packed,
    \FETCH_REC_Pc_reg[0] ,
    \FETCH_REC_Pc_reg[1] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[6]_0 ,
    \FETCH_REC_Pc_reg[7]_0 ,
    \FETCH_REC_Pc_reg[4] ,
    \FETCH_REC_Pc_reg[2] ,
    \FETCH_REC_Pc_reg[3] ,
    \FETCH_REC_Pc_reg[5] ,
    min_latency1_carry_i_7__0,
    min_latency1_carry_i_7__0_0,
    min_latency1_carry_i_9__1_0,
    \head_reg[6] ,
    \head_reg[6]_0 ,
    \head_reg[6]_1 ,
    min_latency1_carry_i_8__0_0,
    min_latency1_carry_i_8__0_1,
    \middle_reg[7]_0 );
  output [7:0]DOUTBDOUT;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg;
  output [0:0]cur_is_even_character_reg_0;
  output cur_is_even_character_reg_1;
  output [1:0]DI;
  output cur_is_even_character_reg_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2]_0 ;
  output \head_reg[0]_2 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_1 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \tail_reg[3]_0 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]p_0_in_0;
  input cur_is_even_character;
  input [3:0]p_86_out;
  input \channel_old_latency_reg[1] ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_0;
  input \tail_reg[0]_1 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input [0:0]in_ready_packed;
  input \FETCH_REC_Pc_reg[0] ;
  input \FETCH_REC_Pc_reg[1] ;
  input \FETCH_REC_Pc_reg[6] ;
  input [3:0]\FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[6]_0 ;
  input \FETCH_REC_Pc_reg[7]_0 ;
  input \FETCH_REC_Pc_reg[4] ;
  input \FETCH_REC_Pc_reg[2] ;
  input \FETCH_REC_Pc_reg[3] ;
  input \FETCH_REC_Pc_reg[5] ;
  input min_latency1_carry_i_7__0;
  input min_latency1_carry_i_7__0_0;
  input min_latency1_carry_i_9__1_0;
  input \head_reg[6] ;
  input \head_reg[6]_0 ;
  input \head_reg[6]_1 ;
  input min_latency1_carry_i_8__0_0;
  input min_latency1_carry_i_8__0_1;
  input [7:0]\middle_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[1] ;
  wire \FETCH_REC_Pc_reg[2] ;
  wire \FETCH_REC_Pc_reg[3] ;
  wire \FETCH_REC_Pc_reg[4] ;
  wire \FETCH_REC_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire \FETCH_REC_Pc_reg[6]_0 ;
  wire [3:0]\FETCH_REC_Pc_reg[7] ;
  wire \FETCH_REC_Pc_reg[7]_0 ;
  wire [1:0]S;
  wire \channel_old_latency[6]_i_2_n_0 ;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_i_17__17_n_0;
  wire content_reg_bram_0_i_19__0_n_0;
  wire content_reg_bram_0_i_30__2_n_0;
  wire content_reg_bram_0_i_31__2_n_0;
  wire content_reg_bram_0_i_5__12_n_0;
  wire content_reg_bram_0_i_6__12_n_0;
  wire content_reg_i_12__1_n_0;
  wire content_reg_i_8__1_n_0;
  wire content_reg_i_9_n_0;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire [0:0]cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire fifo_even_data_in_ready;
  wire \head[0]_i_1__4_n_0 ;
  wire \head[1]_i_1__4_n_0 ;
  wire \head[2]_i_1__4_n_0 ;
  wire \head[3]_i_1__4_n_0 ;
  wire \head[4]_i_2__2_n_0 ;
  wire \head[4]_i_4__0_n_0 ;
  wire \head[6]_i_7_n_0 ;
  wire \head[6]_i_8_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[2]_1 ;
  wire \head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire \head_reg[6]_1 ;
  wire [0:0]in_ready_packed;
  wire middle;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_10__0_n_0;
  wire min_latency1_carry_i_11__0_n_0;
  wire min_latency1_carry_i_14__0_n_0;
  wire min_latency1_carry_i_24__0_n_0;
  wire min_latency1_carry_i_25__0_n_0;
  wire min_latency1_carry_i_31__0_n_0;
  wire min_latency1_carry_i_7__0;
  wire min_latency1_carry_i_7__0_0;
  wire min_latency1_carry_i_8__0_0;
  wire min_latency1_carry_i_8__0_1;
  wire min_latency1_carry_i_9__1_0;
  wire min_latency1_carry_i_9__1_n_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_86_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__4_n_0 ;
  wire \state_cur[2]_i_3__2_n_0 ;
  wire \state_cur[2]_i_4__2_n_0 ;
  wire \state_cur[2]_i_5__4_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [4:0]state_next4;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tag_saved[0]_i_2__2_n_0 ;
  wire \tag_saved[1]_i_2__2_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    EXE2_Instr_valid_i_3__0
       (.I0(\head_reg[0]_2 ),
        .I1(\head_reg[2]_0 ),
        .I2(\switch2channel\.ready ),
        .I3(content_reg_bram_0_1),
        .I4(in_ready_packed),
        .O(\tail_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[0]_i_1__0 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[0] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[0]),
        .I5(\FETCH_REC_Pc_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[1]_i_1__0 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[1] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[1]),
        .I5(\FETCH_REC_Pc_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \channel_old_latency[0]_i_1__0 
       (.I0(\channel_old_latency[6]_i_2_n_0 ),
        .I1(cur_is_even_character_reg),
        .I2(\head_reg[0]_1 ),
        .I3(\channel_old_latency_reg[1] ),
        .I4(p_86_out[0]),
        .O(\channel_old_latency_reg[0] [0]));
  LUT5 #(
    .INIT(32'h4F0FF0F0)) 
    \channel_old_latency[1]_i_1__1 
       (.I0(\channel_old_latency[6]_i_2_n_0 ),
        .I1(cur_is_even_character_reg),
        .I2(p_86_out[0]),
        .I3(\channel_old_latency_reg[1] ),
        .I4(\head_reg[0]_1 ),
        .O(\channel_old_latency_reg[0] [1]));
  LUT6 #(
    .INIT(64'h4FFFF4440FFFF000)) 
    \channel_old_latency[2]_i_1__0 
       (.I0(\channel_old_latency[6]_i_2_n_0 ),
        .I1(cur_is_even_character_reg),
        .I2(p_86_out[0]),
        .I3(\head_reg[0]_1 ),
        .I4(cur_is_even_character_reg_0),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \channel_old_latency[3]_i_2 
       (.I0(min_latency1_carry_i_14__0_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_1),
        .I3(CO),
        .I4(\channel_old_latency_reg[2] ),
        .O(cur_is_even_character_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFF08F708)) 
    \channel_old_latency[4]_i_1 
       (.I0(p_86_out[0]),
        .I1(\head_reg[0]_1 ),
        .I2(\channel_old_latency[6]_i_2_n_0 ),
        .I3(cur_is_even_character_reg),
        .I4(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFF4000)) 
    \channel_old_latency[5]_i_1 
       (.I0(\channel_old_latency[6]_i_2_n_0 ),
        .I1(cur_is_even_character_reg),
        .I2(p_86_out[0]),
        .I3(\head_reg[0]_1 ),
        .I4(p_86_out[2]),
        .I5(\channel_old_latency_reg[1] ),
        .O(\channel_old_latency_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \channel_old_latency[6]_i_1 
       (.I0(\channel_old_latency[6]_i_2_n_0 ),
        .I1(cur_is_even_character_reg),
        .I2(p_86_out[0]),
        .I3(\head_reg[0]_1 ),
        .I4(p_86_out[2]),
        .I5(p_86_out[3]),
        .O(\channel_old_latency_reg[0] [5]));
  LUT2 #(
    .INIT(4'h7)) 
    \channel_old_latency[6]_i_2 
       (.I0(cur_is_even_character_reg_0),
        .I1(p_86_out[1]),
        .O(\channel_old_latency[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0F20000FFFF)) 
    \channel_old_latency[6]_i_3__1 
       (.I0(cur_is_even_character_reg_1),
        .I1(min_latency1_carry_i_9__1_n_0),
        .I2(min_latency1_carry_i_10__0_n_0),
        .I3(min_latency1_carry_i_11__0_n_0),
        .I4(\channel_old_latency_reg[1]_0 ),
        .I5(CO),
        .O(cur_is_even_character_reg));
  LUT4 #(
    .INIT(16'h9F90)) 
    \channel_old_latency[6]_i_5__0 
       (.I0(\head_reg[0]_0 ),
        .I1(cur_is_even_character_reg_1),
        .I2(CO),
        .I3(\channel_old_latency_reg[1]_1 ),
        .O(\head_reg[0]_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__12_n_0,content_reg_bram_0_i_6__12_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_even_data_in_ready,fifo_even_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__2
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_30__2_n_0),
        .I4(tail_reg[3]),
        .I5(content_reg_bram_0_i_31__2_n_0),
        .O(fifo_even_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_17__17
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .O(content_reg_bram_0_i_17__17_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19__0
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .O(content_reg_bram_0_i_19__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    content_reg_bram_0_i_1__2
       (.I0(content_reg_bram_0_0),
        .I1(\head_reg[2]_0 ),
        .I2(\tail_reg[0]_1 ),
        .O(\switch2channel\.valid ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__3
       (.I0(content_reg_bram_0_i_17__17_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_30__2
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_30__2_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_31__2
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_31__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    content_reg_bram_0_i_32__1
       (.I0(\tail_reg[0]_1 ),
        .I1(\head_reg[2]_0 ),
        .I2(content_reg_bram_0_0),
        .I3(\head_reg[0]_2 ),
        .O(\EXE1_Instr_reg[9] ));
  LUT3 #(
    .INIT(8'hBA)) 
    content_reg_bram_0_i_32__2
       (.I0(\tail_reg[5]_0 ),
        .I1(content_reg_bram_0_4),
        .I2(\EXE1_Instr_reg[9]_0 ),
        .O(\EXE1_Instr_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    content_reg_bram_0_i_38__0
       (.I0(in_ready_packed),
        .I1(\head_reg[0]_2 ),
        .I2(\head_reg[2]_0 ),
        .I3(\switch2channel\.ready ),
        .O(\EXE1_Instr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    content_reg_bram_0_i_3__3
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(content_reg_bram_0_i_17__17_n_0),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h00FFFF007F80FF00)) 
    content_reg_bram_0_i_4__2
       (.I0(content_reg_bram_0_3),
        .I1(content_reg_bram_0_i_19__0_n_0),
        .I2(state_cur[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .I5(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_5__12
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(p_0_in_0),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__12
       (.I0(head_reg[0]),
        .I1(p_0_in_0),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_12__1
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[2] ),
        .I3(cur_is_even_character),
        .O(content_reg_i_12__1_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_2__0
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[5] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[5]),
        .I5(\FETCH_REC_Pc_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_3__0
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[4] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[4]),
        .I5(\FETCH_REC_Pc_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_4__0
       (.I0(content_reg_i_8__1_n_0),
        .I1(DOUTBDOUT[3]),
        .I2(content_reg_i_9_n_0),
        .I3(\FETCH_REC_Pc_reg[3] ),
        .I4(\FETCH_REC_Pc_reg[7] [1]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_5__5
       (.I0(content_reg_i_12__1_n_0),
        .I1(DOUTBDOUT[2]),
        .I2(content_reg_i_9_n_0),
        .I3(\FETCH_REC_Pc_reg[2] ),
        .I4(\FETCH_REC_Pc_reg[7] [0]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_8__1
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[3] ),
        .I3(cur_is_even_character),
        .O(content_reg_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_9
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'hA222A222A222FBBB)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_109 
       (.I0(content_reg_bram_0_0),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_2 ),
        .I4(content_reg_bram_0_1),
        .I5(content_reg_bram_0_2),
        .O(\head_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__4 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__4 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__4 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__4 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__2 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \head[4]_i_3__0 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\head[4]_i_4__0_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \head[4]_i_4__0 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\head[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \head[6]_i_1 
       (.I0(\switch2channel\.ready ),
        .I1(\head_reg[2]_0 ),
        .I2(\head_reg[0]_2 ),
        .I3(content_reg_bram_0_0),
        .O(\tail_reg[5] ));
  LUT6 #(
    .INIT(64'h5DDD5DDD5DDDF333)) 
    \head[6]_i_3__0 
       (.I0(content_reg_bram_0_0),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(\head_reg[0]_2 ),
        .I4(content_reg_bram_0_1),
        .I5(content_reg_bram_0_2),
        .O(\head_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    \head[6]_i_4 
       (.I0(content_reg_bram_0_i_31__2_n_0),
        .I1(\head[6]_i_7_n_0 ),
        .I2(\head[6]_i_8_n_0 ),
        .I3(\head_reg[6] ),
        .I4(\head_reg[6]_0 ),
        .I5(\head_reg[6]_1 ),
        .O(\head_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_7 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \head[6]_i_8 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\head[6]_i_8_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[0]_i_1__4_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[1]_i_1__4_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[2]_i_1__4_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[3]_i_1__4_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in_0),
        .D(\head[4]_i_2__2_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0A010101000F0001)) 
    \middle[7]_i_1__12 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_0 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in_0),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[7]_i_3__2 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(p_0_in_0),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10__0
       (.I0(min_latency1_carry_i_25__0_n_0),
        .I1(cur_is_even_character),
        .I2(min_latency1_carry_i_8__0_0),
        .O(min_latency1_carry_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_11__0
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__4_n_0 ),
        .I3(cur_is_even_character),
        .I4(min_latency1_carry_i_8__0_1),
        .O(min_latency1_carry_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_14__0
       (.I0(min_latency1_carry_i_31__0_n_0),
        .I1(cur_is_even_character),
        .I2(min_latency1_carry_i_9__1_0),
        .O(min_latency1_carry_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    min_latency1_carry_i_15__0
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(cur_is_even_character),
        .I5(min_latency1_carry_i_7__0_0),
        .O(\head_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    min_latency1_carry_i_16__1
       (.I0(cur_is_even_character_reg_1),
        .I1(min_latency1_carry_i_9__1_n_0),
        .I2(min_latency1_carry_i_11__0_n_0),
        .O(cur_is_even_character_reg_2));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0F0D)) 
    min_latency1_carry_i_1__0
       (.I0(cur_is_even_character_reg_1),
        .I1(min_latency1_carry_i_9__1_n_0),
        .I2(min_latency1_carry_i_10__0_n_0),
        .I3(min_latency1_carry_i_11__0_n_0),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_24__0
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(min_latency1_carry_i_24__0_n_0));
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_25__0
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__4_n_0 ),
        .O(min_latency1_carry_i_25__0_n_0));
  LUT6 #(
    .INIT(64'hFF000000FF656500)) 
    min_latency1_carry_i_2__0
       (.I0(min_latency1_carry_i_14__0_n_0),
        .I1(\head_reg[0]_0 ),
        .I2(cur_is_even_character_reg_1),
        .I3(cur_is_even_character_reg_2),
        .I4(min_latency1_carry),
        .I5(\channel_old_latency_reg[2] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_31__0
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(min_latency1_carry_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h00000F0D0000F0F2)) 
    min_latency1_carry_i_5__0
       (.I0(cur_is_even_character_reg_1),
        .I1(min_latency1_carry_i_9__1_n_0),
        .I2(min_latency1_carry_i_10__0_n_0),
        .I3(min_latency1_carry_i_11__0_n_0),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[1]_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0660060660066060)) 
    min_latency1_carry_i_6__0
       (.I0(cur_is_even_character_reg_2),
        .I1(min_latency1_carry),
        .I2(min_latency1_carry_i_14__0_n_0),
        .I3(\head_reg[0]_0 ),
        .I4(cur_is_even_character_reg_1),
        .I5(\channel_old_latency_reg[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    min_latency1_carry_i_8__0
       (.I0(min_latency1_carry_i_7__0),
        .I1(cur_is_even_character),
        .I2(min_latency1_carry_i_24__0_n_0),
        .I3(min_latency1_carry_i_11__0_n_0),
        .I4(min_latency1_carry_i_9__1_n_0),
        .I5(min_latency1_carry_i_10__0_n_0),
        .O(cur_is_even_character_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    min_latency1_carry_i_9__1
       (.I0(\head_reg[0]_0 ),
        .I1(min_latency1_carry_i_14__0_n_0),
        .O(min_latency1_carry_i_9__1_n_0));
  LUT6 #(
    .INIT(64'hFF0F2B2B3B3B0000)) 
    \state_cur[0]_i_1__4 
       (.I0(state_cur[0]),
        .I1(p_0_in_0),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__2_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__3 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h33F33131CCCCDDDD)) 
    \state_cur[2]_i_1__4 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(content_reg_bram_0_3),
        .I3(\state_cur[2]_i_3__2_n_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(\state_cur[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hF1FB1FFF)) 
    \state_cur[2]_i_2__11 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(state_cur[1]),
        .I3(p_0_in_0),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__2 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__2_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__4_n_0 ),
        .O(\state_cur[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__2 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__4 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__4_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__4_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__4_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__4_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[0]_i_1__0 
       (.I0(\tag_saved[0]_i_2__2_n_0 ),
        .I1(DOUTBDOUT[6]),
        .I2(content_reg_i_9_n_0),
        .I3(\FETCH_REC_Pc_reg[6] ),
        .I4(\FETCH_REC_Pc_reg[7] [2]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[0]_i_2__2 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[6] ),
        .I3(cur_is_even_character),
        .O(\tag_saved[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[1]_i_1__0 
       (.I0(\tag_saved[1]_i_2__2_n_0 ),
        .I1(DOUTBDOUT[7]),
        .I2(content_reg_i_9_n_0),
        .I3(\FETCH_REC_Pc_reg[7]_0 ),
        .I4(\FETCH_REC_Pc_reg[7] [3]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[1]_i_2__2 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[7] ),
        .I3(cur_is_even_character),
        .O(\tag_saved[1]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__2 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__3 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__2 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__0 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__2 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(state_next4[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \tail[6]_i_1__0 
       (.I0(\switch2channel\.ready ),
        .I1(content_reg_bram_0_0),
        .I2(\head_reg[2]_0 ),
        .I3(\tail_reg[0]_1 ),
        .O(p_0_in));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_84
   (content_reg_bram_0_0,
    \tail_reg[0]_0 ,
    \head_reg[0]_0 ,
    \state_cur_reg[1]_0 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    content_reg_bram_0_3,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    content_reg_bram_0_4,
    \state_cur_reg[1]_1 ,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep__1,
    \head_reg[0]_1 ,
    \head_reg[4]_0 ,
    \tail_reg[3]_0 ,
    \head_reg[0]_2 ,
    \head_reg[4]_1 ,
    \head_reg[2]_0 ,
    s00_axi_aclk,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    \state_cur_reg[2]_0 ,
    \state_cur_reg[0]_0 ,
    \tail_reg[0]_1 ,
    cur_is_even_character,
    Q,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0 ,
    \middle_reg[7]_0 ,
    \head_reg[0]_3 );
  output [7:0]content_reg_bram_0_0;
  output \tail_reg[0]_0 ;
  output \head_reg[0]_0 ;
  output \state_cur_reg[1]_0 ;
  output content_reg_bram_0_1;
  output content_reg_bram_0_2;
  output cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output content_reg_bram_0_3;
  output cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  output content_reg_bram_0_4;
  output \state_cur_reg[1]_1 ;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep__1;
  output \head_reg[0]_1 ;
  output \head_reg[4]_0 ;
  output \tail_reg[3]_0 ;
  output \head_reg[0]_2 ;
  output \head_reg[4]_1 ;
  output \head_reg[2]_0 ;
  input s00_axi_aclk;
  input [0:0]content_reg_bram_0_5;
  input [7:0]content_reg_bram_0_6;
  input \state_cur_reg[2]_0 ;
  input \state_cur_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input cur_is_even_character;
  input [2:0]Q;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0 ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_3 ;

  wire FETCH_REC_has_to_save_i_6__0_n_0;
  wire [2:0]Q;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [0:0]content_reg_bram_0_5;
  wire [7:0]content_reg_bram_0_6;
  wire content_reg_bram_0_i_17__2_n_0;
  wire content_reg_bram_0_i_19__11_n_0;
  wire content_reg_bram_0_i_20__3_n_0;
  wire content_reg_bram_0_i_5__11_n_0;
  wire content_reg_bram_0_i_6__11_n_0;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire cur_is_even_character_reg_rep__1;
  wire \cur_state_reg[1] ;
  wire fifo_odd_data_in_ready;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0 ;
  wire \head[0]_i_1__3_n_0 ;
  wire \head[1]_i_1__3_n_0 ;
  wire \head[2]_i_1__3_n_0 ;
  wire \head[3]_i_1__3_n_0 ;
  wire \head[4]_i_2__1_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [0:0]\head_reg[0]_3 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[4]_0 ;
  wire \head_reg[4]_1 ;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]\middle_reg[7]_0 ;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_3__3_n_0 ;
  wire \state_cur[2]_i_4__3_n_0 ;
  wire \state_cur[2]_i_5__3_n_0 ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire \state_cur_reg[2]_0 ;
  wire [2:0]state_next;
  wire \tail[0]_i_1__3_n_0 ;
  wire \tail[1]_i_1__2_n_0 ;
  wire \tail[2]_i_1__1_n_0 ;
  wire \tail[3]_i_1__11_n_0 ;
  wire \tail[4]_i_1__1_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire \tail_reg[3]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h888888888B88888B)) 
    FETCH_REC_has_to_save_i_4__0
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0 ),
        .I2(\head_reg[0]_1 ),
        .I3(tail_reg[2]),
        .I4(head_reg[2]),
        .I5(FETCH_REC_has_to_save_i_6__0_n_0),
        .O(cur_is_even_character_reg_rep__1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    FETCH_REC_has_to_save_i_6__0
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(FETCH_REC_has_to_save_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[0]_i_2__0 
       (.I0(content_reg_bram_0_0[0]),
        .I1(middle[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_1));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[1]_i_2__0 
       (.I0(content_reg_bram_0_0[1]),
        .I1(middle[1]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__11_n_0,content_reg_bram_0_i_6__11_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_6}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(content_reg_bram_0_5),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_odd_data_in_ready,fifo_odd_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__17
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_20__3_n_0),
        .I4(tail_reg[3]),
        .I5(\head_reg[0]_0 ),
        .O(fifo_odd_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    content_reg_bram_0_i_17__2
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(\state_cur_reg[2]_0 ),
        .O(content_reg_bram_0_i_17__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__11
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_19__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__3
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_20__3_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_21__2
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__2
       (.I0(content_reg_bram_0_i_17__2_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h0FB4F0F0F0F0F0F0)) 
    content_reg_bram_0_i_3__2
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__11_n_0),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_4__3
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__11_n_0),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    content_reg_bram_0_i_5__11
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\state_cur_reg[2]_0 ),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    content_reg_bram_0_i_6__11
       (.I0(head_reg[0]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_10__0
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[3]),
        .O(cur_is_even_character_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_11__0
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(\state_cur_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_13
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[2]),
        .O(cur_is_even_character_reg_1));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_6__0
       (.I0(content_reg_bram_0_0[5]),
        .I1(middle[5]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_4));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_7__0
       (.I0(content_reg_bram_0_0[4]),
        .I1(middle[4]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__3 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__3 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__3 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__3 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__1 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \head[6]_i_10 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \head[6]_i_9 
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head_reg[4]_1 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[0]_i_1__3_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[1]_i_1__3_n_0 ),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[2]_i_1__3_n_0 ),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[3]_i_1__3_n_0 ),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[4]_i_2__1_n_0 ),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000F00010A010101)) 
    \middle[7]_i_1__11 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[0]_0 ),
        .I2(\tail_reg[0]_1 ),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\state_cur_reg[2]_0 ),
        .O(middle_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \middle[7]_i_3__1 
       (.I0(state_cur[1]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[0]),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_23__0
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_26
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__3_n_0 ),
        .O(\head_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_27__0
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__3_n_0 ),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_32__0
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    min_latency1_carry_i_33__0
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(\head_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hFBEF)) 
    \old_grant[1]_i_11 
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF0F8E8EAEAE0000)) 
    \state_cur[0]_i_1__3 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(\state_cur[2]_i_3__3_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__2 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h333F1133CCCCDDDD)) 
    \state_cur[2]_i_1__3 
       (.I0(\state_cur_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(\state_cur[2]_i_3__3_n_0 ),
        .I3(\state_cur_reg[2]_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFF8BABFF)) 
    \state_cur[2]_i_2__12 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[0]_0 ),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__3 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__3_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__3_n_0 ),
        .O(\state_cur[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__3 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__3 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__3_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[0]_i_3__0 
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[6]),
        .O(cur_is_even_character_reg));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[1]_i_3__0 
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[7]),
        .O(cur_is_even_character_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__3 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__2 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__1 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__11 
       (.I0(tail_reg[3]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[2]),
        .O(\tail[3]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__1 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(\tail[4]_i_1__1_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[0]_i_1__3_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[1]_i_1__2_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[2]_i_1__1_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[3]_i_1__11_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(content_reg_bram_0_5),
        .D(\tail[4]_i_1__1_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_96
   (DOUTBDOUT,
    \head_reg[0]_0 ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    cur_is_even_character_reg_rep__1_2,
    \channel_old_latency[4]_i_4_0 ,
    \cur_state_reg[1] ,
    \override_pc\.ready ,
    p_101_out,
    \head_reg[0]_2 ,
    \state_cur_reg[1]_0 ,
    D,
    \tail_reg[3]_0 ,
    \channel_old_latency[5]_i_2__5 ,
    s00_axi_aclk,
    E,
    DINADIN,
    p_0_in,
    cur_is_even_character,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[4] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[2]_0 ,
    \middle_reg[0]_0 ,
    SR,
    Q,
    content_reg_bram_0_0,
    \head[6]_i_3 ,
    \switch2channel\.ready ,
    \FETCH_REC_Pc_reg[0] ,
    \FETCH_REC_Pc_reg[1] ,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[6]_0 ,
    \FETCH_REC_Pc_reg[7]_0 ,
    \FETCH_REC_Pc_reg[4] ,
    \FETCH_REC_Pc_reg[2] ,
    \FETCH_REC_Pc_reg[3] ,
    \FETCH_REC_Pc_reg[5] ,
    min_latency1_carry_i_7,
    min_latency1_carry_i_8_0,
    min_latency1_carry_i_7_0,
    min_latency1_carry_i_9__0_0,
    \cur_state[1]_i_7 ,
    \cur_state[1]_i_7_0 ,
    \cur_state[1]_i_7_1 ,
    min_latency1_carry_i_8_1,
    min_latency1_carry_i_8_2,
    \channel_old_latency_reg[2]_1 ,
    \channel_old_latency_reg[2]_2 ,
    \middle_reg[7]_0 );
  output [7:0]DOUTBDOUT;
  output \head_reg[0]_0 ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output cur_is_even_character_reg_rep__1_2;
  output \channel_old_latency[4]_i_4_0 ;
  output \cur_state_reg[1] ;
  output \override_pc\.ready ;
  output p_101_out;
  output \head_reg[0]_2 ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \tail_reg[3]_0 ;
  output [0:0]\channel_old_latency[5]_i_2__5 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]p_0_in;
  input cur_is_even_character;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[4] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[2]_0 ;
  input \middle_reg[0]_0 ;
  input [0:0]SR;
  input [2:0]Q;
  input content_reg_bram_0_0;
  input \head[6]_i_3 ;
  input \switch2channel\.ready ;
  input \FETCH_REC_Pc_reg[0] ;
  input \FETCH_REC_Pc_reg[1] ;
  input \FETCH_REC_Pc_reg[6] ;
  input [3:0]\FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[6]_0 ;
  input \FETCH_REC_Pc_reg[7]_0 ;
  input \FETCH_REC_Pc_reg[4] ;
  input \FETCH_REC_Pc_reg[2] ;
  input \FETCH_REC_Pc_reg[3] ;
  input \FETCH_REC_Pc_reg[5] ;
  input min_latency1_carry_i_7;
  input min_latency1_carry_i_8_0;
  input min_latency1_carry_i_7_0;
  input min_latency1_carry_i_9__0_0;
  input \cur_state[1]_i_7 ;
  input \cur_state[1]_i_7_0 ;
  input \cur_state[1]_i_7_1 ;
  input min_latency1_carry_i_8_1;
  input min_latency1_carry_i_8_2;
  input \channel_old_latency_reg[2]_1 ;
  input \channel_old_latency_reg[2]_2 ;
  input [7:0]\middle_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[1] ;
  wire \FETCH_REC_Pc_reg[2] ;
  wire \FETCH_REC_Pc_reg[3] ;
  wire \FETCH_REC_Pc_reg[4] ;
  wire \FETCH_REC_Pc_reg[5] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire \FETCH_REC_Pc_reg[6]_0 ;
  wire [3:0]\FETCH_REC_Pc_reg[7] ;
  wire \FETCH_REC_Pc_reg[7]_0 ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \channel_old_latency[4]_i_4_0 ;
  wire [0:0]\channel_old_latency[5]_i_2__5 ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[2]_1 ;
  wire \channel_old_latency_reg[2]_2 ;
  wire \channel_old_latency_reg[4] ;
  wire content_reg_bram_0_0;
  wire content_reg_bram_0_i_17__16_n_0;
  wire content_reg_bram_0_i_19_n_0;
  wire content_reg_bram_0_i_30__0_n_0;
  wire content_reg_bram_0_i_31__0_n_0;
  wire content_reg_bram_0_i_5__10_n_0;
  wire content_reg_bram_0_i_6__10_n_0;
  wire content_reg_bram_0_i_71_n_0;
  wire content_reg_bram_0_i_72_n_0;
  wire content_reg_i_10_n_0;
  wire content_reg_i_13__5_n_0;
  wire content_reg_i_9__6_n_0;
  wire cur_is_even_character;
  wire cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[1]_i_7 ;
  wire \cur_state[1]_i_7_0 ;
  wire \cur_state[1]_i_7_1 ;
  wire \cur_state_reg[1] ;
  wire fifo_even_data_in_ready;
  wire \head[0]_i_1__1_n_0 ;
  wire \head[1]_i_1__1_n_0 ;
  wire \head[2]_i_1__1_n_0 ;
  wire \head[3]_i_1__1_n_0 ;
  wire \head[4]_i_2__0_n_0 ;
  wire \head[4]_i_4_n_0 ;
  wire \head[6]_i_3 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire middle;
  wire \middle_reg[0]_0 ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_10_n_0;
  wire min_latency1_carry_i_11_n_0;
  wire min_latency1_carry_i_14_n_0;
  wire min_latency1_carry_i_22_n_0;
  wire min_latency1_carry_i_23_n_0;
  wire min_latency1_carry_i_31_n_0;
  wire min_latency1_carry_i_7;
  wire min_latency1_carry_i_7_0;
  wire min_latency1_carry_i_8_0;
  wire min_latency1_carry_i_8_1;
  wire min_latency1_carry_i_8_2;
  wire min_latency1_carry_i_9__0_0;
  wire min_latency1_carry_i_9__0_n_0;
  wire \override_pc\.ready ;
  wire [0:0]p_0_in;
  wire p_101_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__0_n_0 ;
  wire \state_cur[2]_i_3_n_0 ;
  wire \state_cur[2]_i_4_n_0 ;
  wire \state_cur[2]_i_5__1_n_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [4:0]state_next4;
  wire \switch2channel\.ready ;
  wire \tag_saved[0]_i_2__1_n_0 ;
  wire \tag_saved[1]_i_2__1_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[3]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[0]_i_1 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[0] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[0]),
        .I5(\FETCH_REC_Pc_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    \block_sel_saved[1]_i_1 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[1] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[1]),
        .I5(\FETCH_REC_Pc_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \channel_old_latency[1]_i_2 
       (.I0(\head_reg[0]_1 ),
        .I1(cur_is_even_character_reg_rep__1),
        .O(\head_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9F99)) 
    \channel_old_latency[2]_i_1 
       (.I0(cur_is_even_character_reg_rep__1_0),
        .I1(\channel_old_latency_reg[2]_1 ),
        .I2(\channel_old_latency[4]_i_4_0 ),
        .I3(\channel_old_latency_reg[2]_2 ),
        .O(\channel_old_latency[5]_i_2__5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \channel_old_latency[4]_i_2 
       (.I0(min_latency1_carry_i_14_n_0),
        .I1(\head_reg[0]_1 ),
        .I2(cur_is_even_character_reg_rep__1),
        .I3(CO),
        .I4(\channel_old_latency_reg[2] ),
        .O(cur_is_even_character_reg_rep__1_0));
  LUT6 #(
    .INIT(64'hF0F2F0F20000FFFF)) 
    \channel_old_latency[4]_i_4 
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(min_latency1_carry_i_9__0_n_0),
        .I2(min_latency1_carry_i_10_n_0),
        .I3(min_latency1_carry_i_11_n_0),
        .I4(\channel_old_latency_reg[4] ),
        .I5(CO),
        .O(cur_is_even_character_reg_rep__1_2));
  LUT3 #(
    .INIT(8'h7F)) 
    \channel_old_latency[6]_i_2__6 
       (.I0(cur_is_even_character_reg_rep__1_0),
        .I1(\channel_old_latency_reg[2]_0 ),
        .I2(cur_is_even_character_reg_rep__1_2),
        .O(\channel_old_latency[4]_i_4_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_even/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__10_n_0,content_reg_bram_0_i_6__10_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_even_data_in_ready,fifo_even_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__0
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_30__0_n_0),
        .I4(tail_reg[3]),
        .I5(content_reg_bram_0_i_31__0_n_0),
        .O(fifo_even_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_17__16
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(p_0_in),
        .O(content_reg_bram_0_i_17__16_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_19
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .O(content_reg_bram_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2__0
       (.I0(content_reg_bram_0_i_17__16_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_30__0
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_30__0_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_31__0
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_31__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    content_reg_bram_0_i_3__0
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(content_reg_bram_0_i_17__16_n_0),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h00FFFF007F80FF00)) 
    content_reg_bram_0_i_4
       (.I0(content_reg_bram_0_0),
        .I1(content_reg_bram_0_i_19_n_0),
        .I2(state_cur[0]),
        .I3(head_reg[2]),
        .I4(head_reg[1]),
        .I5(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
    content_reg_bram_0_i_48
       (.I0(content_reg_bram_0_i_31__0_n_0),
        .I1(content_reg_bram_0_i_71_n_0),
        .I2(content_reg_bram_0_i_72_n_0),
        .I3(\cur_state[1]_i_7 ),
        .I4(\cur_state[1]_i_7_0 ),
        .I5(\cur_state[1]_i_7_1 ),
        .O(\head_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_5__10
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(p_0_in),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_67
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_101_out),
        .O(\override_pc\.ready ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_6__10
       (.I0(head_reg[0]),
        .I1(p_0_in),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__10_n_0));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    content_reg_bram_0_i_71
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(content_reg_bram_0_i_71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    content_reg_bram_0_i_72
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(content_reg_bram_0_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_10
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_13__5
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[2] ),
        .I3(cur_is_even_character),
        .O(content_reg_i_13__5_n_0));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_2
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[5] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[5]),
        .I5(\FETCH_REC_Pc_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000F2FFD0FF)) 
    content_reg_i_3
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[4] ),
        .I3(cur_is_even_character),
        .I4(DOUTBDOUT[4]),
        .I5(\FETCH_REC_Pc_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_4
       (.I0(content_reg_i_9__6_n_0),
        .I1(DOUTBDOUT[3]),
        .I2(content_reg_i_10_n_0),
        .I3(\FETCH_REC_Pc_reg[3] ),
        .I4(\FETCH_REC_Pc_reg[7] [1]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    content_reg_i_5
       (.I0(content_reg_i_13__5_n_0),
        .I1(DOUTBDOUT[2]),
        .I2(content_reg_i_10_n_0),
        .I3(\FETCH_REC_Pc_reg[2] ),
        .I4(\FETCH_REC_Pc_reg[7] [0]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    content_reg_i_9__6
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[3] ),
        .I3(cur_is_even_character),
        .O(content_reg_i_9__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA0B0)) 
    \cur_state[2]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\override_pc\.ready ),
        .O(\cur_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__1 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__1 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__1 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__1 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2__0 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \head[4]_i_3 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\head[4]_i_4_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \head[4]_i_4 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\head[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \head[6]_i_6 
       (.I0(\head_reg[0]_2 ),
        .I1(\head[6]_i_3 ),
        .I2(\switch2channel\.ready ),
        .O(p_101_out));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[0]_i_1__1_n_0 ),
        .Q(head_reg[0]),
        .R(SR));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[1]_i_1__1_n_0 ),
        .Q(head_reg[1]),
        .R(SR));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[2]_i_1__1_n_0 ),
        .Q(head_reg[2]),
        .R(SR));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[3]_i_1__1_n_0 ),
        .Q(head_reg[3]),
        .R(SR));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[4]_i_2__0_n_0 ),
        .Q(head_reg[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0A010101000F0001)) 
    \middle[7]_i_1__10 
       (.I0(state_cur[0]),
        .I1(\middle_reg[0]_0 ),
        .I2(SR),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[7]_i_3__0 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle_reg[7]_0 [7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0F0D)) 
    min_latency1_carry_i_1
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(min_latency1_carry_i_9__0_n_0),
        .I2(min_latency1_carry_i_10_n_0),
        .I3(min_latency1_carry_i_11_n_0),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[4] ),
        .O(DI[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_10
       (.I0(min_latency1_carry_i_23_n_0),
        .I1(min_latency1_carry_i_8_0),
        .I2(min_latency1_carry_i_8_1),
        .O(min_latency1_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    min_latency1_carry_i_11
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__1_n_0 ),
        .I3(min_latency1_carry_i_8_0),
        .I4(min_latency1_carry_i_8_2),
        .O(min_latency1_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    min_latency1_carry_i_14
       (.I0(min_latency1_carry_i_31_n_0),
        .I1(min_latency1_carry_i_8_0),
        .I2(min_latency1_carry_i_9__0_0),
        .O(min_latency1_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hD22DFFFFD22D0000)) 
    min_latency1_carry_i_15
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(min_latency1_carry_i_8_0),
        .I5(min_latency1_carry_i_7_0),
        .O(\head_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    min_latency1_carry_i_16__0
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(min_latency1_carry_i_9__0_n_0),
        .I2(min_latency1_carry_i_11_n_0),
        .O(cur_is_even_character_reg_rep__1_1));
  LUT6 #(
    .INIT(64'hFF000000FF656500)) 
    min_latency1_carry_i_2
       (.I0(min_latency1_carry_i_14_n_0),
        .I1(\head_reg[0]_1 ),
        .I2(cur_is_even_character_reg_rep__1),
        .I3(cur_is_even_character_reg_rep__1_1),
        .I4(min_latency1_carry),
        .I5(\channel_old_latency_reg[2] ),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_22
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(min_latency1_carry_i_22_n_0));
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_23
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__1_n_0 ),
        .O(min_latency1_carry_i_23_n_0));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_31
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(min_latency1_carry_i_31_n_0));
  LUT6 #(
    .INIT(64'h00000F0D0000F0F2)) 
    min_latency1_carry_i_5
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(min_latency1_carry_i_9__0_n_0),
        .I2(min_latency1_carry_i_10_n_0),
        .I3(min_latency1_carry_i_11_n_0),
        .I4(min_latency1_carry_0),
        .I5(\channel_old_latency_reg[4] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0660060660066060)) 
    min_latency1_carry_i_6
       (.I0(cur_is_even_character_reg_rep__1_1),
        .I1(min_latency1_carry),
        .I2(min_latency1_carry_i_14_n_0),
        .I3(\head_reg[0]_1 ),
        .I4(cur_is_even_character_reg_rep__1),
        .I5(\channel_old_latency_reg[2] ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    min_latency1_carry_i_8
       (.I0(min_latency1_carry_i_7),
        .I1(min_latency1_carry_i_8_0),
        .I2(min_latency1_carry_i_22_n_0),
        .I3(min_latency1_carry_i_11_n_0),
        .I4(min_latency1_carry_i_9__0_n_0),
        .I5(min_latency1_carry_i_10_n_0),
        .O(cur_is_even_character_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hB)) 
    min_latency1_carry_i_9__0
       (.I0(\head_reg[0]_1 ),
        .I1(min_latency1_carry_i_14_n_0),
        .O(min_latency1_carry_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hFF0F2B2B3B3B0000)) 
    \state_cur[0]_i_1__0 
       (.I0(state_cur[0]),
        .I1(p_0_in),
        .I2(\middle_reg[0]_0 ),
        .I3(\state_cur[2]_i_3_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__0 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h33F33131CCCCDDDD)) 
    \state_cur[2]_i_1__0 
       (.I0(\middle_reg[0]_0 ),
        .I1(state_cur[1]),
        .I2(content_reg_bram_0_0),
        .I3(\state_cur[2]_i_3_n_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(\state_cur[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hF1FB1FFF)) 
    \state_cur[2]_i_2__9 
       (.I0(state_cur[0]),
        .I1(\middle_reg[0]_0 ),
        .I2(state_cur[1]),
        .I3(p_0_in),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__1_n_0 ),
        .O(\state_cur[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__1 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__1_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__0_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(SR));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__0_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(SR));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__0_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[0]_i_1 
       (.I0(\tag_saved[0]_i_2__1_n_0 ),
        .I1(DOUTBDOUT[6]),
        .I2(content_reg_i_10_n_0),
        .I3(\FETCH_REC_Pc_reg[6] ),
        .I4(\FETCH_REC_Pc_reg[7] [2]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[0]_i_2__1 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[6] ),
        .I3(cur_is_even_character),
        .O(\tag_saved[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEA00EA00EA00)) 
    \tag_saved[1]_i_1 
       (.I0(\tag_saved[1]_i_2__1_n_0 ),
        .I1(DOUTBDOUT[7]),
        .I2(content_reg_i_10_n_0),
        .I3(\FETCH_REC_Pc_reg[7]_0 ),
        .I4(\FETCH_REC_Pc_reg[7] [3]),
        .I5(\FETCH_REC_Pc_reg[6]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \tag_saved[1]_i_2__1 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(\middle_reg_n_0_[7] ),
        .I3(cur_is_even_character),
        .O(\tag_saved[1]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1 
       (.I0(tail_reg[0]),
        .O(state_next4[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__0 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(state_next4[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__0 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(state_next4[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[3]),
        .O(state_next4[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__0 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(state_next4[4]));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[0]),
        .Q(tail_reg[0]),
        .R(SR));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[1]),
        .Q(tail_reg[1]),
        .R(SR));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[2]),
        .Q(tail_reg[2]),
        .R(SR));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[3]),
        .Q(tail_reg[3]),
        .R(SR));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(state_next4[4]),
        .Q(tail_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo_97
   (content_reg_bram_0_0,
    \tail_reg[0]_0 ,
    \head_reg[0]_0 ,
    \state_cur_reg[1]_0 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    content_reg_bram_0_3,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    content_reg_bram_0_4,
    \state_cur_reg[1]_1 ,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep__1,
    \head_reg[0]_1 ,
    \head_reg[4]_0 ,
    \tail_reg[3]_0 ,
    \head_reg[0]_2 ,
    \head_reg[4]_1 ,
    \head_reg[2]_0 ,
    s00_axi_aclk,
    \tail_reg[4]_0 ,
    content_reg_bram_0_5,
    \state_cur_reg[2]_0 ,
    \state_cur_reg[2]_1 ,
    SR,
    cur_is_even_character,
    Q,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0 ,
    \middle_reg[7]_0 ,
    \head_reg[0]_3 );
  output [7:0]content_reg_bram_0_0;
  output \tail_reg[0]_0 ;
  output \head_reg[0]_0 ;
  output \state_cur_reg[1]_0 ;
  output content_reg_bram_0_1;
  output content_reg_bram_0_2;
  output cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output content_reg_bram_0_3;
  output cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  output content_reg_bram_0_4;
  output \state_cur_reg[1]_1 ;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep__1;
  output \head_reg[0]_1 ;
  output \head_reg[4]_0 ;
  output \tail_reg[3]_0 ;
  output \head_reg[0]_2 ;
  output \head_reg[4]_1 ;
  output \head_reg[2]_0 ;
  input s00_axi_aclk;
  input [0:0]\tail_reg[4]_0 ;
  input [7:0]content_reg_bram_0_5;
  input \state_cur_reg[2]_0 ;
  input \state_cur_reg[2]_1 ;
  input [0:0]SR;
  input cur_is_even_character;
  input [2:0]Q;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0 ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_3 ;

  wire FETCH_REC_has_to_save_i_6_n_0;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire [7:0]content_reg_bram_0_5;
  wire content_reg_bram_0_i_17__0_n_0;
  wire content_reg_bram_0_i_19__9_n_0;
  wire content_reg_bram_0_i_20__1_n_0;
  wire content_reg_bram_0_i_5__9_n_0;
  wire content_reg_bram_0_i_6__9_n_0;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire cur_is_even_character_reg_rep__1;
  wire \cur_state_reg[1] ;
  wire fifo_odd_data_in_ready;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0 ;
  wire \head[0]_i_1__0_n_0 ;
  wire \head[1]_i_1__0_n_0 ;
  wire \head[2]_i_1__0_n_0 ;
  wire \head[3]_i_1__0_n_0 ;
  wire \head[4]_i_2_n_0 ;
  wire [4:0]head_reg;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire \head_reg[0]_2 ;
  wire [0:0]\head_reg[0]_3 ;
  wire \head_reg[2]_0 ;
  wire \head_reg[4]_0 ;
  wire \head_reg[4]_1 ;
  wire [7:0]middle;
  wire middle_0;
  wire [7:0]\middle_reg[7]_0 ;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire state_cur0;
  wire \state_cur[2]_i_3__0_n_0 ;
  wire \state_cur[2]_i_4__0_n_0 ;
  wire \state_cur[2]_i_5__0_n_0 ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[1]_1 ;
  wire \state_cur_reg[2]_0 ;
  wire \state_cur_reg[2]_1 ;
  wire [2:0]state_next;
  wire \tail[0]_i_1__0_n_0 ;
  wire \tail[1]_i_1_n_0 ;
  wire \tail[2]_i_1_n_0 ;
  wire \tail[3]_i_1__9_n_0 ;
  wire \tail[4]_i_1_n_0 ;
  wire [4:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[3]_0 ;
  wire [0:0]\tail_reg[4]_0 ;
  wire [4:2]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h888888888B88888B)) 
    FETCH_REC_has_to_save_i_4
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0 ),
        .I2(\head_reg[0]_1 ),
        .I3(tail_reg[2]),
        .I4(head_reg[2]),
        .I5(FETCH_REC_has_to_save_i_6_n_0),
        .O(cur_is_even_character_reg_rep__1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    FETCH_REC_has_to_save_i_6
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(FETCH_REC_has_to_save_i_6_n_0));
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[0]_i_2 
       (.I0(content_reg_bram_0_0[0]),
        .I1(middle[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_1));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00003533)) 
    \block_sel_saved[1]_i_2 
       (.I0(content_reg_bram_0_0[1]),
        .I1(middle[1]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "anEngine/anEngine/buffer/fifo_odd/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_5__9_n_0,content_reg_bram_0_i_6__9_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_5}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],content_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\tail_reg[4]_0 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({fifo_odd_data_in_ready,fifo_odd_data_in_ready}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DEBBE7D)) 
    content_reg_bram_0_i_15__16
       (.I0(head_reg[3]),
        .I1(head_reg[4]),
        .I2(tail_reg[4]),
        .I3(content_reg_bram_0_i_20__1_n_0),
        .I4(tail_reg[3]),
        .I5(\head_reg[0]_0 ),
        .O(fifo_odd_data_in_ready));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    content_reg_bram_0_i_17__0
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(\state_cur_reg[2]_0 ),
        .O(content_reg_bram_0_i_17__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_19__9
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_19__9_n_0));
  LUT6 #(
    .INIT(64'h3CCC6CCCCCCCCCCC)) 
    content_reg_bram_0_i_2
       (.I0(content_reg_bram_0_i_17__0_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__1
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(content_reg_bram_0_i_20__1_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFEBFFFF7D)) 
    content_reg_bram_0_i_21__0
       (.I0(head_reg[0]),
        .I1(head_reg[2]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[1]),
        .O(\head_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0FB4F0F0F0F0F0F0)) 
    content_reg_bram_0_i_3
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__9_n_0),
        .I2(head_reg[3]),
        .I3(head_reg[0]),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_4__0
       (.I0(\state_cur_reg[2]_0 ),
        .I1(content_reg_bram_0_i_19__9_n_0),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    content_reg_bram_0_i_5__9
       (.I0(head_reg[1]),
        .I1(state_cur[0]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(\state_cur_reg[2]_0 ),
        .I5(head_reg[0]),
        .O(content_reg_bram_0_i_5__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    content_reg_bram_0_i_6__9
       (.I0(head_reg[0]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(state_cur[0]),
        .O(content_reg_bram_0_i_6__9_n_0));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    content_reg_bram_0_i_73
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(tail_reg[3]),
        .O(\head_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    content_reg_bram_0_i_74__0
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(\tail_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_11
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[3]),
        .O(cur_is_even_character_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_i_12
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(\state_cur_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    content_reg_i_14
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[2]),
        .O(cur_is_even_character_reg_1));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_7
       (.I0(content_reg_bram_0_0[5]),
        .I1(middle[5]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_4));
  LUT5 #(
    .INIT(32'h00003533)) 
    content_reg_i_8
       (.I0(content_reg_bram_0_0[4]),
        .I1(middle[4]),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(cur_is_even_character),
        .O(content_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__0 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__0 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(\head[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__0 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(\head[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__0 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(\head[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_2 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .O(\head[4]_i_2_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[0]_i_1__0_n_0 ),
        .Q(head_reg[0]),
        .R(SR));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[1]_i_1__0_n_0 ),
        .Q(head_reg[1]),
        .R(SR));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[2]_i_1__0_n_0 ),
        .Q(head_reg[2]),
        .R(SR));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[3]_i_1__0_n_0 ),
        .Q(head_reg[3]),
        .R(SR));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[0]_3 ),
        .D(\head[4]_i_2_n_0 ),
        .Q(head_reg[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000F00010A010101)) 
    \middle[7]_i_1__9 
       (.I0(state_cur[0]),
        .I1(\state_cur_reg[2]_1 ),
        .I2(SR),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\state_cur_reg[2]_0 ),
        .O(middle_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \middle[7]_i_3 
       (.I0(state_cur[1]),
        .I1(\state_cur_reg[2]_0 ),
        .I2(state_cur[0]),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [0]),
        .Q(middle[0]),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [1]),
        .Q(middle[1]),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [2]),
        .Q(middle[2]),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [3]),
        .Q(middle[3]),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [4]),
        .Q(middle[4]),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [5]),
        .Q(middle[5]),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [6]),
        .Q(middle[6]),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle_0),
        .D(\middle_reg[7]_0 [7]),
        .Q(middle[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    min_latency1_carry_i_21
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h96996696)) 
    min_latency1_carry_i_24
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(head_reg[3]),
        .I3(tail_reg[3]),
        .I4(\state_cur[2]_i_5__0_n_0 ),
        .O(\head_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_25
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_5__0_n_0 ),
        .O(\tail_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6696999966666696)) 
    min_latency1_carry_i_32
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[0]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    min_latency1_carry_i_33
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .O(\head_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hFBEF)) 
    \old_grant[1]_i_7 
       (.I0(cur_is_even_character_reg_rep__1),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\cur_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFF0F8E8EAEAE0000)) 
    \state_cur[0]_i_1 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[2]_1 ),
        .I3(\state_cur[2]_i_3__0_n_0 ),
        .I4(state_cur[2]),
        .I5(state_cur[1]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'h333F1133CCCCDDDD)) 
    \state_cur[2]_i_1 
       (.I0(\state_cur_reg[2]_1 ),
        .I1(state_cur[1]),
        .I2(\state_cur[2]_i_3__0_n_0 ),
        .I3(\state_cur_reg[2]_0 ),
        .I4(state_cur[0]),
        .I5(state_cur[2]),
        .O(state_cur0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFF8BABFF)) 
    \state_cur[2]_i_2__10 
       (.I0(\state_cur_reg[2]_0 ),
        .I1(state_cur[0]),
        .I2(\state_cur_reg[2]_1 ),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'hFF9F6FFF6FFFFF6F)) 
    \state_cur[2]_i_3__0 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_4__0_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\state_cur[2]_i_5__0_n_0 ),
        .O(\state_cur[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000690)) 
    \state_cur[2]_i_4__0 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \state_cur[2]_i_5__0 
       (.I0(head_reg[1]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_5__0_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(SR));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(SR));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(state_cur0),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[0]_i_3 
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[6]),
        .O(cur_is_even_character_reg));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \tag_saved[1]_i_3 
       (.I0(cur_is_even_character),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(middle[7]),
        .O(cur_is_even_character_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__0 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__9 
       (.I0(tail_reg[3]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[2]),
        .O(\tail[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[3]),
        .O(\tail[4]_i_1_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[4]_0 ),
        .D(\tail[0]_i_1__0_n_0 ),
        .Q(tail_reg[0]),
        .R(SR));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[4]_0 ),
        .D(\tail[1]_i_1_n_0 ),
        .Q(tail_reg[1]),
        .R(SR));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[4]_0 ),
        .D(\tail[2]_i_1_n_0 ),
        .Q(tail_reg[2]),
        .R(SR));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[4]_0 ),
        .D(\tail[3]_i_1__9_n_0 ),
        .Q(tail_reg[3]),
        .R(SR));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[4]_0 ),
        .D(\tail[4]_i_1_n_0 ),
        .Q(tail_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0
   (WEA,
    \cur_state_reg[2] ,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[0] ,
    \channel_old_latency_reg[5]_0 ,
    DI,
    \switch2channel\.latency__0 ,
    S,
    \head_reg[2]_0 ,
    \head_reg[3]_0 ,
    \channel_i\.data102_in ,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_0,
    Q,
    \channel_old_latency_reg[6] ,
    \channel_old_latency_reg[6]_0 ,
    CO,
    \channel_old_latency_reg[6]_1 ,
    fifo_cur_char_data_count,
    \channel_old_latency_reg[6]_2 ,
    \tail_reg[0]_0 ,
    \tail_reg[0]_1 ,
    \switch2cpu\.latency ,
    \override_pc\.ready ,
    p_101_out);
  output [0:0]WEA;
  output \cur_state_reg[2] ;
  output [2:0]\channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[0] ;
  output \channel_old_latency_reg[5]_0 ;
  output [1:0]DI;
  output [3:0]\switch2channel\.latency__0 ;
  output [2:0]S;
  output \head_reg[2]_0 ;
  output \head_reg[3]_0 ;
  output [8:0]\channel_i\.data102_in ;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_0;
  input [2:0]Q;
  input [0:0]\channel_old_latency_reg[6] ;
  input \channel_old_latency_reg[6]_0 ;
  input [0:0]CO;
  input [6:0]\channel_old_latency_reg[6]_1 ;
  input [0:0]fifo_cur_char_data_count;
  input \channel_old_latency_reg[6]_2 ;
  input [0:0]\tail_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input [1:0]\switch2cpu\.latency ;
  input \override_pc\.ready ;
  input p_101_out;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [2:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire [8:0]\channel_i\.data102_in ;
  wire [5:5]\channel_i\.latency ;
  wire \channel_i\.ready ;
  wire \channel_old_latency_reg[0] ;
  wire [2:0]\channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire [0:0]\channel_old_latency_reg[6] ;
  wire \channel_old_latency_reg[6]_0 ;
  wire [6:0]\channel_old_latency_reg[6]_1 ;
  wire \channel_old_latency_reg[6]_2 ;
  wire channel_output_not_valid;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_i_24__14_n_0;
  wire content_reg_bram_0_i_25__14_n_0;
  wire content_reg_bram_0_i_26__14_n_0;
  wire content_reg_bram_0_i_27__14_n_0;
  wire content_reg_bram_0_i_28__14_n_0;
  wire content_reg_bram_0_i_29__14_n_0;
  wire content_reg_bram_0_i_39__6_n_0;
  wire content_reg_bram_0_i_65__0_n_0;
  wire content_reg_bram_0_i_66__0_n_0;
  wire content_reg_bram_0_i_68__0_n_0;
  wire content_reg_bram_0_i_69__0_n_0;
  wire \cur_state_reg[2] ;
  wire [6:1]fifo_count;
  wire [0:0]fifo_cur_char_data_count;
  wire [8:0]from_memory;
  wire \head[0]_i_1__20_n_0 ;
  wire \head[6]_i_5__6_n_0 ;
  wire \head[6]_i_7__6_n_0 ;
  wire \head[6]_i_8__5_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire \head_reg[3]_0 ;
  wire middle;
  wire \middle[0]_i_1_n_0 ;
  wire \middle[1]_i_1_n_0 ;
  wire \middle[2]_i_1_n_0 ;
  wire \middle[3]_i_1_n_0 ;
  wire \middle[4]_i_1_n_0 ;
  wire \middle[5]_i_1_n_0 ;
  wire \middle[6]_i_1_n_0 ;
  wire \middle[7]_i_1_n_0 ;
  wire \middle[8]_i_2_n_0 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry_i_22__6_n_0;
  wire min_latency1_carry_i_23__6_n_0;
  wire min_latency1_carry_i_33__6_n_0;
  wire min_latency1_carry_i_8__6_n_0;
  wire \override_pc\.ready ;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire p_101_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__20_n_0 ;
  wire \state_cur[2]_i_4__22_n_0 ;
  wire \state_cur[2]_i_5__20_n_0 ;
  wire \state_cur[2]_i_6__6_n_0 ;
  wire [2:0]state_next;
  wire state_next20_in;
  wire [6:6]\switch2channel\.latency ;
  wire [3:0]\switch2channel\.latency__0 ;
  wire \switch2channel\.valid ;
  wire [1:0]\switch2cpu\.latency ;
  wire \tail[0]_i_1__22_n_0 ;
  wire \tail[1]_i_1__22_n_0 ;
  wire \tail[2]_i_1__15_n_0 ;
  wire \tail[3]_i_1__8_n_0 ;
  wire \tail[4]_i_1__13_n_0 ;
  wire \tail[5]_i_1_n_0 ;
  wire \tail[6]_i_2_n_0 ;
  wire \tail[6]_i_3_n_0 ;
  wire [6:0]tail_reg;
  wire [0:0]\tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;
  wire [6:0]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h75AA)) 
    \channel_old_latency[1]_i_1 
       (.I0(\channel_old_latency_reg[0] ),
        .I1(\channel_old_latency_reg[6]_0 ),
        .I2(\channel_old_latency_reg[5]_0 ),
        .I3(\channel_old_latency_reg[6] ),
        .O(\channel_old_latency_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hFFFFF078)) 
    \channel_old_latency[5]_i_1__5 
       (.I0(\channel_old_latency_reg[0] ),
        .I1(\channel_old_latency_reg[6] ),
        .I2(\channel_i\.latency ),
        .I3(\channel_old_latency_reg[6]_0 ),
        .I4(\channel_old_latency_reg[5]_0 ),
        .O(\channel_old_latency_reg[5] [1]));
  LUT5 #(
    .INIT(32'h00009600)) 
    \channel_old_latency[5]_i_2__6 
       (.I0(min_latency1_carry_i_8__6_n_0),
        .I1(fifo_count[5]),
        .I2(\channel_old_latency_reg[6]_1 [5]),
        .I3(\switch2channel\.latency ),
        .I4(CO),
        .O(\channel_old_latency_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h2222F22222222222)) 
    \channel_old_latency[6]_i_1__5 
       (.I0(\switch2channel\.latency ),
        .I1(CO),
        .I2(\channel_old_latency_reg[0] ),
        .I3(\channel_old_latency_reg[6] ),
        .I4(\channel_old_latency_reg[6]_0 ),
        .I5(\channel_i\.latency ),
        .O(\channel_old_latency_reg[5] [2]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \channel_old_latency[6]_i_2__5 
       (.I0(\channel_old_latency_reg[6]_1 [5]),
        .I1(fifo_count[5]),
        .I2(min_latency1_carry_i_8__6_n_0),
        .I3(fifo_count[6]),
        .I4(\channel_old_latency_reg[6]_1 [6]),
        .O(\switch2channel\.latency ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \channel_old_latency[6]_i_3 
       (.I0(\switch2cpu\.latency [0]),
        .I1(CO),
        .I2(\channel_old_latency_reg[6]_1 [0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(\channel_old_latency_reg[0] ));
  LUT6 #(
    .INIT(64'hFF00000096969696)) 
    \channel_old_latency[6]_i_6__5 
       (.I0(min_latency1_carry_i_8__6_n_0),
        .I1(fifo_count[5]),
        .I2(\channel_old_latency_reg[6]_1 [5]),
        .I3(fifo_cur_char_data_count),
        .I4(\channel_old_latency_reg[6]_2 ),
        .I5(CO),
        .O(\channel_i\.latency ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \channel_old_latency[6]_i_7 
       (.I0(tail_reg[5]),
        .I1(\state_cur[2]_i_5__20_n_0 ),
        .I2(head_reg[5]),
        .I3(tail_reg[6]),
        .I4(head_reg[6]),
        .O(fifo_count[6]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFF6FFFFF6)) 
    content_reg_bram_0_i_18__8
       (.I0(\tail[5]_i_1_n_0 ),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_39__6_n_0),
        .I3(head_reg[4]),
        .I4(\tail[4]_i_1__13_n_0 ),
        .I5(\head_reg[2]_0 ),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    content_reg_bram_0_i_19__22
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(channel_output_not_valid),
        .O(\cur_state_reg[2] ));
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_24__14
       (.I0(state_cur[0]),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .O(content_reg_bram_0_i_24__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_25__14
       (.I0(head_reg[5]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[4]),
        .O(content_reg_bram_0_i_25__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_26__14
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(state_cur[0]),
        .O(content_reg_bram_0_i_26__14_n_0));
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_27
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[8]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [8]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_27__14
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[1]),
        .I3(head_reg[3]),
        .O(content_reg_bram_0_i_27__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_28__14
       (.I0(head_reg[3]),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .O(content_reg_bram_0_i_28__14_n_0));
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_29
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[7]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [7]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_29__14
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .O(content_reg_bram_0_i_29__14_n_0));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_2__20
       (.I0(content_reg_bram_0_i_24__14_n_0),
        .I1(p_0_in),
        .I2(head_reg[6]),
        .I3(content_reg_bram_0_i_25__14_n_0),
        .I4(p_0_in__2[6]),
        .I5(content_reg_bram_0_i_26__14_n_0),
        .O(where_to_read[6]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_30
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[6]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [6]));
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_33
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[5]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [5]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_34
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[4]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [4]));
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_36
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[3]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [3]));
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_39
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [2]));
  LUT6 #(
    .INIT(64'hDEB7FFFFFFFFDEB7)) 
    content_reg_bram_0_i_39__6
       (.I0(tail_reg[1]),
        .I1(tail_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[0]),
        .I4(head_reg[3]),
        .I5(\tail[3]_i_1__8_n_0 ),
        .O(content_reg_bram_0_i_39__6_n_0));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_3__20
       (.I0(content_reg_bram_0_i_24__14_n_0),
        .I1(p_0_in),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_27__14_n_0),
        .I4(p_0_in__2[5]),
        .I5(content_reg_bram_0_i_26__14_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'hF66F6F6F6FF6F6F6)) 
    content_reg_bram_0_i_40__0
       (.I0(head_reg[2]),
        .I1(\tail[2]_i_1__15_n_0 ),
        .I2(head_reg[6]),
        .I3(\tail[6]_i_3_n_0 ),
        .I4(tail_reg[5]),
        .I5(tail_reg[6]),
        .O(\head_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFB400000)) 
    content_reg_bram_0_i_41
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(from_memory[1]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(\channel_i\.ready ),
        .O(\channel_i\.data102_in [1]));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    content_reg_bram_0_i_41__6
       (.I0(content_reg_bram_0_i_65__0_n_0),
        .I1(content_reg_bram_0_i_66__0_n_0),
        .I2(head_reg[3]),
        .I3(\tail[3]_i_1__8_n_0 ),
        .I4(head_reg[5]),
        .I5(\tail[5]_i_1_n_0 ),
        .O(\head_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAEAAAEAAA)) 
    content_reg_bram_0_i_43
       (.I0(\override_pc\.ready ),
        .I1(\channel_i\.ready ),
        .I2(\middle_reg_n_0_[0] ),
        .I3(content_reg_bram_0_i_68__0_n_0),
        .I4(from_memory[0]),
        .I5(content_reg_bram_0_i_69__0_n_0),
        .O(\channel_i\.data102_in [0]));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_4__20
       (.I0(content_reg_bram_0_i_24__14_n_0),
        .I1(p_0_in),
        .I2(head_reg[4]),
        .I3(content_reg_bram_0_i_28__14_n_0),
        .I4(p_0_in__2[4]),
        .I5(content_reg_bram_0_i_26__14_n_0),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'hFFFF08802AA20880)) 
    content_reg_bram_0_i_5__6
       (.I0(content_reg_bram_0_i_24__14_n_0),
        .I1(p_0_in),
        .I2(head_reg[3]),
        .I3(content_reg_bram_0_i_29__14_n_0),
        .I4(p_0_in__2[3]),
        .I5(content_reg_bram_0_i_26__14_n_0),
        .O(where_to_read[3]));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    content_reg_bram_0_i_65__0
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .I5(head_reg[4]),
        .O(content_reg_bram_0_i_65__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'hE7BD)) 
    content_reg_bram_0_i_66__0
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(content_reg_bram_0_i_66__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hD)) 
    content_reg_bram_0_i_68__0
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_bram_0_i_68__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_69__0
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_bram_0_i_69__0_n_0));
  LUT6 #(
    .INIT(64'h0FFFF80002AAA800)) 
    content_reg_bram_0_i_6__6
       (.I0(content_reg_bram_0_i_24__14_n_0),
        .I1(p_0_in),
        .I2(head_reg[0]),
        .I3(head_reg[1]),
        .I4(head_reg[2]),
        .I5(content_reg_bram_0_i_26__14_n_0),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h3666666666666666)) 
    content_reg_bram_0_i_7__20
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .I2(p_0_in),
        .I3(state_cur[0]),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__13
       (.I0(head_reg[0]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(where_to_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__20 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__22 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \head[2]_i_1__22 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .I2(head_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \head[3]_i_1__22 
       (.I0(head_reg[1]),
        .I1(head_reg[0]),
        .I2(head_reg[2]),
        .I3(head_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \head[4]_i_1__8 
       (.I0(head_reg[2]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[3]),
        .I4(head_reg[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \head[5]_i_1__6 
       (.I0(head_reg[3]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .I3(head_reg[2]),
        .I4(head_reg[4]),
        .I5(head_reg[5]),
        .O(p_0_in__2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \head[6]_i_1__6 
       (.I0(\channel_i\.ready ),
        .I1(channel_output_not_valid),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'h78)) 
    \head[6]_i_2__6 
       (.I0(\head[6]_i_5__6_n_0 ),
        .I1(head_reg[5]),
        .I2(head_reg[6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'h55450000)) 
    \head[6]_i_3 
       (.I0(channel_output_not_valid),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(p_101_out),
        .O(\channel_i\.ready ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \head[6]_i_4__6 
       (.I0(\head[6]_i_7__6_n_0 ),
        .I1(tail_reg[6]),
        .I2(head_reg[6]),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .I5(\head[6]_i_8__5_n_0 ),
        .O(channel_output_not_valid));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \head[6]_i_5__6 
       (.I0(head_reg[4]),
        .I1(head_reg[2]),
        .I2(head_reg[0]),
        .I3(head_reg[1]),
        .I4(head_reg[3]),
        .O(\head[6]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \head[6]_i_7__6 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(tail_reg[5]),
        .I3(head_reg[5]),
        .O(\head[6]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \head[6]_i_8__5 
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[2]),
        .I3(tail_reg[2]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(\head[6]_i_8__5_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\head[0]_i_1__20_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(\tail_reg[0]_1 ));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(\tail_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[0]_i_1 
       (.I0(from_memory[0]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[0]),
        .O(\middle[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[1]_i_1 
       (.I0(from_memory[1]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[1]),
        .O(\middle[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[2]_i_1 
       (.I0(from_memory[2]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[2]),
        .O(\middle[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[3]_i_1 
       (.I0(from_memory[3]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[3]),
        .O(\middle[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[4]_i_1 
       (.I0(from_memory[4]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[4]),
        .O(\middle[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[5]_i_1 
       (.I0(from_memory[5]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[5]),
        .O(\middle[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[6]_i_1 
       (.I0(from_memory[6]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[6]),
        .O(\middle[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[7]_i_1 
       (.I0(from_memory[7]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[7]),
        .O(\middle[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A05D080C)) 
    \middle[8]_i_1__6 
       (.I0(p_0_in),
        .I1(\tail_reg[0]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(\tail_reg[0]_1 ),
        .O(middle));
  LUT5 #(
    .INIT(32'hBAFF8A00)) 
    \middle[8]_i_2 
       (.I0(from_memory[8]),
        .I1(state_cur[0]),
        .I2(p_0_in),
        .I3(state_cur[1]),
        .I4(content_reg_bram_0_0[8]),
        .O(\middle[8]_i_2_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_1_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[8]_i_2_n_0 ),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    min_latency1_carry_i_12__6
       (.I0(min_latency1_carry_i_23__6_n_0),
        .I1(fifo_count[3]),
        .I2(\channel_old_latency_reg[6]_1 [3]),
        .I3(fifo_count[4]),
        .I4(\channel_old_latency_reg[6]_1 [4]),
        .O(\switch2channel\.latency__0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h96)) 
    min_latency1_carry_i_17__6
       (.I0(min_latency1_carry_i_33__6_n_0),
        .I1(fifo_count[2]),
        .I2(\channel_old_latency_reg[6]_1 [2]),
        .O(\switch2channel\.latency__0 [1]));
  LUT3 #(
    .INIT(8'h96)) 
    min_latency1_carry_i_18__6
       (.I0(min_latency1_carry_i_23__6_n_0),
        .I1(fifo_count[3]),
        .I2(\channel_old_latency_reg[6]_1 [3]),
        .O(\switch2channel\.latency__0 [2]));
  LUT6 #(
    .INIT(64'h969696FF00969696)) 
    min_latency1_carry_i_1__6
       (.I0(min_latency1_carry_i_8__6_n_0),
        .I1(fifo_count[5]),
        .I2(\channel_old_latency_reg[6]_1 [5]),
        .I3(fifo_cur_char_data_count),
        .I4(\channel_old_latency_reg[6]_2 ),
        .I5(\switch2channel\.latency__0 [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hDB2424DB24DBDB24)) 
    min_latency1_carry_i_21__6
       (.I0(\channel_old_latency_reg[6]_1 [0]),
        .I1(head_reg[0]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .I4(head_reg[1]),
        .I5(\channel_old_latency_reg[6]_1 [1]),
        .O(\switch2channel\.latency__0 [0]));
  LUT6 #(
    .INIT(64'h6969966996696969)) 
    min_latency1_carry_i_22__6
       (.I0(\switch2cpu\.latency [1]),
        .I1(\channel_old_latency_reg[6]_1 [1]),
        .I2(fifo_count[1]),
        .I3(\channel_old_latency_reg[6]_1 [0]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(min_latency1_carry_i_22__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    min_latency1_carry_i_23__6
       (.I0(min_latency1_carry_i_33__6_n_0),
        .I1(fifo_count[2]),
        .I2(\channel_old_latency_reg[6]_1 [2]),
        .O(min_latency1_carry_i_23__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_24__6
       (.I0(\state_cur[2]_i_6__6_n_0 ),
        .I1(tail_reg[3]),
        .I2(head_reg[3]),
        .O(fifo_count[3]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    min_latency1_carry_i_25__6
       (.I0(tail_reg[3]),
        .I1(\state_cur[2]_i_6__6_n_0 ),
        .I2(head_reg[3]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(fifo_count[4]));
  LUT6 #(
    .INIT(64'h2CFBFB2C08202008)) 
    min_latency1_carry_i_33__6
       (.I0(\channel_old_latency_reg[6]_1 [0]),
        .I1(head_reg[0]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .I4(head_reg[1]),
        .I5(\channel_old_latency_reg[6]_1 [1]),
        .O(min_latency1_carry_i_33__6_n_0));
  LUT6 #(
    .INIT(64'h5D04A2FBA2FB5D04)) 
    min_latency1_carry_i_34__6
       (.I0(tail_reg[1]),
        .I1(head_reg[0]),
        .I2(tail_reg[0]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(fifo_count[2]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    min_latency1_carry_i_35__6
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .O(fifo_count[1]));
  LUT6 #(
    .INIT(64'h0096FFFF00000096)) 
    min_latency1_carry_i_3__6
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(\channel_old_latency_reg[6]_1 [0]),
        .I3(\switch2cpu\.latency [0]),
        .I4(\switch2cpu\.latency [1]),
        .I5(\switch2channel\.latency__0 [0]),
        .O(DI[0]));
  LUT1 #(
    .INIT(2'h1)) 
    min_latency1_carry_i_4__0
       (.I0(\switch2channel\.latency ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0069690096000069)) 
    min_latency1_carry_i_5__6
       (.I0(min_latency1_carry_i_8__6_n_0),
        .I1(fifo_count[5]),
        .I2(\channel_old_latency_reg[6]_1 [5]),
        .I3(fifo_cur_char_data_count),
        .I4(\channel_old_latency_reg[6]_2 ),
        .I5(\switch2channel\.latency__0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h82282882)) 
    min_latency1_carry_i_7__6
       (.I0(min_latency1_carry_i_22__6_n_0),
        .I1(\switch2cpu\.latency [0]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(\channel_old_latency_reg[6]_1 [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    min_latency1_carry_i_8__6
       (.I0(min_latency1_carry_i_23__6_n_0),
        .I1(fifo_count[3]),
        .I2(\channel_old_latency_reg[6]_1 [3]),
        .I3(fifo_count[4]),
        .I4(\channel_old_latency_reg[6]_1 [4]),
        .O(min_latency1_carry_i_8__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_9
       (.I0(\state_cur[2]_i_5__20_n_0 ),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .O(fifo_count[5]));
  LUT6 #(
    .INIT(64'hC880DCAAEA80FEAA)) 
    \state_cur[0]_i_1__20 
       (.I0(state_cur[2]),
        .I1(\tail_reg[0]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(p_0_in),
        .I5(state_next20_in),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \state_cur[1]_i_1__22 
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .I2(state_cur[0]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hA0FFFF0C00FFFC0C)) 
    \state_cur[2]_i_1__20 
       (.I0(state_next20_in),
        .I1(\tail_reg[0]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(state_cur[1]),
        .I5(p_0_in),
        .O(\state_cur[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'h9FFF9F9D)) 
    \state_cur[2]_i_2__6 
       (.I0(state_cur[2]),
        .I1(state_cur[1]),
        .I2(p_0_in),
        .I3(state_cur[0]),
        .I4(\tail_reg[0]_0 ),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \state_cur[2]_i_3__22 
       (.I0(\state_cur[2]_i_4__22_n_0 ),
        .I1(head_reg[6]),
        .I2(tail_reg[6]),
        .I3(head_reg[5]),
        .I4(\state_cur[2]_i_5__20_n_0 ),
        .I5(tail_reg[5]),
        .O(state_next20_in));
  LUT6 #(
    .INIT(64'h0000000000004100)) 
    \state_cur[2]_i_4__22 
       (.I0(fifo_count[3]),
        .I1(tail_reg[0]),
        .I2(head_reg[0]),
        .I3(fifo_count[1]),
        .I4(fifo_count[2]),
        .I5(fifo_count[4]),
        .O(\state_cur[2]_i_4__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    \state_cur[2]_i_5__20 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(\state_cur[2]_i_6__6_n_0 ),
        .I3(tail_reg[3]),
        .I4(tail_reg[4]),
        .O(\state_cur[2]_i_5__20_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF757751551011)) 
    \state_cur[2]_i_6__6 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(tail_reg[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[2]),
        .O(\state_cur[2]_i_6__6_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__20_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__20_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__20_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__22 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__22 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tail[2]_i_1__15 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .I2(tail_reg[2]),
        .O(\tail[2]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tail[3]_i_1__8 
       (.I0(tail_reg[1]),
        .I1(tail_reg[0]),
        .I2(tail_reg[2]),
        .I3(tail_reg[3]),
        .O(\tail[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tail[4]_i_1__13 
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .I4(tail_reg[4]),
        .O(\tail[4]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tail[5]_i_1 
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .I5(tail_reg[5]),
        .O(\tail[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tail[6]_i_2 
       (.I0(\tail[6]_i_3_n_0 ),
        .I1(tail_reg[5]),
        .I2(tail_reg[6]),
        .O(\tail[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tail[6]_i_3 
       (.I0(tail_reg[4]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .I4(tail_reg[3]),
        .O(\tail[6]_i_3_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[0]_i_1__22_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[1]_i_1__22_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[2]_i_1__15_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[3]_i_1__8_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[4]_i_1__13_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[5]_i_1_n_0 ),
        .Q(tail_reg[5]),
        .R(\tail_reg[0]_1 ));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\tail_reg[0]_0 ),
        .D(\tail[6]_i_2_n_0 ),
        .Q(tail_reg[6]),
        .R(\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0_20
   (\switch2channel\.ready ,
    DINADIN,
    input_pc,
    \middle_reg[0]_0 ,
    \tail_reg[1]_0 ,
    \channel_old_latency_reg[0] ,
    p_16_out,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[3] ,
    S,
    content_reg_bram_0_0,
    \middle_reg[0]_1 ,
    DI,
    \channel_old_latency_reg[3]_0 ,
    bb_full,
    \channel_old_latency_reg[2] ,
    \channel_old_latency_reg[5]_0 ,
    \head_reg[2]_0 ,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_1,
    \head_reg[6]_0 ,
    Q,
    \channel_old_latency_reg[3]_1 ,
    CO,
    in_0_out_01_out,
    \in_0\.data ,
    content_reg_bram_0_2,
    p_0_in,
    \tail_reg[0]_0 ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_2 ,
    \channel_old_latency_reg[3]_3 ,
    \cur_state[1]_i_3 );
  output \switch2channel\.ready ;
  output [7:0]DINADIN;
  output [7:0]input_pc;
  output \middle_reg[0]_0 ;
  output \tail_reg[1]_0 ;
  output [0:0]\channel_old_latency_reg[0] ;
  output [3:0]p_16_out;
  output \channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[3] ;
  output [1:0]S;
  output [8:0]content_reg_bram_0_0;
  output [7:0]\middle_reg[0]_1 ;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_0 ;
  output [0:0]bb_full;
  output \channel_old_latency_reg[2] ;
  output \channel_old_latency_reg[5]_0 ;
  output \head_reg[2]_0 ;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_1;
  input [0:0]\head_reg[6]_0 ;
  input [6:0]Q;
  input [2:0]\channel_old_latency_reg[3]_1 ;
  input [0:0]CO;
  input in_0_out_01_out;
  input [8:0]\in_0\.data ;
  input content_reg_bram_0_2;
  input [0:0]p_0_in;
  input \tail_reg[0]_0 ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_2 ;
  input \channel_old_latency_reg[3]_3 ;
  input \cur_state[1]_i_3 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]bb_full;
  wire [0:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[3] ;
  wire \channel_old_latency_reg[3]_0 ;
  wire [2:0]\channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire [8:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_i_20__19_n_0;
  wire content_reg_bram_0_i_21__18_n_0;
  wire content_reg_bram_0_i_22__12_n_0;
  wire content_reg_bram_0_i_23__12_n_0;
  wire content_reg_bram_0_i_32__13_n_0;
  wire content_reg_bram_0_i_33__5_n_0;
  wire content_reg_bram_0_i_34__6_n_0;
  wire content_reg_bram_0_i_35__5_n_0;
  wire content_reg_bram_0_i_36__5_n_0;
  wire content_reg_bram_0_i_54__6_n_0;
  wire content_reg_bram_0_i_8__22_n_0;
  wire \cur_state[1]_i_3 ;
  wire [8:0]from_memory;
  wire \head[0]_i_1__17_n_0 ;
  wire \head[6]_i_6__6_n_0 ;
  wire \head[6]_i_7__5_n_0 ;
  wire \head[6]_i_8__6_n_0 ;
  wire \head[6]_i_9__5_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire [0:0]\head_reg[6]_0 ;
  wire [8:0]\in_0\.data ;
  wire in_0_out_01_out;
  wire [7:0]input_pc;
  wire middle;
  wire \middle[0]_i_1__20_n_0 ;
  wire \middle[1]_i_1__20_n_0 ;
  wire \middle[2]_i_1__20_n_0 ;
  wire \middle[3]_i_1__20_n_0 ;
  wire \middle[4]_i_1__20_n_0 ;
  wire \middle[5]_i_1__20_n_0 ;
  wire \middle[6]_i_1__20_n_0 ;
  wire \middle[7]_i_1__8_n_0 ;
  wire \middle[8]_i_2__6_n_0 ;
  wire \middle_reg[0]_0 ;
  wire [7:0]\middle_reg[0]_1 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_i_20__6_n_0;
  wire min_latency1_carry_i_21__5_n_0;
  wire min_latency1_carry_i_22__5_n_0;
  wire min_latency1_carry_i_28__5_n_0;
  wire min_latency1_carry_i_29__5_n_0;
  wire min_latency1_carry_i_30__5_n_0;
  wire min_latency1_carry_i_34__5_n_0;
  wire min_latency1_carry_i_35__5_n_0;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire [3:0]p_16_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__17_n_0 ;
  wire \state_cur[2]_i_3__19_n_0 ;
  wire \state_cur[2]_i_4__19_n_0 ;
  wire \state_cur[2]_i_5__17_n_0 ;
  wire \state_cur[2]_i_6__5_n_0 ;
  wire \state_cur[2]_i_7__5_n_0 ;
  wire [2:0]state_next;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail[0]_i_1__19_n_0 ;
  wire \tail[1]_i_1__19_n_0 ;
  wire \tail[2]_i_1__22_n_0 ;
  wire \tail[3]_i_1__22_n_0 ;
  wire \tail[4]_i_1__20_n_0 ;
  wire \tail[5]_i_1__6_n_0 ;
  wire \tail[6]_i_2__6_n_0 ;
  wire [6:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[1]_0 ;
  wire [6:1]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF7F80807F7F8080)) 
    \channel_old_latency[3]_i_1__5 
       (.I0(p_16_out[0]),
        .I1(\channel_old_latency_reg[3]_1 [0]),
        .I2(\channel_old_latency_reg[3]_1 [1]),
        .I3(\channel_old_latency_reg[5] ),
        .I4(p_16_out[1]),
        .I5(\channel_old_latency_reg[3]_1 [2]),
        .O(\channel_old_latency_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \channel_old_latency[3]_i_3__4 
       (.I0(\channel_old_latency_reg[3]_0 ),
        .I1(\channel_old_latency_reg[3]_3 ),
        .I2(CO),
        .O(p_16_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_old_latency[5]_i_2__4 
       (.I0(p_16_out[2]),
        .I1(p_16_out[3]),
        .O(\channel_old_latency_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'h74474774)) 
    \channel_old_latency[6]_i_4__4 
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(p_16_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channel_old_latency[6]_i_6__4 
       (.I0(\channel_old_latency_reg[5]_0 ),
        .I1(CO),
        .O(p_16_out[2]));
  LUT6 #(
    .INIT(64'h00000000B24D4DB2)) 
    \channel_old_latency[6]_i_7__5 
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__6_n_0),
        .I2(min_latency1_carry_i_21__5_n_0),
        .I3(min_latency1_carry_i_22__5_n_0),
        .I4(Q[6]),
        .I5(CO),
        .O(p_16_out[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_8__22_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\switch2channel\.ready ,\switch2channel\.ready }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_10__20
       (.I0(from_memory[7]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [7]),
        .O(content_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_10__21
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[4]),
        .O(\middle_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_10__22
       (.I0(input_pc[4]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[4]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_11__20
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [6]),
        .O(content_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_11__21
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[3]),
        .O(\middle_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_11__22
       (.I0(input_pc[3]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[3]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_12__20
       (.I0(from_memory[5]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [5]),
        .O(content_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_12__21
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[2]),
        .O(\middle_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_12__22
       (.I0(input_pc[2]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[2]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_13__20
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [4]),
        .O(content_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_13__21
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[1]),
        .O(\middle_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_13__22
       (.I0(input_pc[1]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[1]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_14__20
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [3]),
        .O(content_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_14__21
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[0]),
        .O(\middle_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_14__22
       (.I0(input_pc[0]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[0]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_15__13
       (.I0(from_memory[2]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [2]),
        .O(content_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_16__20
       (.I0(from_memory[1]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [1]),
        .O(content_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_17__13
       (.I0(from_memory[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[0] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [0]),
        .O(content_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    content_reg_bram_0_i_17__14
       (.I0(\middle_reg_n_0_[0] ),
        .I1(content_reg_bram_0_i_32__13_n_0),
        .I2(from_memory[0]),
        .I3(in_0_out_01_out),
        .I4(\in_0\.data [0]),
        .I5(content_reg_bram_0_2),
        .O(\middle_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    content_reg_bram_0_i_18__5
       (.I0(content_reg_bram_0_i_33__5_n_0),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_34__6_n_0),
        .I4(content_reg_bram_0_i_35__5_n_0),
        .I5(content_reg_bram_0_i_36__5_n_0),
        .O(\switch2channel\.ready ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__19
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(content_reg_bram_0_i_20__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_21__18
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(content_reg_bram_0_i_21__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_22__12
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(content_reg_bram_0_i_22__12_n_0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_22__13
       (.I0(\in_0\.data [8]),
        .I1(in_0_out_01_out),
        .I2(from_memory[8]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[8] ),
        .O(input_pc[7]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_23__12
       (.I0(head_reg[1]),
        .I1(head_reg[2]),
        .O(content_reg_bram_0_i_23__12_n_0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_23__13
       (.I0(\in_0\.data [7]),
        .I1(in_0_out_01_out),
        .I2(from_memory[7]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[7] ),
        .O(input_pc[6]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_24__13
       (.I0(\in_0\.data [6]),
        .I1(in_0_out_01_out),
        .I2(from_memory[6]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[6] ),
        .O(input_pc[5]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_25__13
       (.I0(\in_0\.data [5]),
        .I1(in_0_out_01_out),
        .I2(from_memory[5]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[5] ),
        .O(input_pc[4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_26__13
       (.I0(\in_0\.data [4]),
        .I1(in_0_out_01_out),
        .I2(from_memory[4]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[4] ),
        .O(input_pc[3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_27__13
       (.I0(\in_0\.data [3]),
        .I1(in_0_out_01_out),
        .I2(from_memory[3]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[3] ),
        .O(input_pc[2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_28__13
       (.I0(\in_0\.data [2]),
        .I1(in_0_out_01_out),
        .I2(from_memory[2]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[2] ),
        .O(input_pc[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_29__13
       (.I0(\in_0\.data [1]),
        .I1(in_0_out_01_out),
        .I2(from_memory[1]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[1] ),
        .O(input_pc[0]));
  LUT6 #(
    .INIT(64'h10EFFF00BF40FF00)) 
    content_reg_bram_0_i_2__19
       (.I0(content_reg_bram_0_i_20__19_n_0),
        .I1(content_reg_bram_0_i_21__18_n_0),
        .I2(\head_reg[6]_0 ),
        .I3(head_reg[6]),
        .I4(head_reg[5]),
        .I5(content_reg_bram_0_i_22__12_n_0),
        .O(where_to_read[6]));
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_32__13
       (.I0(state_cur[1]),
        .I1(state_cur[2]),
        .O(content_reg_bram_0_i_32__13_n_0));
  LUT6 #(
    .INIT(64'h66FFFF66FF6696FF)) 
    content_reg_bram_0_i_33__5
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(tail_reg[5]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .I5(content_reg_bram_0_i_54__6_n_0),
        .O(content_reg_bram_0_i_33__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    content_reg_bram_0_i_34__6
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .O(content_reg_bram_0_i_34__6_n_0));
  LUT6 #(
    .INIT(64'hFF6666FF96FFFF66)) 
    content_reg_bram_0_i_35__5
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_35__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hEB7DBE7D)) 
    content_reg_bram_0_i_36__5
       (.I0(head_reg[0]),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .O(content_reg_bram_0_i_36__5_n_0));
  LUT6 #(
    .INIT(64'h555556AAAAAA56AA)) 
    content_reg_bram_0_i_3__19
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(\head_reg[6]_0 ),
        .I3(content_reg_bram_0_i_21__18_n_0),
        .I4(content_reg_bram_0_i_20__19_n_0),
        .I5(content_reg_bram_0_i_22__12_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_4__19
       (.I0(content_reg_bram_0_i_20__19_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(content_reg_bram_0_i_23__12_n_0),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    content_reg_bram_0_i_54__6
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .O(content_reg_bram_0_i_54__6_n_0));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_5__5
       (.I0(content_reg_bram_0_i_20__19_n_0),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_6__5
       (.I0(content_reg_bram_0_i_20__19_n_0),
        .I1(\head_reg[6]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_7__19
       (.I0(head_reg[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(state_cur[0]),
        .I5(head_reg[0]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_7__21
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[7]),
        .O(\middle_reg[0]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_7__22
       (.I0(input_pc[7]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_8__14
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[6]),
        .O(\middle_reg[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_8__21
       (.I0(input_pc[6]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__22
       (.I0(head_reg[0]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .O(content_reg_bram_0_i_8__22_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_9__20
       (.I0(from_memory[8]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(in_0_out_01_out),
        .I5(\in_0\.data [8]),
        .O(content_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_9__21
       (.I0(\middle_reg[0]_0 ),
        .I1(input_pc[5]),
        .O(\middle_reg[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    content_reg_bram_0_i_9__22
       (.I0(input_pc[5]),
        .I1(\middle_reg[0]_0 ),
        .O(DINADIN[5]));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \cur_state[1]_i_8 
       (.I0(content_reg_bram_0_i_36__5_n_0),
        .I1(content_reg_bram_0_i_35__5_n_0),
        .I2(content_reg_bram_0_i_34__6_n_0),
        .I3(\head[6]_i_8__6_n_0 ),
        .I4(content_reg_bram_0_i_33__5_n_0),
        .I5(\cur_state[1]_i_3 ),
        .O(bb_full));
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__17 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__17 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__17 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__17 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_1__5 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \head[5]_i_1__5 
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .I5(head_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[6]_i_2__5 
       (.I0(head_reg[6]),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_22__12_n_0),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \head[6]_i_5__5 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head[6]_i_6__6_n_0 ),
        .I5(\head[6]_i_7__5_n_0 ),
        .O(\head_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_6__6 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head[6]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \head[6]_i_7__5 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(\head[6]_i_8__6_n_0 ),
        .I5(\head[6]_i_9__5_n_0 ),
        .O(\head[6]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_8__6 
       (.I0(tail_reg[5]),
        .I1(head_reg[5]),
        .O(\head[6]_i_8__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_9__5 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .O(\head[6]_i_9__5_n_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(\head[0]_i_1__17_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(\tail_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[0]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_1[0]),
        .O(\middle[0]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[1]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[1]),
        .I4(content_reg_bram_0_1[1]),
        .O(\middle[1]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[2]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[2]),
        .I4(content_reg_bram_0_1[2]),
        .O(\middle[2]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[3]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[3]),
        .I4(content_reg_bram_0_1[3]),
        .O(\middle[3]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[4]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[4]),
        .I4(content_reg_bram_0_1[4]),
        .O(\middle[4]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[5]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[5]),
        .I4(content_reg_bram_0_1[5]),
        .O(\middle[5]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[6]_i_1__20 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[6]),
        .I4(content_reg_bram_0_1[6]),
        .O(\middle[6]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[7]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[7]),
        .I4(content_reg_bram_0_1[7]),
        .O(\middle[7]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000824F8202)) 
    \middle[8]_i_1__5 
       (.I0(state_cur[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(middle));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[8]_i_2__6 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[8]),
        .I4(content_reg_bram_0_1[8]),
        .O(\middle[8]_i_2__6_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1__20_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1__20_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1__20_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1__20_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1__20_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1__20_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1__20_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[8]_i_2__6_n_0 ),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_12__5
       (.I0(min_latency1_carry_i_20__6_n_0),
        .I1(min_latency1_carry_i_21__5_n_0),
        .I2(Q[5]),
        .O(\channel_old_latency_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_13__6
       (.I0(min_latency1_carry_i_28__5_n_0),
        .I1(min_latency1_carry_i_29__5_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__5_n_0),
        .I4(Q[4]),
        .O(\channel_old_latency_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_17__5
       (.I0(min_latency1_carry_i_29__5_n_0),
        .I1(min_latency1_carry_i_28__5_n_0),
        .I2(Q[3]),
        .O(\channel_old_latency_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_18__5
       (.I0(min_latency1_carry_i_34__5_n_0),
        .I1(min_latency1_carry_i_35__5_n_0),
        .I2(Q[2]),
        .O(\channel_old_latency_reg[2] ));
  LUT6 #(
    .INIT(64'h9996699966699666)) 
    min_latency1_carry_i_19__6
       (.I0(tail_reg[1]),
        .I1(head_reg[1]),
        .I2(Q[0]),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[1]),
        .O(\tail_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h4D00FF4D)) 
    min_latency1_carry_i_20__6
       (.I0(min_latency1_carry_i_28__5_n_0),
        .I1(min_latency1_carry_i_29__5_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__5_n_0),
        .I4(Q[4]),
        .O(min_latency1_carry_i_20__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_21__5
       (.I0(head_reg[5]),
        .I1(tail_reg[5]),
        .I2(\state_cur[2]_i_5__17_n_0 ),
        .O(min_latency1_carry_i_21__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    min_latency1_carry_i_22__5
       (.I0(head_reg[6]),
        .I1(tail_reg[6]),
        .I2(head_reg[5]),
        .I3(tail_reg[5]),
        .I4(\state_cur[2]_i_5__17_n_0 ),
        .O(min_latency1_carry_i_22__5_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_28__5
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__5_n_0 ),
        .O(min_latency1_carry_i_28__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h17)) 
    min_latency1_carry_i_29__5
       (.I0(Q[2]),
        .I1(min_latency1_carry_i_34__5_n_0),
        .I2(min_latency1_carry_i_35__5_n_0),
        .O(min_latency1_carry_i_29__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    min_latency1_carry_i_30__5
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(\state_cur[2]_i_7__5_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(min_latency1_carry_i_30__5_n_0));
  LUT6 #(
    .INIT(64'h6FF642244BB40000)) 
    min_latency1_carry_i_34__5
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(min_latency1_carry_i_34__5_n_0));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    min_latency1_carry_i_35__5
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_35__5_n_0));
  LUT6 #(
    .INIT(64'hE26060E260E2E260)) 
    min_latency1_carry_i_3__5
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(min_latency1_carry),
        .I2(\tail_reg[1]_0 ),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[0]),
        .O(DI));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    min_latency1_carry_i_4__6
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__6_n_0),
        .I2(min_latency1_carry_i_21__5_n_0),
        .I3(min_latency1_carry_i_22__5_n_0),
        .I4(Q[6]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990900960060660)) 
    min_latency1_carry_i_7__5
       (.I0(\tail_reg[1]_0 ),
        .I1(min_latency1_carry),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(\channel_old_latency_reg[3]_2 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF55F333F3300000)) 
    \state_cur[0]_i_1__17 
       (.I0(\state_cur[2]_i_3__19_n_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(p_0_in),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__19 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hF5AE54AE55AE54AE)) 
    \state_cur[2]_i_1__17 
       (.I0(state_cur[1]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .I5(\state_cur[2]_i_3__19_n_0 ),
        .O(\state_cur[2]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hFF3A3BFF)) 
    \state_cur[2]_i_2__5 
       (.I0(p_0_in),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h0900000900090600)) 
    \state_cur[2]_i_3__19 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(\state_cur[2]_i_4__19_n_0 ),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .I5(\state_cur[2]_i_5__17_n_0 ),
        .O(\state_cur[2]_i_3__19_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFF6F9FF)) 
    \state_cur[2]_i_4__19 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_6__5_n_0 ),
        .I3(head_reg[3]),
        .I4(tail_reg[3]),
        .I5(\state_cur[2]_i_7__5_n_0 ),
        .O(\state_cur[2]_i_4__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \state_cur[2]_i_5__17 
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__5_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\state_cur[2]_i_5__17_n_0 ));
  LUT6 #(
    .INIT(64'hF96FFFFFFFFFF96F)) 
    \state_cur[2]_i_6__5 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'hD0FD0000FFFFD0FD)) 
    \state_cur[2]_i_7__5 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_7__5_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__17_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__17_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__17_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__19 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__19 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__22 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__22 
       (.I0(tail_reg[3]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(\tail[3]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__20 
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .O(\tail[4]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tail[5]_i_1__6 
       (.I0(tail_reg[5]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[3]),
        .O(\tail[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \tail[6]_i_2__6 
       (.I0(tail_reg[6]),
        .I1(tail_reg[5]),
        .I2(content_reg_bram_0_i_34__6_n_0),
        .O(\tail[6]_i_2__6_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[0]_i_1__19_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[1]_i_1__19_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[2]_i_1__22_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[3]_i_1__22_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[4]_i_1__20_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[5]_i_1__6_n_0 ),
        .Q(tail_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[6]_i_2__6_n_0 ),
        .Q(tail_reg[6]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0_33
   (\switch2channel\.ready ,
    \tail_reg[1]_0 ,
    \channel_old_latency_reg[0] ,
    p_30_out,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[3] ,
    S,
    D,
    cur_is_even_character_reg_rep__0,
    DI,
    \channel_old_latency_reg[3]_0 ,
    \tail_reg[6]_0 ,
    \head_reg[5]_0 ,
    \channel_old_latency_reg[2] ,
    \channel_old_latency_reg[5]_0 ,
    \head_reg[2]_0 ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    content_reg_bram_0_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_1,
    \head_reg[6]_0 ,
    Q,
    \channel_old_latency_reg[3]_1 ,
    CO,
    \middle_reg[0]_0 ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[7]_3 ,
    p_0_in,
    \tail_reg[0]_0 ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_2 ,
    \channel_old_latency_reg[3]_3 ,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13);
  output \switch2channel\.ready ;
  output \tail_reg[1]_0 ;
  output [0:0]\channel_old_latency_reg[0] ;
  output [3:0]p_30_out;
  output \channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[3] ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__0;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_0 ;
  output \tail_reg[6]_0 ;
  output \head_reg[5]_0 ;
  output \channel_old_latency_reg[2] ;
  output \channel_old_latency_reg[5]_0 ;
  output \head_reg[2]_0 ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__0_0;
  output [7:0]cur_is_even_character_reg_rep__0_1;
  output [8:0]content_reg_bram_0_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_1;
  input [0:0]\head_reg[6]_0 ;
  input [6:0]Q;
  input [2:0]\channel_old_latency_reg[3]_1 ;
  input [0:0]CO;
  input \middle_reg[0]_0 ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input [7:0]\middle_reg[7]_2 ;
  input \middle_reg[7]_3 ;
  input [0:0]p_0_in;
  input \tail_reg[0]_0 ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_2 ;
  input \channel_old_latency_reg[3]_3 ;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[3] ;
  wire \channel_old_latency_reg[3]_0 ;
  wire [2:0]\channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire [8:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire content_reg_bram_0_i_20__16_n_0;
  wire content_reg_bram_0_i_20__17_n_0;
  wire content_reg_bram_0_i_21__15_n_0;
  wire content_reg_bram_0_i_21__16_n_0;
  wire content_reg_bram_0_i_22__10_n_0;
  wire content_reg_bram_0_i_22__11_n_0;
  wire content_reg_bram_0_i_23__10_n_0;
  wire content_reg_bram_0_i_23__11_n_0;
  wire content_reg_bram_0_i_24__11_n_0;
  wire content_reg_bram_0_i_25__11_n_0;
  wire content_reg_bram_0_i_26__11_n_0;
  wire content_reg_bram_0_i_27__11_n_0;
  wire content_reg_bram_0_i_28__11_n_0;
  wire content_reg_bram_0_i_29__11_n_0;
  wire content_reg_bram_0_i_34__5_n_0;
  wire content_reg_bram_0_i_35__4_n_0;
  wire content_reg_bram_0_i_36__4_n_0;
  wire content_reg_bram_0_i_54__5_n_0;
  wire content_reg_bram_0_i_8__20_n_0;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__0;
  wire [7:0]cur_is_even_character_reg_rep__0_0;
  wire [7:0]cur_is_even_character_reg_rep__0_1;
  wire [8:0]from_memory;
  wire \head[0]_i_1__14_n_0 ;
  wire \head[6]_i_11__4_n_0 ;
  wire \head[6]_i_12__4_n_0 ;
  wire \head[6]_i_14__4_n_0 ;
  wire \head[6]_i_15__4_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire \head_reg[5]_0 ;
  wire [0:0]\head_reg[6]_0 ;
  wire middle;
  wire \middle[0]_i_1__17_n_0 ;
  wire \middle[1]_i_1__17_n_0 ;
  wire \middle[2]_i_1__17_n_0 ;
  wire \middle[3]_i_1__17_n_0 ;
  wire \middle[4]_i_1__17_n_0 ;
  wire \middle[5]_i_1__17_n_0 ;
  wire \middle[6]_i_1__17_n_0 ;
  wire \middle[7]_i_1__7_n_0 ;
  wire \middle[8]_i_2__5_n_0 ;
  wire \middle_reg[0]_0 ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [7:0]\middle_reg[7]_2 ;
  wire \middle_reg[7]_3 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_i_20__5_n_0;
  wire min_latency1_carry_i_21__4_n_0;
  wire min_latency1_carry_i_22__4_n_0;
  wire min_latency1_carry_i_28__4_n_0;
  wire min_latency1_carry_i_29__4_n_0;
  wire min_latency1_carry_i_30__4_n_0;
  wire min_latency1_carry_i_34__4_n_0;
  wire min_latency1_carry_i_35__4_n_0;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire [3:0]p_30_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__14_n_0 ;
  wire \state_cur[2]_i_3__16_n_0 ;
  wire \state_cur[2]_i_4__16_n_0 ;
  wire \state_cur[2]_i_5__14_n_0 ;
  wire \state_cur[2]_i_6__4_n_0 ;
  wire \state_cur[2]_i_7__4_n_0 ;
  wire [2:0]state_next;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail[0]_i_1__16_n_0 ;
  wire \tail[1]_i_1__16_n_0 ;
  wire \tail[2]_i_1__21_n_0 ;
  wire \tail[3]_i_1__20_n_0 ;
  wire \tail[4]_i_1__19_n_0 ;
  wire \tail[5]_i_1__5_n_0 ;
  wire \tail[6]_i_2__5_n_0 ;
  wire [6:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[1]_0 ;
  wire \tail_reg[6]_0 ;
  wire [6:1]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF7F80807F7F8080)) 
    \channel_old_latency[3]_i_1__4 
       (.I0(p_30_out[0]),
        .I1(\channel_old_latency_reg[3]_1 [0]),
        .I2(\channel_old_latency_reg[3]_1 [1]),
        .I3(\channel_old_latency_reg[5] ),
        .I4(p_30_out[1]),
        .I5(\channel_old_latency_reg[3]_1 [2]),
        .O(\channel_old_latency_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \channel_old_latency[3]_i_3__3 
       (.I0(\channel_old_latency_reg[3]_0 ),
        .I1(\channel_old_latency_reg[3]_3 ),
        .I2(CO),
        .O(p_30_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_old_latency[5]_i_2__3 
       (.I0(p_30_out[2]),
        .I1(p_30_out[3]),
        .O(\channel_old_latency_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h74474774)) 
    \channel_old_latency[6]_i_4__3 
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(p_30_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channel_old_latency[6]_i_6__3 
       (.I0(\channel_old_latency_reg[5]_0 ),
        .I1(CO),
        .O(p_30_out[2]));
  LUT6 #(
    .INIT(64'h00000000B24D4DB2)) 
    \channel_old_latency[6]_i_7__4 
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__5_n_0),
        .I2(min_latency1_carry_i_21__4_n_0),
        .I3(min_latency1_carry_i_22__4_n_0),
        .I4(Q[6]),
        .I5(CO),
        .O(p_30_out[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_8__20_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\switch2channel\.ready ,\switch2channel\.ready }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_25__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_25__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[4]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_10__19
       (.I0(content_reg_bram_0_6),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[7]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[7] ),
        .O(content_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_26__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_26__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[3]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_11__19
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_27__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_27__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[2]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_12__19
       (.I0(content_reg_bram_0_8),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[5]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[5] ),
        .O(content_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_28__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_28__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_13__19
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_29__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_29__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[0]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_14__19
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_15__11
       (.I0(content_reg_bram_0_11),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[2]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[2] ),
        .O(content_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(content_reg_bram_0_2),
        .I2(content_reg_bram_0_3),
        .I3(content_reg_bram_0_i_21__16_n_0),
        .O(cur_is_even_character_reg_rep_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(content_reg_bram_0_2),
        .I2(content_reg_bram_0_3),
        .I3(content_reg_bram_0_i_20__17_n_0),
        .O(cur_is_even_character_reg_rep_2));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_16__19
       (.I0(content_reg_bram_0_12),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[1]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[1] ),
        .O(content_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_17__11
       (.I0(content_reg_bram_0_13),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[0] ),
        .O(content_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    content_reg_bram_0_i_18__4
       (.I0(\tail_reg[6]_0 ),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_34__5_n_0),
        .I4(content_reg_bram_0_i_35__4_n_0),
        .I5(content_reg_bram_0_i_36__4_n_0),
        .O(\switch2channel\.ready ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__18
       (.I0(cur_is_even_character_reg_rep_0),
        .O(cur_is_even_character_reg_rep));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__19
       (.I0(cur_is_even_character_reg_rep_2),
        .O(cur_is_even_character_reg_rep_1));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__16
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(content_reg_bram_0_i_20__16_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_20__17
       (.I0(from_memory[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[0] ),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_13),
        .O(content_reg_bram_0_i_20__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_21__15
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(content_reg_bram_0_i_21__15_n_0));
  LUT6 #(
    .INIT(64'h457500004575FFFF)) 
    content_reg_bram_0_i_21__16
       (.I0(\middle_reg_n_0_[0] ),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_13),
        .O(content_reg_bram_0_i_21__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_22__10
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(content_reg_bram_0_i_22__10_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_22__11
       (.I0(from_memory[8]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_22__11_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_23__10
       (.I0(head_reg[1]),
        .I1(head_reg[2]),
        .O(content_reg_bram_0_i_23__10_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_23__11
       (.I0(from_memory[7]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_23__11_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_24__11
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_24__11_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_25__11
       (.I0(from_memory[5]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_25__11_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_26__11
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_26__11_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_27__11
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_27__11_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_28__11
       (.I0(from_memory[2]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(content_reg_bram_0_11),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_28__11_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_29__11
       (.I0(from_memory[1]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(content_reg_bram_0_12),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_29__11_n_0));
  LUT6 #(
    .INIT(64'h10EFFF00BF40FF00)) 
    content_reg_bram_0_i_2__16
       (.I0(content_reg_bram_0_i_20__16_n_0),
        .I1(content_reg_bram_0_i_21__15_n_0),
        .I2(\head_reg[6]_0 ),
        .I3(head_reg[6]),
        .I4(head_reg[5]),
        .I5(content_reg_bram_0_i_22__10_n_0),
        .O(where_to_read[6]));
  LUT6 #(
    .INIT(64'h66FFFF66FF6696FF)) 
    content_reg_bram_0_i_33__4
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(tail_reg[5]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .I5(content_reg_bram_0_i_54__5_n_0),
        .O(\tail_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    content_reg_bram_0_i_34__5
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .O(content_reg_bram_0_i_34__5_n_0));
  LUT6 #(
    .INIT(64'hFF6666FF96FFFF66)) 
    content_reg_bram_0_i_35__4
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_35__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hEB7DBE7D)) 
    content_reg_bram_0_i_36__4
       (.I0(head_reg[0]),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .O(content_reg_bram_0_i_36__4_n_0));
  LUT6 #(
    .INIT(64'h555556AAAAAA56AA)) 
    content_reg_bram_0_i_3__16
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(\head_reg[6]_0 ),
        .I3(content_reg_bram_0_i_21__15_n_0),
        .I4(content_reg_bram_0_i_20__16_n_0),
        .I5(content_reg_bram_0_i_22__10_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_4__16
       (.I0(content_reg_bram_0_i_20__16_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(content_reg_bram_0_i_23__10_n_0),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    content_reg_bram_0_i_54__5
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .O(content_reg_bram_0_i_54__5_n_0));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_5__4
       (.I0(content_reg_bram_0_i_20__16_n_0),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_6__4
       (.I0(content_reg_bram_0_i_20__16_n_0),
        .I1(\head_reg[6]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_7__16
       (.I0(head_reg[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(state_cur[0]),
        .I5(head_reg[0]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_22__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_22__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__11
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_23__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__12
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_23__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__20
       (.I0(head_reg[0]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .O(content_reg_bram_0_i_8__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__17
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_24__11_n_0),
        .O(cur_is_even_character_reg_rep__0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__18
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_24__11_n_0),
        .O(cur_is_even_character_reg_rep__0_1[5]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_9__19
       (.I0(content_reg_bram_0_4),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[8]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[8] ),
        .O(content_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h10010110)) 
    \cur_state[1]_i_17 
       (.I0(content_reg_bram_0_i_36__4_n_0),
        .I1(content_reg_bram_0_i_35__4_n_0),
        .I2(content_reg_bram_0_i_34__5_n_0),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .O(\head_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__14 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__14 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__14 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__14 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_1__4 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \head[5]_i_1__4 
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .I5(head_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_11__4 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head[6]_i_11__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \head[6]_i_12__4 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(\head[6]_i_14__4_n_0 ),
        .I5(\head[6]_i_15__4_n_0 ),
        .O(\head[6]_i_12__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_14__4 
       (.I0(tail_reg[5]),
        .I1(head_reg[5]),
        .O(\head[6]_i_14__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_15__4 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .O(\head[6]_i_15__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[6]_i_2__4 
       (.I0(head_reg[6]),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_22__10_n_0),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \head[6]_i_5__4 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head[6]_i_11__4_n_0 ),
        .I5(\head[6]_i_12__4_n_0 ),
        .O(\head_reg[2]_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(\head[0]_i_1__14_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(\tail_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[0]_i_1__17 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_1[0]),
        .O(\middle[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__18 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_29__11_n_0),
        .I4(\middle_reg[7]_0 [0]),
        .I5(\middle_reg[7]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__19 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_29__11_n_0),
        .I4(\middle_reg[7]_2 [0]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[0]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[1]_i_1__17 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[1]),
        .I4(content_reg_bram_0_1[1]),
        .O(\middle[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__18 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_28__11_n_0),
        .I4(\middle_reg[7]_0 [1]),
        .I5(\middle_reg[7]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__19 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_28__11_n_0),
        .I4(\middle_reg[7]_2 [1]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[2]_i_1__17 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[2]),
        .I4(content_reg_bram_0_1[2]),
        .O(\middle[2]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__18 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_27__11_n_0),
        .I4(\middle_reg[7]_0 [2]),
        .I5(\middle_reg[7]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__19 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_27__11_n_0),
        .I4(\middle_reg[7]_2 [2]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[3]_i_1__17 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[3]),
        .I4(content_reg_bram_0_1[3]),
        .O(\middle[3]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__18 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_26__11_n_0),
        .I4(\middle_reg[7]_0 [3]),
        .I5(\middle_reg[7]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__19 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_26__11_n_0),
        .I4(\middle_reg[7]_2 [3]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[4]_i_1__17 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[4]),
        .I4(content_reg_bram_0_1[4]),
        .O(\middle[4]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__18 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_25__11_n_0),
        .I4(\middle_reg[7]_0 [4]),
        .I5(\middle_reg[7]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__19 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_25__11_n_0),
        .I4(\middle_reg[7]_2 [4]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[5]_i_1__17 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[5]),
        .I4(content_reg_bram_0_1[5]),
        .O(\middle[5]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__18 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_24__11_n_0),
        .I4(\middle_reg[7]_0 [5]),
        .I5(\middle_reg[7]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__19 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_24__11_n_0),
        .I4(\middle_reg[7]_2 [5]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[6]_i_1__17 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[6]),
        .I4(content_reg_bram_0_1[6]),
        .O(\middle[6]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__18 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_23__11_n_0),
        .I4(\middle_reg[7]_0 [6]),
        .I5(\middle_reg[7]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__19 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_23__11_n_0),
        .I4(\middle_reg[7]_2 [6]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[7]_i_1__7 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[7]),
        .I4(content_reg_bram_0_1[7]),
        .O(\middle[7]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__11 
       (.I0(content_reg_bram_0_i_20__17_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__16_n_0),
        .I3(content_reg_bram_0_i_22__11_n_0),
        .I4(\middle_reg[7]_0 [7]),
        .I5(\middle_reg[7]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__12 
       (.I0(content_reg_bram_0_i_21__16_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__17_n_0),
        .I3(content_reg_bram_0_i_22__11_n_0),
        .I4(\middle_reg[7]_2 [7]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[7]));
  LUT6 #(
    .INIT(64'h00000000824F8202)) 
    \middle[8]_i_1__4 
       (.I0(state_cur[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(middle));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[8]_i_2__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[8]),
        .I4(content_reg_bram_0_1[8]),
        .O(\middle[8]_i_2__5_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1__17_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1__17_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1__17_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1__17_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1__17_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1__17_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1__17_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_1__7_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[8]_i_2__5_n_0 ),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_12__4
       (.I0(min_latency1_carry_i_20__5_n_0),
        .I1(min_latency1_carry_i_21__4_n_0),
        .I2(Q[5]),
        .O(\channel_old_latency_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_13__5
       (.I0(min_latency1_carry_i_28__4_n_0),
        .I1(min_latency1_carry_i_29__4_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__4_n_0),
        .I4(Q[4]),
        .O(\channel_old_latency_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_17__4
       (.I0(min_latency1_carry_i_29__4_n_0),
        .I1(min_latency1_carry_i_28__4_n_0),
        .I2(Q[3]),
        .O(\channel_old_latency_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_18__4
       (.I0(min_latency1_carry_i_34__4_n_0),
        .I1(min_latency1_carry_i_35__4_n_0),
        .I2(Q[2]),
        .O(\channel_old_latency_reg[2] ));
  LUT6 #(
    .INIT(64'h9996699966699666)) 
    min_latency1_carry_i_19__5
       (.I0(tail_reg[1]),
        .I1(head_reg[1]),
        .I2(Q[0]),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[1]),
        .O(\tail_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h4D00FF4D)) 
    min_latency1_carry_i_20__5
       (.I0(min_latency1_carry_i_28__4_n_0),
        .I1(min_latency1_carry_i_29__4_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__4_n_0),
        .I4(Q[4]),
        .O(min_latency1_carry_i_20__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_21__4
       (.I0(head_reg[5]),
        .I1(tail_reg[5]),
        .I2(\state_cur[2]_i_5__14_n_0 ),
        .O(min_latency1_carry_i_21__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    min_latency1_carry_i_22__4
       (.I0(head_reg[6]),
        .I1(tail_reg[6]),
        .I2(head_reg[5]),
        .I3(tail_reg[5]),
        .I4(\state_cur[2]_i_5__14_n_0 ),
        .O(min_latency1_carry_i_22__4_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_28__4
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__4_n_0 ),
        .O(min_latency1_carry_i_28__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h17)) 
    min_latency1_carry_i_29__4
       (.I0(Q[2]),
        .I1(min_latency1_carry_i_34__4_n_0),
        .I2(min_latency1_carry_i_35__4_n_0),
        .O(min_latency1_carry_i_29__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    min_latency1_carry_i_30__4
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(\state_cur[2]_i_7__4_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(min_latency1_carry_i_30__4_n_0));
  LUT6 #(
    .INIT(64'h6FF642244BB40000)) 
    min_latency1_carry_i_34__4
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(min_latency1_carry_i_34__4_n_0));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    min_latency1_carry_i_35__4
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_35__4_n_0));
  LUT6 #(
    .INIT(64'hE26060E260E2E260)) 
    min_latency1_carry_i_3__4
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(min_latency1_carry),
        .I2(\tail_reg[1]_0 ),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[0]),
        .O(DI));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    min_latency1_carry_i_4__5
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__5_n_0),
        .I2(min_latency1_carry_i_21__4_n_0),
        .I3(min_latency1_carry_i_22__4_n_0),
        .I4(Q[6]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990900960060660)) 
    min_latency1_carry_i_7__4
       (.I0(\tail_reg[1]_0 ),
        .I1(min_latency1_carry),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(\channel_old_latency_reg[3]_2 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF55F333F3300000)) 
    \state_cur[0]_i_1__14 
       (.I0(\state_cur[2]_i_3__16_n_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(p_0_in),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__16 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hF5AE54AE55AE54AE)) 
    \state_cur[2]_i_1__14 
       (.I0(state_cur[1]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .I5(\state_cur[2]_i_3__16_n_0 ),
        .O(\state_cur[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hFF3A3BFF)) 
    \state_cur[2]_i_2__4 
       (.I0(p_0_in),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h0900000900090600)) 
    \state_cur[2]_i_3__16 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(\state_cur[2]_i_4__16_n_0 ),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .I5(\state_cur[2]_i_5__14_n_0 ),
        .O(\state_cur[2]_i_3__16_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFF6F9FF)) 
    \state_cur[2]_i_4__16 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_6__4_n_0 ),
        .I3(head_reg[3]),
        .I4(tail_reg[3]),
        .I5(\state_cur[2]_i_7__4_n_0 ),
        .O(\state_cur[2]_i_4__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \state_cur[2]_i_5__14 
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__4_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\state_cur[2]_i_5__14_n_0 ));
  LUT6 #(
    .INIT(64'hF96FFFFFFFFFF96F)) 
    \state_cur[2]_i_6__4 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hD0FD0000FFFFD0FD)) 
    \state_cur[2]_i_7__4 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_7__4_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__14_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__14_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__14_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__16 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__16 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__21 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__20 
       (.I0(tail_reg[3]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(\tail[3]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__19 
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .O(\tail[4]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tail[5]_i_1__5 
       (.I0(tail_reg[5]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[3]),
        .O(\tail[5]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \tail[6]_i_2__5 
       (.I0(tail_reg[6]),
        .I1(tail_reg[5]),
        .I2(content_reg_bram_0_i_34__5_n_0),
        .O(\tail[6]_i_2__5_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[0]_i_1__16_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[1]_i_1__16_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[2]_i_1__21_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[3]_i_1__20_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[4]_i_1__19_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[5]_i_1__5_n_0 ),
        .Q(tail_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[6]_i_2__5_n_0 ),
        .Q(tail_reg[6]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0_46
   (\switch2channel\.ready ,
    \tail_reg[1]_0 ,
    \channel_old_latency_reg[0] ,
    p_44_out,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[3] ,
    S,
    D,
    cur_is_even_character_reg_rep,
    DI,
    \channel_old_latency_reg[3]_0 ,
    \tail_reg[6]_0 ,
    \head_reg[5]_0 ,
    \channel_old_latency_reg[2] ,
    \channel_old_latency_reg[5]_0 ,
    \head_reg[2]_0 ,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep_3,
    DINADIN,
    cur_is_even_character_reg_rep_4,
    content_reg_bram_0_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_1,
    \head_reg[6]_0 ,
    Q,
    \channel_old_latency_reg[3]_1 ,
    CO,
    \middle_reg[7]_0 ,
    DOUTBDOUT,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[7]_3 ,
    \middle_reg[0]_0 ,
    p_0_in,
    \tail_reg[0]_0 ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_2 ,
    \channel_old_latency_reg[3]_3 ,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12);
  output \switch2channel\.ready ;
  output \tail_reg[1]_0 ;
  output [0:0]\channel_old_latency_reg[0] ;
  output [3:0]p_44_out;
  output \channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[3] ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_0 ;
  output \tail_reg[6]_0 ;
  output \head_reg[5]_0 ;
  output \channel_old_latency_reg[2] ;
  output \channel_old_latency_reg[5]_0 ;
  output \head_reg[2]_0 ;
  output [0:0]cur_is_even_character_reg_rep_0;
  output cur_is_even_character_reg_rep_1;
  output [0:0]cur_is_even_character_reg_rep_2;
  output cur_is_even_character_reg_rep_3;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_rep_4;
  output [8:0]content_reg_bram_0_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_1;
  input [0:0]\head_reg[6]_0 ;
  input [6:0]Q;
  input [2:0]\channel_old_latency_reg[3]_1 ;
  input [0:0]CO;
  input \middle_reg[7]_0 ;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7]_1 ;
  input [7:0]\middle_reg[7]_2 ;
  input \middle_reg[7]_3 ;
  input \middle_reg[0]_0 ;
  input [0:0]p_0_in;
  input \tail_reg[0]_0 ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_2 ;
  input \channel_old_latency_reg[3]_3 ;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[3] ;
  wire \channel_old_latency_reg[3]_0 ;
  wire [2:0]\channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire [8:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire content_reg_bram_0_i_20__13_n_0;
  wire content_reg_bram_0_i_20__14_n_0;
  wire content_reg_bram_0_i_21__12_n_0;
  wire content_reg_bram_0_i_21__13_n_0;
  wire content_reg_bram_0_i_22__8_n_0;
  wire content_reg_bram_0_i_22__9_n_0;
  wire content_reg_bram_0_i_23__8_n_0;
  wire content_reg_bram_0_i_23__9_n_0;
  wire content_reg_bram_0_i_24__9_n_0;
  wire content_reg_bram_0_i_25__9_n_0;
  wire content_reg_bram_0_i_26__9_n_0;
  wire content_reg_bram_0_i_27__9_n_0;
  wire content_reg_bram_0_i_28__9_n_0;
  wire content_reg_bram_0_i_29__9_n_0;
  wire content_reg_bram_0_i_34__4_n_0;
  wire content_reg_bram_0_i_35__3_n_0;
  wire content_reg_bram_0_i_36__3_n_0;
  wire content_reg_bram_0_i_54__4_n_0;
  wire content_reg_bram_0_i_8__19_n_0;
  wire [7:0]cur_is_even_character_reg_rep;
  wire [0:0]cur_is_even_character_reg_rep_0;
  wire cur_is_even_character_reg_rep_1;
  wire [0:0]cur_is_even_character_reg_rep_2;
  wire cur_is_even_character_reg_rep_3;
  wire [7:0]cur_is_even_character_reg_rep_4;
  wire [8:0]from_memory;
  wire \head[0]_i_1__11_n_0 ;
  wire \head[6]_i_11__3_n_0 ;
  wire \head[6]_i_12__3_n_0 ;
  wire \head[6]_i_14__3_n_0 ;
  wire \head[6]_i_15__3_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire \head_reg[5]_0 ;
  wire [0:0]\head_reg[6]_0 ;
  wire middle;
  wire \middle[0]_i_1__14_n_0 ;
  wire \middle[1]_i_1__14_n_0 ;
  wire \middle[2]_i_1__14_n_0 ;
  wire \middle[3]_i_1__14_n_0 ;
  wire \middle[4]_i_1__14_n_0 ;
  wire \middle[5]_i_1__14_n_0 ;
  wire \middle[6]_i_1__14_n_0 ;
  wire \middle[7]_i_1__6_n_0 ;
  wire \middle[8]_i_2__4_n_0 ;
  wire \middle_reg[0]_0 ;
  wire \middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [7:0]\middle_reg[7]_2 ;
  wire \middle_reg[7]_3 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_i_20__4_n_0;
  wire min_latency1_carry_i_21__3_n_0;
  wire min_latency1_carry_i_22__3_n_0;
  wire min_latency1_carry_i_28__3_n_0;
  wire min_latency1_carry_i_29__3_n_0;
  wire min_latency1_carry_i_30__3_n_0;
  wire min_latency1_carry_i_34__3_n_0;
  wire min_latency1_carry_i_35__3_n_0;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire [3:0]p_44_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__11_n_0 ;
  wire \state_cur[2]_i_3__13_n_0 ;
  wire \state_cur[2]_i_4__13_n_0 ;
  wire \state_cur[2]_i_5__11_n_0 ;
  wire \state_cur[2]_i_6__3_n_0 ;
  wire \state_cur[2]_i_7__3_n_0 ;
  wire [2:0]state_next;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail[0]_i_1__13_n_0 ;
  wire \tail[1]_i_1__13_n_0 ;
  wire \tail[2]_i_1__20_n_0 ;
  wire \tail[3]_i_1__18_n_0 ;
  wire \tail[4]_i_1__18_n_0 ;
  wire \tail[5]_i_1__4_n_0 ;
  wire \tail[6]_i_2__4_n_0 ;
  wire [6:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[1]_0 ;
  wire \tail_reg[6]_0 ;
  wire [6:1]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF7F80807F7F8080)) 
    \channel_old_latency[3]_i_1__3 
       (.I0(p_44_out[0]),
        .I1(\channel_old_latency_reg[3]_1 [0]),
        .I2(\channel_old_latency_reg[3]_1 [1]),
        .I3(\channel_old_latency_reg[5] ),
        .I4(p_44_out[1]),
        .I5(\channel_old_latency_reg[3]_1 [2]),
        .O(\channel_old_latency_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \channel_old_latency[3]_i_3__2 
       (.I0(\channel_old_latency_reg[3]_0 ),
        .I1(\channel_old_latency_reg[3]_3 ),
        .I2(CO),
        .O(p_44_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_old_latency[5]_i_2__2 
       (.I0(p_44_out[2]),
        .I1(p_44_out[3]),
        .O(\channel_old_latency_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h74474774)) 
    \channel_old_latency[6]_i_4__2 
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(p_44_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channel_old_latency[6]_i_6__2 
       (.I0(\channel_old_latency_reg[5]_0 ),
        .I1(CO),
        .O(p_44_out[2]));
  LUT6 #(
    .INIT(64'h00000000B24D4DB2)) 
    \channel_old_latency[6]_i_7__3 
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__4_n_0),
        .I2(min_latency1_carry_i_21__3_n_0),
        .I3(min_latency1_carry_i_22__3_n_0),
        .I4(Q[6]),
        .I5(CO),
        .O(p_44_out[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_8__19_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\switch2channel\.ready ,\switch2channel\.ready }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_25__9_n_0),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_25__9_n_0),
        .O(cur_is_even_character_reg_rep_4[4]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_10__16
       (.I0(content_reg_bram_0_5),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[7]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[7] ),
        .O(content_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_26__9_n_0),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_26__9_n_0),
        .O(cur_is_even_character_reg_rep_4[3]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_11__16
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_27__9_n_0),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_27__9_n_0),
        .O(cur_is_even_character_reg_rep_4[2]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_12__16
       (.I0(content_reg_bram_0_7),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[5]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[5] ),
        .O(content_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_28__9_n_0),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_28__9_n_0),
        .O(cur_is_even_character_reg_rep_4[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_13__16
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_29__9_n_0),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_29__9_n_0),
        .O(cur_is_even_character_reg_rep_4[0]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_14__16
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_15__9
       (.I0(content_reg_bram_0_10),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[2]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[2] ),
        .O(content_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_2),
        .I3(content_reg_bram_0_i_21__13_n_0),
        .O(cur_is_even_character_reg_rep_1));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_2),
        .I3(content_reg_bram_0_i_20__14_n_0),
        .O(cur_is_even_character_reg_rep_3));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_16__16
       (.I0(content_reg_bram_0_11),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[1]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[1] ),
        .O(content_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_17__9
       (.I0(content_reg_bram_0_12),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[0] ),
        .O(content_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    content_reg_bram_0_i_18__3
       (.I0(\tail_reg[6]_0 ),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_34__4_n_0),
        .I4(content_reg_bram_0_i_35__3_n_0),
        .I5(content_reg_bram_0_i_36__3_n_0),
        .O(\switch2channel\.ready ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__15
       (.I0(cur_is_even_character_reg_rep_1),
        .O(cur_is_even_character_reg_rep_0));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__16
       (.I0(cur_is_even_character_reg_rep_3),
        .O(cur_is_even_character_reg_rep_2));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__13
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(content_reg_bram_0_i_20__13_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_20__14
       (.I0(from_memory[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[0] ),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_12),
        .O(content_reg_bram_0_i_20__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_21__12
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(content_reg_bram_0_i_21__12_n_0));
  LUT6 #(
    .INIT(64'h457500004575FFFF)) 
    content_reg_bram_0_i_21__13
       (.I0(\middle_reg_n_0_[0] ),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_12),
        .O(content_reg_bram_0_i_21__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_22__8
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(content_reg_bram_0_i_22__8_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_22__9
       (.I0(from_memory[8]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(content_reg_bram_0_3),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_22__9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_23__8
       (.I0(head_reg[1]),
        .I1(head_reg[2]),
        .O(content_reg_bram_0_i_23__8_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_23__9
       (.I0(from_memory[7]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_23__9_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_24__9
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_24__9_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_25__9
       (.I0(from_memory[5]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_25__9_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_26__9
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_26__9_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_27__9
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_27__9_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_28__9
       (.I0(from_memory[2]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_28__9_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_29__9
       (.I0(from_memory[1]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(content_reg_bram_0_11),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_29__9_n_0));
  LUT6 #(
    .INIT(64'h10EFFF00BF40FF00)) 
    content_reg_bram_0_i_2__13
       (.I0(content_reg_bram_0_i_20__13_n_0),
        .I1(content_reg_bram_0_i_21__12_n_0),
        .I2(\head_reg[6]_0 ),
        .I3(head_reg[6]),
        .I4(head_reg[5]),
        .I5(content_reg_bram_0_i_22__8_n_0),
        .O(where_to_read[6]));
  LUT6 #(
    .INIT(64'h66FFFF66FF6696FF)) 
    content_reg_bram_0_i_33__3
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(tail_reg[5]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .I5(content_reg_bram_0_i_54__4_n_0),
        .O(\tail_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    content_reg_bram_0_i_34__4
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .O(content_reg_bram_0_i_34__4_n_0));
  LUT6 #(
    .INIT(64'hFF6666FF96FFFF66)) 
    content_reg_bram_0_i_35__3
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_35__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hEB7DBE7D)) 
    content_reg_bram_0_i_36__3
       (.I0(head_reg[0]),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .O(content_reg_bram_0_i_36__3_n_0));
  LUT6 #(
    .INIT(64'h555556AAAAAA56AA)) 
    content_reg_bram_0_i_3__13
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(\head_reg[6]_0 ),
        .I3(content_reg_bram_0_i_21__12_n_0),
        .I4(content_reg_bram_0_i_20__13_n_0),
        .I5(content_reg_bram_0_i_22__8_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_4__13
       (.I0(content_reg_bram_0_i_20__13_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(content_reg_bram_0_i_23__8_n_0),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    content_reg_bram_0_i_54__4
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .O(content_reg_bram_0_i_54__4_n_0));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_5__3
       (.I0(content_reg_bram_0_i_20__13_n_0),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_6__3
       (.I0(content_reg_bram_0_i_20__13_n_0),
        .I1(\head_reg[6]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_7__13
       (.I0(head_reg[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(state_cur[0]),
        .I5(head_reg[0]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_22__9_n_0),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_22__9_n_0),
        .O(cur_is_even_character_reg_rep_4[7]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__10
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_23__9_n_0),
        .O(cur_is_even_character_reg_rep_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__19
       (.I0(head_reg[0]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .O(content_reg_bram_0_i_8__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__9
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_23__9_n_0),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__14
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_24__9_n_0),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__15
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_24__9_n_0),
        .O(cur_is_even_character_reg_rep_4[5]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_9__16
       (.I0(content_reg_bram_0_3),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[8]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[8] ),
        .O(content_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h10010110)) 
    \cur_state[1]_i_16 
       (.I0(content_reg_bram_0_i_36__3_n_0),
        .I1(content_reg_bram_0_i_35__3_n_0),
        .I2(content_reg_bram_0_i_34__4_n_0),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .O(\head_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__11 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__11 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__11 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__11 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_1__3 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \head[5]_i_1__3 
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .I5(head_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_11__3 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head[6]_i_11__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \head[6]_i_12__3 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(\head[6]_i_14__3_n_0 ),
        .I5(\head[6]_i_15__3_n_0 ),
        .O(\head[6]_i_12__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_14__3 
       (.I0(tail_reg[5]),
        .I1(head_reg[5]),
        .O(\head[6]_i_14__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_15__3 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .O(\head[6]_i_15__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[6]_i_2__3 
       (.I0(head_reg[6]),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_22__8_n_0),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \head[6]_i_5__3 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head[6]_i_11__3_n_0 ),
        .I5(\head[6]_i_12__3_n_0 ),
        .O(\head_reg[2]_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(\head[0]_i_1__11_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(\tail_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[0]_i_1__14 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_1[0]),
        .O(\middle[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__15 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_29__9_n_0),
        .I4(DOUTBDOUT[0]),
        .I5(\middle_reg[7]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__16 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_29__9_n_0),
        .I4(\middle_reg[7]_2 [0]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[0]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[1]_i_1__14 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[1]),
        .I4(content_reg_bram_0_1[1]),
        .O(\middle[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__15 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_28__9_n_0),
        .I4(DOUTBDOUT[1]),
        .I5(\middle_reg[7]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__16 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_28__9_n_0),
        .I4(\middle_reg[7]_2 [1]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[2]_i_1__14 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[2]),
        .I4(content_reg_bram_0_1[2]),
        .O(\middle[2]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__15 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_27__9_n_0),
        .I4(DOUTBDOUT[2]),
        .I5(\middle_reg[7]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__16 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_27__9_n_0),
        .I4(\middle_reg[7]_2 [2]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[3]_i_1__14 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[3]),
        .I4(content_reg_bram_0_1[3]),
        .O(\middle[3]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__15 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_26__9_n_0),
        .I4(DOUTBDOUT[3]),
        .I5(\middle_reg[7]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__16 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_26__9_n_0),
        .I4(\middle_reg[7]_2 [3]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[4]_i_1__14 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[4]),
        .I4(content_reg_bram_0_1[4]),
        .O(\middle[4]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__15 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_25__9_n_0),
        .I4(DOUTBDOUT[4]),
        .I5(\middle_reg[7]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__16 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_25__9_n_0),
        .I4(\middle_reg[7]_2 [4]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[5]_i_1__14 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[5]),
        .I4(content_reg_bram_0_1[5]),
        .O(\middle[5]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__15 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_24__9_n_0),
        .I4(DOUTBDOUT[5]),
        .I5(\middle_reg[7]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__16 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_24__9_n_0),
        .I4(\middle_reg[7]_2 [5]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[6]_i_1__14 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[6]),
        .I4(content_reg_bram_0_1[6]),
        .O(\middle[6]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__15 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_23__9_n_0),
        .I4(DOUTBDOUT[6]),
        .I5(\middle_reg[7]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__16 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_23__9_n_0),
        .I4(\middle_reg[7]_2 [6]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[7]_i_1__6 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[7]),
        .I4(content_reg_bram_0_1[7]),
        .O(\middle[7]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__10 
       (.I0(content_reg_bram_0_i_21__13_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_20__14_n_0),
        .I3(content_reg_bram_0_i_22__9_n_0),
        .I4(\middle_reg[7]_2 [7]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__9 
       (.I0(content_reg_bram_0_i_20__14_n_0),
        .I1(\middle_reg[7]_0 ),
        .I2(content_reg_bram_0_i_21__13_n_0),
        .I3(content_reg_bram_0_i_22__9_n_0),
        .I4(DOUTBDOUT[7]),
        .I5(\middle_reg[7]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00000000824F8202)) 
    \middle[8]_i_1__3 
       (.I0(state_cur[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(middle));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[8]_i_2__4 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[8]),
        .I4(content_reg_bram_0_1[8]),
        .O(\middle[8]_i_2__4_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1__14_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1__14_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1__14_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1__14_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1__14_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1__14_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1__14_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_1__6_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[8]_i_2__4_n_0 ),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_12__3
       (.I0(min_latency1_carry_i_20__4_n_0),
        .I1(min_latency1_carry_i_21__3_n_0),
        .I2(Q[5]),
        .O(\channel_old_latency_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_13__4
       (.I0(min_latency1_carry_i_28__3_n_0),
        .I1(min_latency1_carry_i_29__3_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__3_n_0),
        .I4(Q[4]),
        .O(\channel_old_latency_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_17__3
       (.I0(min_latency1_carry_i_29__3_n_0),
        .I1(min_latency1_carry_i_28__3_n_0),
        .I2(Q[3]),
        .O(\channel_old_latency_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_18__3
       (.I0(min_latency1_carry_i_34__3_n_0),
        .I1(min_latency1_carry_i_35__3_n_0),
        .I2(Q[2]),
        .O(\channel_old_latency_reg[2] ));
  LUT6 #(
    .INIT(64'h9996699966699666)) 
    min_latency1_carry_i_19__4
       (.I0(tail_reg[1]),
        .I1(head_reg[1]),
        .I2(Q[0]),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[1]),
        .O(\tail_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h4D00FF4D)) 
    min_latency1_carry_i_20__4
       (.I0(min_latency1_carry_i_28__3_n_0),
        .I1(min_latency1_carry_i_29__3_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__3_n_0),
        .I4(Q[4]),
        .O(min_latency1_carry_i_20__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_21__3
       (.I0(head_reg[5]),
        .I1(tail_reg[5]),
        .I2(\state_cur[2]_i_5__11_n_0 ),
        .O(min_latency1_carry_i_21__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    min_latency1_carry_i_22__3
       (.I0(head_reg[6]),
        .I1(tail_reg[6]),
        .I2(head_reg[5]),
        .I3(tail_reg[5]),
        .I4(\state_cur[2]_i_5__11_n_0 ),
        .O(min_latency1_carry_i_22__3_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_28__3
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__3_n_0 ),
        .O(min_latency1_carry_i_28__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h17)) 
    min_latency1_carry_i_29__3
       (.I0(Q[2]),
        .I1(min_latency1_carry_i_34__3_n_0),
        .I2(min_latency1_carry_i_35__3_n_0),
        .O(min_latency1_carry_i_29__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    min_latency1_carry_i_30__3
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(\state_cur[2]_i_7__3_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(min_latency1_carry_i_30__3_n_0));
  LUT6 #(
    .INIT(64'h6FF642244BB40000)) 
    min_latency1_carry_i_34__3
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(min_latency1_carry_i_34__3_n_0));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    min_latency1_carry_i_35__3
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_35__3_n_0));
  LUT6 #(
    .INIT(64'hE26060E260E2E260)) 
    min_latency1_carry_i_3__3
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(min_latency1_carry),
        .I2(\tail_reg[1]_0 ),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[0]),
        .O(DI));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    min_latency1_carry_i_4__4
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__4_n_0),
        .I2(min_latency1_carry_i_21__3_n_0),
        .I3(min_latency1_carry_i_22__3_n_0),
        .I4(Q[6]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990900960060660)) 
    min_latency1_carry_i_7__3
       (.I0(\tail_reg[1]_0 ),
        .I1(min_latency1_carry),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(\channel_old_latency_reg[3]_2 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF55F333F3300000)) 
    \state_cur[0]_i_1__11 
       (.I0(\state_cur[2]_i_3__13_n_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(p_0_in),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__13 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hF5AE54AE55AE54AE)) 
    \state_cur[2]_i_1__11 
       (.I0(state_cur[1]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .I5(\state_cur[2]_i_3__13_n_0 ),
        .O(\state_cur[2]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFF3A3BFF)) 
    \state_cur[2]_i_2__3 
       (.I0(p_0_in),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h0900000900090600)) 
    \state_cur[2]_i_3__13 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(\state_cur[2]_i_4__13_n_0 ),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .I5(\state_cur[2]_i_5__11_n_0 ),
        .O(\state_cur[2]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFF6F9FF)) 
    \state_cur[2]_i_4__13 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_6__3_n_0 ),
        .I3(head_reg[3]),
        .I4(tail_reg[3]),
        .I5(\state_cur[2]_i_7__3_n_0 ),
        .O(\state_cur[2]_i_4__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \state_cur[2]_i_5__11 
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__3_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\state_cur[2]_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'hF96FFFFFFFFFF96F)) 
    \state_cur[2]_i_6__3 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hD0FD0000FFFFD0FD)) 
    \state_cur[2]_i_7__3 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_7__3_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__11_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__11_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__11_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__13 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__13 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__20 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__18 
       (.I0(tail_reg[3]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(\tail[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__18 
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .O(\tail[4]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tail[5]_i_1__4 
       (.I0(tail_reg[5]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[3]),
        .O(\tail[5]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \tail[6]_i_2__4 
       (.I0(tail_reg[6]),
        .I1(tail_reg[5]),
        .I2(content_reg_bram_0_i_34__4_n_0),
        .O(\tail[6]_i_2__4_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[0]_i_1__13_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[1]_i_1__13_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[2]_i_1__20_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[3]_i_1__18_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[4]_i_1__18_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[5]_i_1__4_n_0 ),
        .Q(tail_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[6]_i_2__4_n_0 ),
        .Q(tail_reg[6]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0_59
   (\switch2channel\.ready ,
    \tail_reg[1]_0 ,
    \channel_old_latency_reg[0] ,
    p_58_out,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[3] ,
    S,
    D,
    cur_is_even_character_reg_rep__0,
    DI,
    \channel_old_latency_reg[3]_0 ,
    \tail_reg[6]_0 ,
    \head_reg[5]_0 ,
    \channel_old_latency_reg[2] ,
    \channel_old_latency_reg[5]_0 ,
    \head_reg[2]_0 ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    content_reg_bram_0_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_1,
    \head_reg[6]_0 ,
    Q,
    \channel_old_latency_reg[3]_1 ,
    CO,
    \middle_reg[5]_0 ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[7]_3 ,
    \middle_reg[0]_0 ,
    p_0_in,
    \tail_reg[0]_0 ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_2 ,
    \channel_old_latency_reg[3]_3 ,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13);
  output \switch2channel\.ready ;
  output \tail_reg[1]_0 ;
  output [0:0]\channel_old_latency_reg[0] ;
  output [3:0]p_58_out;
  output \channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[3] ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__0;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_0 ;
  output \tail_reg[6]_0 ;
  output \head_reg[5]_0 ;
  output \channel_old_latency_reg[2] ;
  output \channel_old_latency_reg[5]_0 ;
  output \head_reg[2]_0 ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__0_0;
  output [7:0]cur_is_even_character_reg_rep__0_1;
  output [8:0]content_reg_bram_0_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_1;
  input [0:0]\head_reg[6]_0 ;
  input [6:0]Q;
  input [2:0]\channel_old_latency_reg[3]_1 ;
  input [0:0]CO;
  input \middle_reg[5]_0 ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input [7:0]\middle_reg[7]_2 ;
  input \middle_reg[7]_3 ;
  input \middle_reg[0]_0 ;
  input [0:0]p_0_in;
  input \tail_reg[0]_0 ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_2 ;
  input \channel_old_latency_reg[3]_3 ;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[3] ;
  wire \channel_old_latency_reg[3]_0 ;
  wire [2:0]\channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire [8:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire content_reg_bram_0_i_20__10_n_0;
  wire content_reg_bram_0_i_20__11_n_0;
  wire content_reg_bram_0_i_21__10_n_0;
  wire content_reg_bram_0_i_21__9_n_0;
  wire content_reg_bram_0_i_22__6_n_0;
  wire content_reg_bram_0_i_22__7_n_0;
  wire content_reg_bram_0_i_23__6_n_0;
  wire content_reg_bram_0_i_23__7_n_0;
  wire content_reg_bram_0_i_24__7_n_0;
  wire content_reg_bram_0_i_25__7_n_0;
  wire content_reg_bram_0_i_26__7_n_0;
  wire content_reg_bram_0_i_27__7_n_0;
  wire content_reg_bram_0_i_28__7_n_0;
  wire content_reg_bram_0_i_29__7_n_0;
  wire content_reg_bram_0_i_34__3_n_0;
  wire content_reg_bram_0_i_35__2_n_0;
  wire content_reg_bram_0_i_36__2_n_0;
  wire content_reg_bram_0_i_54__3_n_0;
  wire content_reg_bram_0_i_8__18_n_0;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__0;
  wire [7:0]cur_is_even_character_reg_rep__0_0;
  wire [7:0]cur_is_even_character_reg_rep__0_1;
  wire [8:0]from_memory;
  wire \head[0]_i_1__8_n_0 ;
  wire \head[6]_i_11__2_n_0 ;
  wire \head[6]_i_12__2_n_0 ;
  wire \head[6]_i_14__2_n_0 ;
  wire \head[6]_i_15__2_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire \head_reg[5]_0 ;
  wire [0:0]\head_reg[6]_0 ;
  wire middle;
  wire \middle[0]_i_1__11_n_0 ;
  wire \middle[1]_i_1__11_n_0 ;
  wire \middle[2]_i_1__11_n_0 ;
  wire \middle[3]_i_1__11_n_0 ;
  wire \middle[4]_i_1__11_n_0 ;
  wire \middle[5]_i_1__11_n_0 ;
  wire \middle[6]_i_1__11_n_0 ;
  wire \middle[7]_i_1__5_n_0 ;
  wire \middle[8]_i_2__3_n_0 ;
  wire \middle_reg[0]_0 ;
  wire \middle_reg[5]_0 ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [7:0]\middle_reg[7]_2 ;
  wire \middle_reg[7]_3 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_i_20__3_n_0;
  wire min_latency1_carry_i_21__2_n_0;
  wire min_latency1_carry_i_22__2_n_0;
  wire min_latency1_carry_i_28__2_n_0;
  wire min_latency1_carry_i_29__2_n_0;
  wire min_latency1_carry_i_30__2_n_0;
  wire min_latency1_carry_i_34__2_n_0;
  wire min_latency1_carry_i_35__2_n_0;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire [3:0]p_58_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__8_n_0 ;
  wire \state_cur[2]_i_3__10_n_0 ;
  wire \state_cur[2]_i_4__10_n_0 ;
  wire \state_cur[2]_i_5__8_n_0 ;
  wire \state_cur[2]_i_6__2_n_0 ;
  wire \state_cur[2]_i_7__2_n_0 ;
  wire [2:0]state_next;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail[0]_i_1__10_n_0 ;
  wire \tail[1]_i_1__10_n_0 ;
  wire \tail[2]_i_1__19_n_0 ;
  wire \tail[3]_i_1__16_n_0 ;
  wire \tail[4]_i_1__17_n_0 ;
  wire \tail[5]_i_1__3_n_0 ;
  wire \tail[6]_i_2__3_n_0 ;
  wire [6:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[1]_0 ;
  wire \tail_reg[6]_0 ;
  wire [6:1]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF7F80807F7F8080)) 
    \channel_old_latency[3]_i_1__2 
       (.I0(p_58_out[0]),
        .I1(\channel_old_latency_reg[3]_1 [0]),
        .I2(\channel_old_latency_reg[3]_1 [1]),
        .I3(\channel_old_latency_reg[5] ),
        .I4(p_58_out[1]),
        .I5(\channel_old_latency_reg[3]_1 [2]),
        .O(\channel_old_latency_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \channel_old_latency[3]_i_3__1 
       (.I0(\channel_old_latency_reg[3]_0 ),
        .I1(\channel_old_latency_reg[3]_3 ),
        .I2(CO),
        .O(p_58_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_old_latency[5]_i_2__1 
       (.I0(p_58_out[2]),
        .I1(p_58_out[3]),
        .O(\channel_old_latency_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h74474774)) 
    \channel_old_latency[6]_i_4__1 
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(p_58_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channel_old_latency[6]_i_6__1 
       (.I0(\channel_old_latency_reg[5]_0 ),
        .I1(CO),
        .O(p_58_out[2]));
  LUT6 #(
    .INIT(64'h00000000B24D4DB2)) 
    \channel_old_latency[6]_i_7__2 
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__3_n_0),
        .I2(min_latency1_carry_i_21__2_n_0),
        .I3(min_latency1_carry_i_22__2_n_0),
        .I4(Q[6]),
        .I5(CO),
        .O(p_58_out[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_8__18_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\switch2channel\.ready ,\switch2channel\.ready }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_25__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_25__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[4]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_10__13
       (.I0(content_reg_bram_0_6),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[7]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[7] ),
        .O(content_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_26__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_26__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[3]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_11__13
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_27__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_27__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[2]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_12__13
       (.I0(content_reg_bram_0_8),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[5]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[5] ),
        .O(content_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_28__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_28__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_13__13
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_29__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_29__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[0]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_14__13
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_15__7
       (.I0(content_reg_bram_0_11),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[2]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[2] ),
        .O(content_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(content_reg_bram_0_2),
        .I2(content_reg_bram_0_3),
        .I3(content_reg_bram_0_i_21__10_n_0),
        .O(cur_is_even_character_reg_rep_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(content_reg_bram_0_2),
        .I2(content_reg_bram_0_3),
        .I3(content_reg_bram_0_i_20__11_n_0),
        .O(cur_is_even_character_reg_rep_2));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_16__13
       (.I0(content_reg_bram_0_12),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[1]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[1] ),
        .O(content_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_17__7
       (.I0(content_reg_bram_0_13),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[0] ),
        .O(content_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    content_reg_bram_0_i_18__2
       (.I0(\tail_reg[6]_0 ),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_34__3_n_0),
        .I4(content_reg_bram_0_i_35__2_n_0),
        .I5(content_reg_bram_0_i_36__2_n_0),
        .O(\switch2channel\.ready ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__12
       (.I0(cur_is_even_character_reg_rep_0),
        .O(cur_is_even_character_reg_rep));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__13
       (.I0(cur_is_even_character_reg_rep_2),
        .O(cur_is_even_character_reg_rep_1));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__10
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(content_reg_bram_0_i_20__10_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_20__11
       (.I0(from_memory[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[0] ),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_13),
        .O(content_reg_bram_0_i_20__11_n_0));
  LUT6 #(
    .INIT(64'h457500004575FFFF)) 
    content_reg_bram_0_i_21__10
       (.I0(\middle_reg_n_0_[0] ),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_13),
        .O(content_reg_bram_0_i_21__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_21__9
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(content_reg_bram_0_i_21__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_22__6
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(content_reg_bram_0_i_22__6_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_22__7
       (.I0(from_memory[8]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_22__7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_23__6
       (.I0(head_reg[1]),
        .I1(head_reg[2]),
        .O(content_reg_bram_0_i_23__6_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_23__7
       (.I0(from_memory[7]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_23__7_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_24__7
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_24__7_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_25__7
       (.I0(from_memory[5]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_25__7_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_26__7
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_26__7_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_27__7
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_27__7_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_28__7
       (.I0(from_memory[2]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(content_reg_bram_0_11),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_28__7_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_29__7
       (.I0(from_memory[1]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(content_reg_bram_0_12),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_29__7_n_0));
  LUT6 #(
    .INIT(64'h10EFFF00BF40FF00)) 
    content_reg_bram_0_i_2__10
       (.I0(content_reg_bram_0_i_20__10_n_0),
        .I1(content_reg_bram_0_i_21__9_n_0),
        .I2(\head_reg[6]_0 ),
        .I3(head_reg[6]),
        .I4(head_reg[5]),
        .I5(content_reg_bram_0_i_22__6_n_0),
        .O(where_to_read[6]));
  LUT6 #(
    .INIT(64'h66FFFF66FF6696FF)) 
    content_reg_bram_0_i_33__2
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(tail_reg[5]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .I5(content_reg_bram_0_i_54__3_n_0),
        .O(\tail_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    content_reg_bram_0_i_34__3
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .O(content_reg_bram_0_i_34__3_n_0));
  LUT6 #(
    .INIT(64'hFF6666FF96FFFF66)) 
    content_reg_bram_0_i_35__2
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_35__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hEB7DBE7D)) 
    content_reg_bram_0_i_36__2
       (.I0(head_reg[0]),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .O(content_reg_bram_0_i_36__2_n_0));
  LUT6 #(
    .INIT(64'h555556AAAAAA56AA)) 
    content_reg_bram_0_i_3__10
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(\head_reg[6]_0 ),
        .I3(content_reg_bram_0_i_21__9_n_0),
        .I4(content_reg_bram_0_i_20__10_n_0),
        .I5(content_reg_bram_0_i_22__6_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_4__10
       (.I0(content_reg_bram_0_i_20__10_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(content_reg_bram_0_i_23__6_n_0),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    content_reg_bram_0_i_54__3
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .O(content_reg_bram_0_i_54__3_n_0));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_5__2
       (.I0(content_reg_bram_0_i_20__10_n_0),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_6__2
       (.I0(content_reg_bram_0_i_20__10_n_0),
        .I1(\head_reg[6]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_7__10
       (.I0(head_reg[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(state_cur[0]),
        .I5(head_reg[0]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_22__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_22__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__18
       (.I0(head_reg[0]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .O(content_reg_bram_0_i_8__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__7
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_23__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__8
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_23__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__11
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_24__7_n_0),
        .O(cur_is_even_character_reg_rep__0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__12
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_24__7_n_0),
        .O(cur_is_even_character_reg_rep__0_1[5]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_9__13
       (.I0(content_reg_bram_0_4),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[8]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[8] ),
        .O(content_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h10010110)) 
    \cur_state[1]_i_13 
       (.I0(content_reg_bram_0_i_36__2_n_0),
        .I1(content_reg_bram_0_i_35__2_n_0),
        .I2(content_reg_bram_0_i_34__3_n_0),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .O(\head_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__8 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__8 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__8 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__8 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_1__2 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \head[5]_i_1__2 
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .I5(head_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_11__2 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head[6]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \head[6]_i_12__2 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(\head[6]_i_14__2_n_0 ),
        .I5(\head[6]_i_15__2_n_0 ),
        .O(\head[6]_i_12__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_14__2 
       (.I0(tail_reg[5]),
        .I1(head_reg[5]),
        .O(\head[6]_i_14__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_15__2 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .O(\head[6]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[6]_i_2__2 
       (.I0(head_reg[6]),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_22__6_n_0),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \head[6]_i_5__2 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head[6]_i_11__2_n_0 ),
        .I5(\head[6]_i_12__2_n_0 ),
        .O(\head_reg[2]_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(\head[0]_i_1__8_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(\tail_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[0]_i_1__11 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_1[0]),
        .O(\middle[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__12 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_29__7_n_0),
        .I4(\middle_reg[7]_0 [0]),
        .I5(\middle_reg[7]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__13 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_29__7_n_0),
        .I4(\middle_reg[7]_2 [0]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[0]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[1]_i_1__11 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[1]),
        .I4(content_reg_bram_0_1[1]),
        .O(\middle[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__12 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_28__7_n_0),
        .I4(\middle_reg[7]_0 [1]),
        .I5(\middle_reg[7]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__13 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_28__7_n_0),
        .I4(\middle_reg[7]_2 [1]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[2]_i_1__11 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[2]),
        .I4(content_reg_bram_0_1[2]),
        .O(\middle[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__12 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_27__7_n_0),
        .I4(\middle_reg[7]_0 [2]),
        .I5(\middle_reg[7]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__13 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_27__7_n_0),
        .I4(\middle_reg[7]_2 [2]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[3]_i_1__11 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[3]),
        .I4(content_reg_bram_0_1[3]),
        .O(\middle[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__12 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_26__7_n_0),
        .I4(\middle_reg[7]_0 [3]),
        .I5(\middle_reg[7]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__13 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_26__7_n_0),
        .I4(\middle_reg[7]_2 [3]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[4]_i_1__11 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[4]),
        .I4(content_reg_bram_0_1[4]),
        .O(\middle[4]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__12 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_25__7_n_0),
        .I4(\middle_reg[7]_0 [4]),
        .I5(\middle_reg[7]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__13 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_25__7_n_0),
        .I4(\middle_reg[7]_2 [4]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[5]_i_1__11 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[5]),
        .I4(content_reg_bram_0_1[5]),
        .O(\middle[5]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__12 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_24__7_n_0),
        .I4(\middle_reg[7]_0 [5]),
        .I5(\middle_reg[7]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__13 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_24__7_n_0),
        .I4(\middle_reg[7]_2 [5]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[6]_i_1__11 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[6]),
        .I4(content_reg_bram_0_1[6]),
        .O(\middle[6]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__12 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_23__7_n_0),
        .I4(\middle_reg[7]_0 [6]),
        .I5(\middle_reg[7]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__13 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_23__7_n_0),
        .I4(\middle_reg[7]_2 [6]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[7]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[7]),
        .I4(content_reg_bram_0_1[7]),
        .O(\middle[7]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__7 
       (.I0(content_reg_bram_0_i_20__11_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_21__10_n_0),
        .I3(content_reg_bram_0_i_22__7_n_0),
        .I4(\middle_reg[7]_0 [7]),
        .I5(\middle_reg[7]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__8 
       (.I0(content_reg_bram_0_i_21__10_n_0),
        .I1(\middle_reg[5]_0 ),
        .I2(content_reg_bram_0_i_20__11_n_0),
        .I3(content_reg_bram_0_i_22__7_n_0),
        .I4(\middle_reg[7]_2 [7]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__0[7]));
  LUT6 #(
    .INIT(64'h00000000824F8202)) 
    \middle[8]_i_1__2 
       (.I0(state_cur[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(middle));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[8]_i_2__3 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[8]),
        .I4(content_reg_bram_0_1[8]),
        .O(\middle[8]_i_2__3_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1__11_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1__11_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1__11_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1__11_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1__11_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1__11_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1__11_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[8]_i_2__3_n_0 ),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_12__2
       (.I0(min_latency1_carry_i_20__3_n_0),
        .I1(min_latency1_carry_i_21__2_n_0),
        .I2(Q[5]),
        .O(\channel_old_latency_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_13__3
       (.I0(min_latency1_carry_i_28__2_n_0),
        .I1(min_latency1_carry_i_29__2_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__2_n_0),
        .I4(Q[4]),
        .O(\channel_old_latency_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_17__2
       (.I0(min_latency1_carry_i_29__2_n_0),
        .I1(min_latency1_carry_i_28__2_n_0),
        .I2(Q[3]),
        .O(\channel_old_latency_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_18__2
       (.I0(min_latency1_carry_i_34__2_n_0),
        .I1(min_latency1_carry_i_35__2_n_0),
        .I2(Q[2]),
        .O(\channel_old_latency_reg[2] ));
  LUT6 #(
    .INIT(64'h9996699966699666)) 
    min_latency1_carry_i_19__3
       (.I0(tail_reg[1]),
        .I1(head_reg[1]),
        .I2(Q[0]),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[1]),
        .O(\tail_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h4D00FF4D)) 
    min_latency1_carry_i_20__3
       (.I0(min_latency1_carry_i_28__2_n_0),
        .I1(min_latency1_carry_i_29__2_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__2_n_0),
        .I4(Q[4]),
        .O(min_latency1_carry_i_20__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_21__2
       (.I0(head_reg[5]),
        .I1(tail_reg[5]),
        .I2(\state_cur[2]_i_5__8_n_0 ),
        .O(min_latency1_carry_i_21__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    min_latency1_carry_i_22__2
       (.I0(head_reg[6]),
        .I1(tail_reg[6]),
        .I2(head_reg[5]),
        .I3(tail_reg[5]),
        .I4(\state_cur[2]_i_5__8_n_0 ),
        .O(min_latency1_carry_i_22__2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_28__2
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__2_n_0 ),
        .O(min_latency1_carry_i_28__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h17)) 
    min_latency1_carry_i_29__2
       (.I0(Q[2]),
        .I1(min_latency1_carry_i_34__2_n_0),
        .I2(min_latency1_carry_i_35__2_n_0),
        .O(min_latency1_carry_i_29__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    min_latency1_carry_i_30__2
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(\state_cur[2]_i_7__2_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(min_latency1_carry_i_30__2_n_0));
  LUT6 #(
    .INIT(64'h6FF642244BB40000)) 
    min_latency1_carry_i_34__2
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(min_latency1_carry_i_34__2_n_0));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    min_latency1_carry_i_35__2
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_35__2_n_0));
  LUT6 #(
    .INIT(64'hE26060E260E2E260)) 
    min_latency1_carry_i_3__2
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(min_latency1_carry),
        .I2(\tail_reg[1]_0 ),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[0]),
        .O(DI));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    min_latency1_carry_i_4__3
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__3_n_0),
        .I2(min_latency1_carry_i_21__2_n_0),
        .I3(min_latency1_carry_i_22__2_n_0),
        .I4(Q[6]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990900960060660)) 
    min_latency1_carry_i_7__2
       (.I0(\tail_reg[1]_0 ),
        .I1(min_latency1_carry),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(\channel_old_latency_reg[3]_2 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF55F333F3300000)) 
    \state_cur[0]_i_1__8 
       (.I0(\state_cur[2]_i_3__10_n_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(p_0_in),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__10 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hF5AE54AE55AE54AE)) 
    \state_cur[2]_i_1__8 
       (.I0(state_cur[1]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .I5(\state_cur[2]_i_3__10_n_0 ),
        .O(\state_cur[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFF3A3BFF)) 
    \state_cur[2]_i_2__2 
       (.I0(p_0_in),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h0900000900090600)) 
    \state_cur[2]_i_3__10 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(\state_cur[2]_i_4__10_n_0 ),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .I5(\state_cur[2]_i_5__8_n_0 ),
        .O(\state_cur[2]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFF6F9FF)) 
    \state_cur[2]_i_4__10 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_6__2_n_0 ),
        .I3(head_reg[3]),
        .I4(tail_reg[3]),
        .I5(\state_cur[2]_i_7__2_n_0 ),
        .O(\state_cur[2]_i_4__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \state_cur[2]_i_5__8 
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__2_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\state_cur[2]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'hF96FFFFFFFFFF96F)) 
    \state_cur[2]_i_6__2 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hD0FD0000FFFFD0FD)) 
    \state_cur[2]_i_7__2 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_7__2_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__8_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__8_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__8_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__10 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__10 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__19 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__16 
       (.I0(tail_reg[3]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(\tail[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__17 
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .O(\tail[4]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tail[5]_i_1__3 
       (.I0(tail_reg[5]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[3]),
        .O(\tail[5]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \tail[6]_i_2__3 
       (.I0(tail_reg[6]),
        .I1(tail_reg[5]),
        .I2(content_reg_bram_0_i_34__3_n_0),
        .O(\tail[6]_i_2__3_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[0]_i_1__10_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[1]_i_1__10_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[2]_i_1__19_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[3]_i_1__16_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[4]_i_1__17_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[5]_i_1__3_n_0 ),
        .Q(tail_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[6]_i_2__3_n_0 ),
        .Q(tail_reg[6]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0_72
   (\switch2channel\.ready ,
    \tail_reg[1]_0 ,
    \channel_old_latency_reg[0] ,
    p_72_out,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[3] ,
    S,
    D,
    cur_is_even_character_reg_rep,
    DI,
    \channel_old_latency_reg[3]_0 ,
    \tail_reg[6]_0 ,
    \head_reg[5]_0 ,
    \channel_old_latency_reg[2] ,
    \channel_old_latency_reg[5]_0 ,
    \head_reg[2]_0 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    DINADIN,
    cur_is_even_character_reg_rep_0,
    content_reg_bram_0_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_1,
    \head_reg[6]_0 ,
    Q,
    \channel_old_latency_reg[3]_1 ,
    CO,
    \middle_reg[0]_0 ,
    DOUTBDOUT,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    p_0_in,
    \tail_reg[0]_0 ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_2 ,
    \channel_old_latency_reg[3]_3 ,
    cur_is_even_character,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12);
  output \switch2channel\.ready ;
  output \tail_reg[1]_0 ;
  output [0:0]\channel_old_latency_reg[0] ;
  output [3:0]p_72_out;
  output \channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[3] ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_0 ;
  output \tail_reg[6]_0 ;
  output \head_reg[5]_0 ;
  output \channel_old_latency_reg[2] ;
  output \channel_old_latency_reg[5]_0 ;
  output \head_reg[2]_0 ;
  output [0:0]cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output [0:0]cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_rep_0;
  output [8:0]content_reg_bram_0_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_1;
  input [0:0]\head_reg[6]_0 ;
  input [6:0]Q;
  input [2:0]\channel_old_latency_reg[3]_1 ;
  input [0:0]CO;
  input \middle_reg[0]_0 ;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7]_0 ;
  input [7:0]\middle_reg[7]_1 ;
  input \middle_reg[7]_2 ;
  input [0:0]p_0_in;
  input \tail_reg[0]_0 ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_2 ;
  input \channel_old_latency_reg[3]_3 ;
  input cur_is_even_character;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[3] ;
  wire \channel_old_latency_reg[3]_0 ;
  wire [2:0]\channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire [8:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire content_reg_bram_0_i_20__7_n_0;
  wire content_reg_bram_0_i_20__8_n_0;
  wire content_reg_bram_0_i_21__6_n_0;
  wire content_reg_bram_0_i_21__7_n_0;
  wire content_reg_bram_0_i_22__4_n_0;
  wire content_reg_bram_0_i_22__5_n_0;
  wire content_reg_bram_0_i_23__4_n_0;
  wire content_reg_bram_0_i_23__5_n_0;
  wire content_reg_bram_0_i_24__5_n_0;
  wire content_reg_bram_0_i_25__5_n_0;
  wire content_reg_bram_0_i_26__5_n_0;
  wire content_reg_bram_0_i_27__5_n_0;
  wire content_reg_bram_0_i_28__5_n_0;
  wire content_reg_bram_0_i_29__5_n_0;
  wire content_reg_bram_0_i_34__2_n_0;
  wire content_reg_bram_0_i_35__1_n_0;
  wire content_reg_bram_0_i_36__1_n_0;
  wire content_reg_bram_0_i_54__2_n_0;
  wire content_reg_bram_0_i_8__17_n_0;
  wire cur_is_even_character;
  wire [0:0]cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire [0:0]cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire [7:0]cur_is_even_character_reg_rep;
  wire [7:0]cur_is_even_character_reg_rep_0;
  wire [8:0]from_memory;
  wire \head[0]_i_1__5_n_0 ;
  wire \head[6]_i_11__1_n_0 ;
  wire \head[6]_i_12__1_n_0 ;
  wire \head[6]_i_14__1_n_0 ;
  wire \head[6]_i_15__1_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire \head_reg[5]_0 ;
  wire [0:0]\head_reg[6]_0 ;
  wire middle;
  wire \middle[0]_i_1__8_n_0 ;
  wire \middle[1]_i_1__8_n_0 ;
  wire \middle[2]_i_1__8_n_0 ;
  wire \middle[3]_i_1__8_n_0 ;
  wire \middle[4]_i_1__8_n_0 ;
  wire \middle[5]_i_1__8_n_0 ;
  wire \middle[6]_i_1__8_n_0 ;
  wire \middle[7]_i_1__4_n_0 ;
  wire \middle[8]_i_2__2_n_0 ;
  wire \middle_reg[0]_0 ;
  wire \middle_reg[7]_0 ;
  wire [7:0]\middle_reg[7]_1 ;
  wire \middle_reg[7]_2 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_i_20__2_n_0;
  wire min_latency1_carry_i_21__1_n_0;
  wire min_latency1_carry_i_22__1_n_0;
  wire min_latency1_carry_i_28__1_n_0;
  wire min_latency1_carry_i_29__1_n_0;
  wire min_latency1_carry_i_30__1_n_0;
  wire min_latency1_carry_i_34__1_n_0;
  wire min_latency1_carry_i_35__1_n_0;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire [3:0]p_72_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__5_n_0 ;
  wire \state_cur[2]_i_3__7_n_0 ;
  wire \state_cur[2]_i_4__7_n_0 ;
  wire \state_cur[2]_i_5__5_n_0 ;
  wire \state_cur[2]_i_6__1_n_0 ;
  wire \state_cur[2]_i_7__1_n_0 ;
  wire [2:0]state_next;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail[0]_i_1__7_n_0 ;
  wire \tail[1]_i_1__7_n_0 ;
  wire \tail[2]_i_1__18_n_0 ;
  wire \tail[3]_i_1__14_n_0 ;
  wire \tail[4]_i_1__16_n_0 ;
  wire \tail[5]_i_1__2_n_0 ;
  wire \tail[6]_i_2__2_n_0 ;
  wire [6:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[1]_0 ;
  wire \tail_reg[6]_0 ;
  wire [6:1]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF7F80807F7F8080)) 
    \channel_old_latency[3]_i_1__1 
       (.I0(p_72_out[0]),
        .I1(\channel_old_latency_reg[3]_1 [0]),
        .I2(\channel_old_latency_reg[3]_1 [1]),
        .I3(\channel_old_latency_reg[5] ),
        .I4(p_72_out[1]),
        .I5(\channel_old_latency_reg[3]_1 [2]),
        .O(\channel_old_latency_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \channel_old_latency[3]_i_3__0 
       (.I0(\channel_old_latency_reg[3]_0 ),
        .I1(\channel_old_latency_reg[3]_3 ),
        .I2(CO),
        .O(p_72_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_old_latency[5]_i_2__0 
       (.I0(p_72_out[2]),
        .I1(p_72_out[3]),
        .O(\channel_old_latency_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h74474774)) 
    \channel_old_latency[6]_i_4__0 
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(p_72_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channel_old_latency[6]_i_6__0 
       (.I0(\channel_old_latency_reg[5]_0 ),
        .I1(CO),
        .O(p_72_out[2]));
  LUT6 #(
    .INIT(64'h00000000B24D4DB2)) 
    \channel_old_latency[6]_i_7__1 
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__2_n_0),
        .I2(min_latency1_carry_i_21__1_n_0),
        .I3(min_latency1_carry_i_22__1_n_0),
        .I4(Q[6]),
        .I5(CO),
        .O(p_72_out[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_8__17_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\switch2channel\.ready ,\switch2channel\.ready }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_10__10
       (.I0(content_reg_bram_0_5),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[7]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[7] ),
        .O(content_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_25__5_n_0),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_25__5_n_0),
        .O(cur_is_even_character_reg_rep_0[4]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_11__10
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_26__5_n_0),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_26__5_n_0),
        .O(cur_is_even_character_reg_rep_0[3]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_12__10
       (.I0(content_reg_bram_0_7),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[5]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[5] ),
        .O(content_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_27__5_n_0),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_27__5_n_0),
        .O(cur_is_even_character_reg_rep_0[2]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_13__10
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_28__5_n_0),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_28__5_n_0),
        .O(cur_is_even_character_reg_rep_0[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_14__10
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_29__5_n_0),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_29__5_n_0),
        .O(cur_is_even_character_reg_rep_0[0]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_15__5
       (.I0(content_reg_bram_0_10),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[2]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[2] ),
        .O(content_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_16__10
       (.I0(content_reg_bram_0_11),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[1]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[1] ),
        .O(content_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_2),
        .I3(content_reg_bram_0_i_21__7_n_0),
        .O(cur_is_even_character_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_2),
        .I3(content_reg_bram_0_i_20__8_n_0),
        .O(cur_is_even_character_reg_2));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_17__5
       (.I0(content_reg_bram_0_12),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[0] ),
        .O(content_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    content_reg_bram_0_i_18__1
       (.I0(\tail_reg[6]_0 ),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_34__2_n_0),
        .I4(content_reg_bram_0_i_35__1_n_0),
        .I5(content_reg_bram_0_i_36__1_n_0),
        .O(\switch2channel\.ready ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__10
       (.I0(cur_is_even_character_reg_2),
        .O(cur_is_even_character_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__9
       (.I0(cur_is_even_character_reg_0),
        .O(cur_is_even_character_reg));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__7
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(content_reg_bram_0_i_20__7_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_20__8
       (.I0(from_memory[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[0] ),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_12),
        .O(content_reg_bram_0_i_20__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_21__6
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(content_reg_bram_0_i_21__6_n_0));
  LUT6 #(
    .INIT(64'h457500004575FFFF)) 
    content_reg_bram_0_i_21__7
       (.I0(\middle_reg_n_0_[0] ),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_12),
        .O(content_reg_bram_0_i_21__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_22__4
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(content_reg_bram_0_i_22__4_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_22__5
       (.I0(from_memory[8]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(content_reg_bram_0_3),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_22__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_23__4
       (.I0(head_reg[1]),
        .I1(head_reg[2]),
        .O(content_reg_bram_0_i_23__4_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_23__5
       (.I0(from_memory[7]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_23__5_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_24__5
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_24__5_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_25__5
       (.I0(from_memory[5]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_25__5_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_26__5
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_26__5_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_27__5
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_27__5_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_28__5
       (.I0(from_memory[2]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_28__5_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_29__5
       (.I0(from_memory[1]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(content_reg_bram_0_11),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_29__5_n_0));
  LUT6 #(
    .INIT(64'h10EFFF00BF40FF00)) 
    content_reg_bram_0_i_2__7
       (.I0(content_reg_bram_0_i_20__7_n_0),
        .I1(content_reg_bram_0_i_21__6_n_0),
        .I2(\head_reg[6]_0 ),
        .I3(head_reg[6]),
        .I4(head_reg[5]),
        .I5(content_reg_bram_0_i_22__4_n_0),
        .O(where_to_read[6]));
  LUT6 #(
    .INIT(64'h66FFFF66FF6696FF)) 
    content_reg_bram_0_i_33__1
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(tail_reg[5]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .I5(content_reg_bram_0_i_54__2_n_0),
        .O(\tail_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    content_reg_bram_0_i_34__2
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .O(content_reg_bram_0_i_34__2_n_0));
  LUT6 #(
    .INIT(64'hFF6666FF96FFFF66)) 
    content_reg_bram_0_i_35__1
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_35__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hEB7DBE7D)) 
    content_reg_bram_0_i_36__1
       (.I0(head_reg[0]),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .O(content_reg_bram_0_i_36__1_n_0));
  LUT6 #(
    .INIT(64'h555556AAAAAA56AA)) 
    content_reg_bram_0_i_3__7
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(\head_reg[6]_0 ),
        .I3(content_reg_bram_0_i_21__6_n_0),
        .I4(content_reg_bram_0_i_20__7_n_0),
        .I5(content_reg_bram_0_i_22__4_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_4__7
       (.I0(content_reg_bram_0_i_20__7_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(content_reg_bram_0_i_23__4_n_0),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    content_reg_bram_0_i_54__2
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .O(content_reg_bram_0_i_54__2_n_0));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_5__1
       (.I0(content_reg_bram_0_i_20__7_n_0),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_6__1
       (.I0(content_reg_bram_0_i_20__7_n_0),
        .I1(\head_reg[6]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_7__7
       (.I0(head_reg[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(state_cur[0]),
        .I5(head_reg[0]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_22__5_n_0),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_22__5_n_0),
        .O(cur_is_even_character_reg_rep_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__17
       (.I0(head_reg[0]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .O(content_reg_bram_0_i_8__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__5
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_23__5_n_0),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__6
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_23__5_n_0),
        .O(cur_is_even_character_reg_rep_0[6]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_9__10
       (.I0(content_reg_bram_0_3),
        .I1(content_reg_bram_0_4),
        .I2(from_memory[8]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[8] ),
        .O(content_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__8
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_24__5_n_0),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__9
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_24__5_n_0),
        .O(cur_is_even_character_reg_rep_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h10010110)) 
    \cur_state[1]_i_12 
       (.I0(content_reg_bram_0_i_36__1_n_0),
        .I1(content_reg_bram_0_i_35__1_n_0),
        .I2(content_reg_bram_0_i_34__2_n_0),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .O(\head_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__5 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__5 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__5 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__5 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_1__1 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \head[5]_i_1__1 
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .I5(head_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_11__1 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head[6]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \head[6]_i_12__1 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(\head[6]_i_14__1_n_0 ),
        .I5(\head[6]_i_15__1_n_0 ),
        .O(\head[6]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_14__1 
       (.I0(tail_reg[5]),
        .I1(head_reg[5]),
        .O(\head[6]_i_14__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_15__1 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .O(\head[6]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[6]_i_2__1 
       (.I0(head_reg[6]),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_22__4_n_0),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \head[6]_i_5__1 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head[6]_i_11__1_n_0 ),
        .I5(\head[6]_i_12__1_n_0 ),
        .O(\head_reg[2]_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(\head[0]_i_1__5_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(\tail_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__10 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_29__5_n_0),
        .I4(\middle_reg[7]_1 [0]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[0]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[0]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_1[0]),
        .O(\middle[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__9 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_29__5_n_0),
        .I4(DOUTBDOUT[0]),
        .I5(\middle_reg[7]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__10 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_28__5_n_0),
        .I4(\middle_reg[7]_1 [1]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[1]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[1]),
        .I4(content_reg_bram_0_1[1]),
        .O(\middle[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__9 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_28__5_n_0),
        .I4(DOUTBDOUT[1]),
        .I5(\middle_reg[7]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__10 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_27__5_n_0),
        .I4(\middle_reg[7]_1 [2]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[2]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[2]),
        .I4(content_reg_bram_0_1[2]),
        .O(\middle[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__9 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_27__5_n_0),
        .I4(DOUTBDOUT[2]),
        .I5(\middle_reg[7]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__10 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_26__5_n_0),
        .I4(\middle_reg[7]_1 [3]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[3]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[3]),
        .I4(content_reg_bram_0_1[3]),
        .O(\middle[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__9 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_26__5_n_0),
        .I4(DOUTBDOUT[3]),
        .I5(\middle_reg[7]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__10 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_25__5_n_0),
        .I4(\middle_reg[7]_1 [4]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[4]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[4]),
        .I4(content_reg_bram_0_1[4]),
        .O(\middle[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__9 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_25__5_n_0),
        .I4(DOUTBDOUT[4]),
        .I5(\middle_reg[7]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__10 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_24__5_n_0),
        .I4(\middle_reg[7]_1 [5]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[5]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[5]),
        .I4(content_reg_bram_0_1[5]),
        .O(\middle[5]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__9 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_24__5_n_0),
        .I4(DOUTBDOUT[5]),
        .I5(\middle_reg[7]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__10 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_23__5_n_0),
        .I4(\middle_reg[7]_1 [6]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[6]_i_1__8 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[6]),
        .I4(content_reg_bram_0_1[6]),
        .O(\middle[6]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__9 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_23__5_n_0),
        .I4(DOUTBDOUT[6]),
        .I5(\middle_reg[7]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[7]_i_1__4 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[7]),
        .I4(content_reg_bram_0_1[7]),
        .O(\middle[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__5 
       (.I0(content_reg_bram_0_i_20__8_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__7_n_0),
        .I3(content_reg_bram_0_i_22__5_n_0),
        .I4(DOUTBDOUT[7]),
        .I5(\middle_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__6 
       (.I0(content_reg_bram_0_i_21__7_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__8_n_0),
        .I3(content_reg_bram_0_i_22__5_n_0),
        .I4(\middle_reg[7]_1 [7]),
        .I5(\middle_reg[7]_2 ),
        .O(cur_is_even_character_reg_rep[7]));
  LUT6 #(
    .INIT(64'h00000000824F8202)) 
    \middle[8]_i_1__1 
       (.I0(state_cur[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(middle));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[8]_i_2__2 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[8]),
        .I4(content_reg_bram_0_1[8]),
        .O(\middle[8]_i_2__2_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1__8_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_1__4_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[8]_i_2__2_n_0 ),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_12__1
       (.I0(min_latency1_carry_i_20__2_n_0),
        .I1(min_latency1_carry_i_21__1_n_0),
        .I2(Q[5]),
        .O(\channel_old_latency_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_13__2
       (.I0(min_latency1_carry_i_28__1_n_0),
        .I1(min_latency1_carry_i_29__1_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__1_n_0),
        .I4(Q[4]),
        .O(\channel_old_latency_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_17__1
       (.I0(min_latency1_carry_i_29__1_n_0),
        .I1(min_latency1_carry_i_28__1_n_0),
        .I2(Q[3]),
        .O(\channel_old_latency_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_18__1
       (.I0(min_latency1_carry_i_34__1_n_0),
        .I1(min_latency1_carry_i_35__1_n_0),
        .I2(Q[2]),
        .O(\channel_old_latency_reg[2] ));
  LUT6 #(
    .INIT(64'h9996699966699666)) 
    min_latency1_carry_i_19__2
       (.I0(tail_reg[1]),
        .I1(head_reg[1]),
        .I2(Q[0]),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[1]),
        .O(\tail_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h4D00FF4D)) 
    min_latency1_carry_i_20__2
       (.I0(min_latency1_carry_i_28__1_n_0),
        .I1(min_latency1_carry_i_29__1_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__1_n_0),
        .I4(Q[4]),
        .O(min_latency1_carry_i_20__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_21__1
       (.I0(head_reg[5]),
        .I1(tail_reg[5]),
        .I2(\state_cur[2]_i_5__5_n_0 ),
        .O(min_latency1_carry_i_21__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    min_latency1_carry_i_22__1
       (.I0(head_reg[6]),
        .I1(tail_reg[6]),
        .I2(head_reg[5]),
        .I3(tail_reg[5]),
        .I4(\state_cur[2]_i_5__5_n_0 ),
        .O(min_latency1_carry_i_22__1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_28__1
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__1_n_0 ),
        .O(min_latency1_carry_i_28__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h17)) 
    min_latency1_carry_i_29__1
       (.I0(Q[2]),
        .I1(min_latency1_carry_i_34__1_n_0),
        .I2(min_latency1_carry_i_35__1_n_0),
        .O(min_latency1_carry_i_29__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    min_latency1_carry_i_30__1
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(\state_cur[2]_i_7__1_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(min_latency1_carry_i_30__1_n_0));
  LUT6 #(
    .INIT(64'h6FF642244BB40000)) 
    min_latency1_carry_i_34__1
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(min_latency1_carry_i_34__1_n_0));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    min_latency1_carry_i_35__1
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_35__1_n_0));
  LUT6 #(
    .INIT(64'hE26060E260E2E260)) 
    min_latency1_carry_i_3__1
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(min_latency1_carry),
        .I2(\tail_reg[1]_0 ),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[0]),
        .O(DI));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    min_latency1_carry_i_4__2
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__2_n_0),
        .I2(min_latency1_carry_i_21__1_n_0),
        .I3(min_latency1_carry_i_22__1_n_0),
        .I4(Q[6]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990900960060660)) 
    min_latency1_carry_i_7__1
       (.I0(\tail_reg[1]_0 ),
        .I1(min_latency1_carry),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(\channel_old_latency_reg[3]_2 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF55F333F3300000)) 
    \state_cur[0]_i_1__5 
       (.I0(\state_cur[2]_i_3__7_n_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(p_0_in),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__7 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hF5AE54AE55AE54AE)) 
    \state_cur[2]_i_1__5 
       (.I0(state_cur[1]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .I5(\state_cur[2]_i_3__7_n_0 ),
        .O(\state_cur[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFF3A3BFF)) 
    \state_cur[2]_i_2__1 
       (.I0(p_0_in),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h0900000900090600)) 
    \state_cur[2]_i_3__7 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(\state_cur[2]_i_4__7_n_0 ),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .I5(\state_cur[2]_i_5__5_n_0 ),
        .O(\state_cur[2]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFF6F9FF)) 
    \state_cur[2]_i_4__7 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_6__1_n_0 ),
        .I3(head_reg[3]),
        .I4(tail_reg[3]),
        .I5(\state_cur[2]_i_7__1_n_0 ),
        .O(\state_cur[2]_i_4__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \state_cur[2]_i_5__5 
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__1_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\state_cur[2]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hF96FFFFFFFFFF96F)) 
    \state_cur[2]_i_6__1 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0FD0000FFFFD0FD)) 
    \state_cur[2]_i_7__1 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_7__1_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__5_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__5_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__5_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__7 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__7 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__18 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__14 
       (.I0(tail_reg[3]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(\tail[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__16 
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .O(\tail[4]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tail[5]_i_1__2 
       (.I0(tail_reg[5]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[3]),
        .O(\tail[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \tail[6]_i_2__2 
       (.I0(tail_reg[6]),
        .I1(tail_reg[5]),
        .I2(content_reg_bram_0_i_34__2_n_0),
        .O(\tail[6]_i_2__2_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[0]_i_1__7_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[1]_i_1__7_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[2]_i_1__18_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[3]_i_1__14_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[4]_i_1__16_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[5]_i_1__2_n_0 ),
        .Q(tail_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[6]_i_2__2_n_0 ),
        .Q(tail_reg[6]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0_85
   (\switch2channel\.ready ,
    \tail_reg[1]_0 ,
    \channel_old_latency_reg[0] ,
    p_86_out,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[3] ,
    S,
    D,
    cur_is_even_character_reg_rep__1,
    DI,
    \channel_old_latency_reg[3]_0 ,
    \tail_reg[6]_0 ,
    \head_reg[5]_0 ,
    \channel_old_latency_reg[2] ,
    \channel_old_latency_reg[5]_0 ,
    \head_reg[2]_0 ,
    cur_is_even_character_reg_rep,
    cur_is_even_character_reg_rep_0,
    cur_is_even_character_reg_rep_1,
    cur_is_even_character_reg_rep_2,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    content_reg_bram_0_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    content_reg_bram_0_1,
    \head_reg[6]_0 ,
    Q,
    \channel_old_latency_reg[3]_1 ,
    CO,
    \middle_reg[0]_0 ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[7]_3 ,
    p_0_in,
    \tail_reg[0]_0 ,
    min_latency1_carry,
    \channel_old_latency_reg[3]_2 ,
    \channel_old_latency_reg[3]_3 ,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    content_reg_bram_0_13);
  output \switch2channel\.ready ;
  output \tail_reg[1]_0 ;
  output [0:0]\channel_old_latency_reg[0] ;
  output [3:0]p_86_out;
  output \channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[3] ;
  output [1:0]S;
  output [7:0]D;
  output [7:0]cur_is_even_character_reg_rep__1;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_0 ;
  output \tail_reg[6]_0 ;
  output \head_reg[5]_0 ;
  output \channel_old_latency_reg[2] ;
  output \channel_old_latency_reg[5]_0 ;
  output \head_reg[2]_0 ;
  output [0:0]cur_is_even_character_reg_rep;
  output cur_is_even_character_reg_rep_0;
  output [0:0]cur_is_even_character_reg_rep_1;
  output cur_is_even_character_reg_rep_2;
  output [7:0]cur_is_even_character_reg_rep__1_0;
  output [7:0]cur_is_even_character_reg_rep__1_1;
  output [8:0]content_reg_bram_0_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]content_reg_bram_0_1;
  input [0:0]\head_reg[6]_0 ;
  input [6:0]Q;
  input [2:0]\channel_old_latency_reg[3]_1 ;
  input [0:0]CO;
  input \middle_reg[0]_0 ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input [7:0]\middle_reg[7]_2 ;
  input \middle_reg[7]_3 ;
  input [0:0]p_0_in;
  input \tail_reg[0]_0 ;
  input min_latency1_carry;
  input \channel_old_latency_reg[3]_2 ;
  input \channel_old_latency_reg[3]_3 ;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input content_reg_bram_0_13;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[3] ;
  wire \channel_old_latency_reg[3]_0 ;
  wire [2:0]\channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[3]_2 ;
  wire \channel_old_latency_reg[3]_3 ;
  wire \channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire [8:0]content_reg_bram_0_0;
  wire [8:0]content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_13;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire content_reg_bram_0_i_20__4_n_0;
  wire content_reg_bram_0_i_20__5_n_0;
  wire content_reg_bram_0_i_21__3_n_0;
  wire content_reg_bram_0_i_21__4_n_0;
  wire content_reg_bram_0_i_22__2_n_0;
  wire content_reg_bram_0_i_22__3_n_0;
  wire content_reg_bram_0_i_23__2_n_0;
  wire content_reg_bram_0_i_23__3_n_0;
  wire content_reg_bram_0_i_24__3_n_0;
  wire content_reg_bram_0_i_25__3_n_0;
  wire content_reg_bram_0_i_26__3_n_0;
  wire content_reg_bram_0_i_27__3_n_0;
  wire content_reg_bram_0_i_28__3_n_0;
  wire content_reg_bram_0_i_29__3_n_0;
  wire content_reg_bram_0_i_34__1_n_0;
  wire content_reg_bram_0_i_35__0_n_0;
  wire content_reg_bram_0_i_36__0_n_0;
  wire content_reg_bram_0_i_54__1_n_0;
  wire content_reg_bram_0_i_8__16_n_0;
  wire [0:0]cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [0:0]cur_is_even_character_reg_rep_1;
  wire cur_is_even_character_reg_rep_2;
  wire [7:0]cur_is_even_character_reg_rep__1;
  wire [7:0]cur_is_even_character_reg_rep__1_0;
  wire [7:0]cur_is_even_character_reg_rep__1_1;
  wire [8:0]from_memory;
  wire \head[0]_i_1__2_n_0 ;
  wire \head[6]_i_11__0_n_0 ;
  wire \head[6]_i_12__0_n_0 ;
  wire \head[6]_i_14__0_n_0 ;
  wire \head[6]_i_15__0_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire \head_reg[5]_0 ;
  wire [0:0]\head_reg[6]_0 ;
  wire middle;
  wire \middle[0]_i_1__5_n_0 ;
  wire \middle[1]_i_1__5_n_0 ;
  wire \middle[2]_i_1__5_n_0 ;
  wire \middle[3]_i_1__5_n_0 ;
  wire \middle[4]_i_1__5_n_0 ;
  wire \middle[5]_i_1__5_n_0 ;
  wire \middle[6]_i_1__5_n_0 ;
  wire \middle[7]_i_1__3_n_0 ;
  wire \middle[8]_i_2__1_n_0 ;
  wire \middle_reg[0]_0 ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [7:0]\middle_reg[7]_2 ;
  wire \middle_reg[7]_3 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_i_20__1_n_0;
  wire min_latency1_carry_i_21__0_n_0;
  wire min_latency1_carry_i_22__0_n_0;
  wire min_latency1_carry_i_28__0_n_0;
  wire min_latency1_carry_i_29__0_n_0;
  wire min_latency1_carry_i_30__0_n_0;
  wire min_latency1_carry_i_34__0_n_0;
  wire min_latency1_carry_i_35__0_n_0;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire [3:0]p_86_out;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__2_n_0 ;
  wire \state_cur[2]_i_3__4_n_0 ;
  wire \state_cur[2]_i_4__4_n_0 ;
  wire \state_cur[2]_i_5__2_n_0 ;
  wire \state_cur[2]_i_6__0_n_0 ;
  wire \state_cur[2]_i_7__0_n_0 ;
  wire [2:0]state_next;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail[0]_i_1__4_n_0 ;
  wire \tail[1]_i_1__4_n_0 ;
  wire \tail[2]_i_1__17_n_0 ;
  wire \tail[3]_i_1__12_n_0 ;
  wire \tail[4]_i_1__15_n_0 ;
  wire \tail[5]_i_1__1_n_0 ;
  wire \tail[6]_i_2__1_n_0 ;
  wire [6:0]tail_reg;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[1]_0 ;
  wire \tail_reg[6]_0 ;
  wire [6:1]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF7F80807F7F8080)) 
    \channel_old_latency[3]_i_1__0 
       (.I0(p_86_out[0]),
        .I1(\channel_old_latency_reg[3]_1 [0]),
        .I2(\channel_old_latency_reg[3]_1 [1]),
        .I3(\channel_old_latency_reg[5] ),
        .I4(p_86_out[1]),
        .I5(\channel_old_latency_reg[3]_1 [2]),
        .O(\channel_old_latency_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \channel_old_latency[3]_i_3 
       (.I0(\channel_old_latency_reg[3]_0 ),
        .I1(\channel_old_latency_reg[3]_3 ),
        .I2(CO),
        .O(p_86_out[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \channel_old_latency[5]_i_2 
       (.I0(p_86_out[2]),
        .I1(p_86_out[3]),
        .O(\channel_old_latency_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h74474774)) 
    \channel_old_latency[6]_i_4 
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(p_86_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \channel_old_latency[6]_i_6 
       (.I0(\channel_old_latency_reg[5]_0 ),
        .I1(CO),
        .O(p_86_out[2]));
  LUT6 #(
    .INIT(64'h00000000B24D4DB2)) 
    \channel_old_latency[6]_i_7__0 
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__1_n_0),
        .I2(min_latency1_carry_i_21__0_n_0),
        .I3(min_latency1_carry_i_22__0_n_0),
        .I4(Q[6]),
        .I5(CO),
        .O(p_86_out[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_8__16_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,content_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],from_memory}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\switch2channel\.ready ,\switch2channel\.ready }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_25__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_25__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[4]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_10__7
       (.I0(content_reg_bram_0_6),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[7]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[7] ),
        .O(content_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_26__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_26__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[3]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_11__7
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_27__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_27__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[2]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_12__7
       (.I0(content_reg_bram_0_8),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[5]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[5] ),
        .O(content_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_28__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_28__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_13__7
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_29__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_29__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[0]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_14__7
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_15__3
       (.I0(content_reg_bram_0_11),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[2]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[2] ),
        .O(content_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(content_reg_bram_0_2),
        .I2(content_reg_bram_0_3),
        .I3(content_reg_bram_0_i_21__4_n_0),
        .O(cur_is_even_character_reg_rep_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(content_reg_bram_0_2),
        .I2(content_reg_bram_0_3),
        .I3(content_reg_bram_0_i_20__5_n_0),
        .O(cur_is_even_character_reg_rep_2));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_16__7
       (.I0(content_reg_bram_0_12),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[1]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[1] ),
        .O(content_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_17__3
       (.I0(content_reg_bram_0_13),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[0] ),
        .O(content_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    content_reg_bram_0_i_18__0
       (.I0(\tail_reg[6]_0 ),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_34__1_n_0),
        .I4(content_reg_bram_0_i_35__0_n_0),
        .I5(content_reg_bram_0_i_36__0_n_0),
        .O(\switch2channel\.ready ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__6
       (.I0(cur_is_even_character_reg_rep_0),
        .O(cur_is_even_character_reg_rep));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__7
       (.I0(cur_is_even_character_reg_rep_2),
        .O(cur_is_even_character_reg_rep_1));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_20__4
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(content_reg_bram_0_i_20__4_n_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_20__5
       (.I0(from_memory[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[0] ),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_13),
        .O(content_reg_bram_0_i_20__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_21__3
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(content_reg_bram_0_i_21__3_n_0));
  LUT6 #(
    .INIT(64'h457500004575FFFF)) 
    content_reg_bram_0_i_21__4
       (.I0(\middle_reg_n_0_[0] ),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_13),
        .O(content_reg_bram_0_i_21__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_22__2
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(content_reg_bram_0_i_22__2_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_22__3
       (.I0(from_memory[8]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_23__2
       (.I0(head_reg[1]),
        .I1(head_reg[2]),
        .O(content_reg_bram_0_i_23__2_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_23__3
       (.I0(from_memory[7]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_23__3_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_24__3
       (.I0(from_memory[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_24__3_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_25__3
       (.I0(from_memory[5]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_25__3_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_26__3
       (.I0(from_memory[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_26__3_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_27__3
       (.I0(from_memory[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_27__3_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_28__3
       (.I0(from_memory[2]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(content_reg_bram_0_11),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_28__3_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_29__3
       (.I0(from_memory[1]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(content_reg_bram_0_12),
        .I5(content_reg_bram_0_5),
        .O(content_reg_bram_0_i_29__3_n_0));
  LUT6 #(
    .INIT(64'h10EFFF00BF40FF00)) 
    content_reg_bram_0_i_2__4
       (.I0(content_reg_bram_0_i_20__4_n_0),
        .I1(content_reg_bram_0_i_21__3_n_0),
        .I2(\head_reg[6]_0 ),
        .I3(head_reg[6]),
        .I4(head_reg[5]),
        .I5(content_reg_bram_0_i_22__2_n_0),
        .O(where_to_read[6]));
  LUT6 #(
    .INIT(64'h66FFFF66FF6696FF)) 
    content_reg_bram_0_i_33__0
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(tail_reg[5]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .I5(content_reg_bram_0_i_54__1_n_0),
        .O(\tail_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    content_reg_bram_0_i_34__1
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .O(content_reg_bram_0_i_34__1_n_0));
  LUT6 #(
    .INIT(64'hFF6666FF96FFFF66)) 
    content_reg_bram_0_i_35__0
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_35__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hEB7DBE7D)) 
    content_reg_bram_0_i_36__0
       (.I0(head_reg[0]),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .O(content_reg_bram_0_i_36__0_n_0));
  LUT6 #(
    .INIT(64'h555556AAAAAA56AA)) 
    content_reg_bram_0_i_3__4
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(\head_reg[6]_0 ),
        .I3(content_reg_bram_0_i_21__3_n_0),
        .I4(content_reg_bram_0_i_20__4_n_0),
        .I5(content_reg_bram_0_i_22__2_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_4__4
       (.I0(content_reg_bram_0_i_20__4_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(content_reg_bram_0_i_23__2_n_0),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    content_reg_bram_0_i_54__1
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .O(content_reg_bram_0_i_54__1_n_0));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_5__0
       (.I0(content_reg_bram_0_i_20__4_n_0),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_6__0
       (.I0(content_reg_bram_0_i_20__4_n_0),
        .I1(\head_reg[6]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_7__4
       (.I0(head_reg[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(state_cur[0]),
        .I5(head_reg[0]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_22__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_22__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__16
       (.I0(head_reg[0]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .O(content_reg_bram_0_i_8__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__3
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_23__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__4
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_23__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__5
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_24__3_n_0),
        .O(cur_is_even_character_reg_rep__1_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__6
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_24__3_n_0),
        .O(cur_is_even_character_reg_rep__1_1[5]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_9__7
       (.I0(content_reg_bram_0_4),
        .I1(content_reg_bram_0_5),
        .I2(from_memory[8]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[8] ),
        .O(content_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h10010110)) 
    \cur_state[1]_i_15 
       (.I0(content_reg_bram_0_i_36__0_n_0),
        .I1(content_reg_bram_0_i_35__0_n_0),
        .I2(content_reg_bram_0_i_34__1_n_0),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .O(\head_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1__2 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1__2 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1__2 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1__2 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_1__0 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \head[5]_i_1__0 
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .I5(head_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_11__0 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head[6]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \head[6]_i_12__0 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(\head[6]_i_14__0_n_0 ),
        .I5(\head[6]_i_15__0_n_0 ),
        .O(\head[6]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_14__0 
       (.I0(tail_reg[5]),
        .I1(head_reg[5]),
        .O(\head[6]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_15__0 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .O(\head[6]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[6]_i_2__0 
       (.I0(head_reg[6]),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_22__2_n_0),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \head[6]_i_5__0 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head[6]_i_11__0_n_0 ),
        .I5(\head[6]_i_12__0_n_0 ),
        .O(\head_reg[2]_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(\head[0]_i_1__2_n_0 ),
        .Q(head_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(\tail_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[0]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[0]),
        .I4(content_reg_bram_0_1[0]),
        .O(\middle[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__6 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_29__3_n_0),
        .I4(\middle_reg[7]_0 [0]),
        .I5(\middle_reg[7]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__7 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_29__3_n_0),
        .I4(\middle_reg[7]_2 [0]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[0]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[1]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[1]),
        .I4(content_reg_bram_0_1[1]),
        .O(\middle[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__6 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_28__3_n_0),
        .I4(\middle_reg[7]_0 [1]),
        .I5(\middle_reg[7]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__7 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_28__3_n_0),
        .I4(\middle_reg[7]_2 [1]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[1]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[2]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[2]),
        .I4(content_reg_bram_0_1[2]),
        .O(\middle[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__6 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_27__3_n_0),
        .I4(\middle_reg[7]_0 [2]),
        .I5(\middle_reg[7]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__7 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_27__3_n_0),
        .I4(\middle_reg[7]_2 [2]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[2]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[3]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[3]),
        .I4(content_reg_bram_0_1[3]),
        .O(\middle[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__6 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_26__3_n_0),
        .I4(\middle_reg[7]_0 [3]),
        .I5(\middle_reg[7]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__7 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_26__3_n_0),
        .I4(\middle_reg[7]_2 [3]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[3]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[4]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[4]),
        .I4(content_reg_bram_0_1[4]),
        .O(\middle[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__6 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_25__3_n_0),
        .I4(\middle_reg[7]_0 [4]),
        .I5(\middle_reg[7]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__7 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_25__3_n_0),
        .I4(\middle_reg[7]_2 [4]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[4]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[5]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[5]),
        .I4(content_reg_bram_0_1[5]),
        .O(\middle[5]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__6 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_24__3_n_0),
        .I4(\middle_reg[7]_0 [5]),
        .I5(\middle_reg[7]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__7 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_24__3_n_0),
        .I4(\middle_reg[7]_2 [5]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[5]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[6]_i_1__5 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[6]),
        .I4(content_reg_bram_0_1[6]),
        .O(\middle[6]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__6 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_23__3_n_0),
        .I4(\middle_reg[7]_0 [6]),
        .I5(\middle_reg[7]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__7 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_23__3_n_0),
        .I4(\middle_reg[7]_2 [6]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[6]));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[7]_i_1__3 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[7]),
        .I4(content_reg_bram_0_1[7]),
        .O(\middle[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__3 
       (.I0(content_reg_bram_0_i_20__5_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_21__4_n_0),
        .I3(content_reg_bram_0_i_22__3_n_0),
        .I4(\middle_reg[7]_0 [7]),
        .I5(\middle_reg[7]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__4 
       (.I0(content_reg_bram_0_i_21__4_n_0),
        .I1(\middle_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__5_n_0),
        .I3(content_reg_bram_0_i_22__3_n_0),
        .I4(\middle_reg[7]_2 [7]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_rep__1[7]));
  LUT6 #(
    .INIT(64'h00000000824F8202)) 
    \middle[8]_i_1__0 
       (.I0(state_cur[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(\tail_reg[0]_0 ),
        .O(middle));
  LUT5 #(
    .INIT(32'hFF758A00)) 
    \middle[8]_i_2__1 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .I3(from_memory[8]),
        .I4(content_reg_bram_0_1[8]),
        .O(\middle[8]_i_2__1_n_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[0]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[1]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[2]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[3]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[4]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[5]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[6]_i_1__5_n_0 ),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[7]_i_1__3_n_0 ),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(\middle[8]_i_2__1_n_0 ),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_12__0
       (.I0(min_latency1_carry_i_20__1_n_0),
        .I1(min_latency1_carry_i_21__0_n_0),
        .I2(Q[5]),
        .O(\channel_old_latency_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_13__1
       (.I0(min_latency1_carry_i_28__0_n_0),
        .I1(min_latency1_carry_i_29__0_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__0_n_0),
        .I4(Q[4]),
        .O(\channel_old_latency_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_17__0
       (.I0(min_latency1_carry_i_29__0_n_0),
        .I1(min_latency1_carry_i_28__0_n_0),
        .I2(Q[3]),
        .O(\channel_old_latency_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_18__0
       (.I0(min_latency1_carry_i_34__0_n_0),
        .I1(min_latency1_carry_i_35__0_n_0),
        .I2(Q[2]),
        .O(\channel_old_latency_reg[2] ));
  LUT6 #(
    .INIT(64'h9996699966699666)) 
    min_latency1_carry_i_19__1
       (.I0(tail_reg[1]),
        .I1(head_reg[1]),
        .I2(Q[0]),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[1]),
        .O(\tail_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h4D00FF4D)) 
    min_latency1_carry_i_20__1
       (.I0(min_latency1_carry_i_28__0_n_0),
        .I1(min_latency1_carry_i_29__0_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30__0_n_0),
        .I4(Q[4]),
        .O(min_latency1_carry_i_20__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_21__0
       (.I0(head_reg[5]),
        .I1(tail_reg[5]),
        .I2(\state_cur[2]_i_5__2_n_0 ),
        .O(min_latency1_carry_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    min_latency1_carry_i_22__0
       (.I0(head_reg[6]),
        .I1(tail_reg[6]),
        .I2(head_reg[5]),
        .I3(tail_reg[5]),
        .I4(\state_cur[2]_i_5__2_n_0 ),
        .O(min_latency1_carry_i_22__0_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_28__0
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__0_n_0 ),
        .O(min_latency1_carry_i_28__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h17)) 
    min_latency1_carry_i_29__0
       (.I0(Q[2]),
        .I1(min_latency1_carry_i_34__0_n_0),
        .I2(min_latency1_carry_i_35__0_n_0),
        .O(min_latency1_carry_i_29__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    min_latency1_carry_i_30__0
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(\state_cur[2]_i_7__0_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(min_latency1_carry_i_30__0_n_0));
  LUT6 #(
    .INIT(64'h6FF642244BB40000)) 
    min_latency1_carry_i_34__0
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(min_latency1_carry_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    min_latency1_carry_i_35__0
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hE26060E260E2E260)) 
    min_latency1_carry_i_3__0
       (.I0(\channel_old_latency_reg[3]_2 ),
        .I1(min_latency1_carry),
        .I2(\tail_reg[1]_0 ),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[0]),
        .O(DI));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    min_latency1_carry_i_4__1
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_20__1_n_0),
        .I2(min_latency1_carry_i_21__0_n_0),
        .I3(min_latency1_carry_i_22__0_n_0),
        .I4(Q[6]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990900960060660)) 
    min_latency1_carry_i_7__0
       (.I0(\tail_reg[1]_0 ),
        .I1(min_latency1_carry),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(\channel_old_latency_reg[3]_2 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF55F333F3300000)) 
    \state_cur[0]_i_1__2 
       (.I0(\state_cur[2]_i_3__4_n_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(p_0_in),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__4 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hF5AE54AE55AE54AE)) 
    \state_cur[2]_i_1__2 
       (.I0(state_cur[1]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .I5(\state_cur[2]_i_3__4_n_0 ),
        .O(\state_cur[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFF3A3BFF)) 
    \state_cur[2]_i_2__0 
       (.I0(p_0_in),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h0900000900090600)) 
    \state_cur[2]_i_3__4 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(\state_cur[2]_i_4__4_n_0 ),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .I5(\state_cur[2]_i_5__2_n_0 ),
        .O(\state_cur[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFF6F9FF)) 
    \state_cur[2]_i_4__4 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_6__0_n_0 ),
        .I3(head_reg[3]),
        .I4(tail_reg[3]),
        .I5(\state_cur[2]_i_7__0_n_0 ),
        .O(\state_cur[2]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \state_cur[2]_i_5__2 
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7__0_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\state_cur[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hF96FFFFFFFFFF96F)) 
    \state_cur[2]_i_6__0 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hD0FD0000FFFFD0FD)) 
    \state_cur[2]_i_7__0 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_7__0_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__2_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__2_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__2_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(\tail_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__4 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__4 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__17 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__12 
       (.I0(tail_reg[3]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(\tail[3]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__15 
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .O(\tail[4]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tail[5]_i_1__1 
       (.I0(tail_reg[5]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[3]),
        .O(\tail[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \tail[6]_i_2__1 
       (.I0(tail_reg[6]),
        .I1(tail_reg[5]),
        .I2(content_reg_bram_0_i_34__1_n_0),
        .O(\tail[6]_i_2__1_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[0]_i_1__4_n_0 ),
        .Q(tail_reg[0]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[1]_i_1__4_n_0 ),
        .Q(tail_reg[1]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[2]_i_1__17_n_0 ),
        .Q(tail_reg[2]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[3]_i_1__12_n_0 ),
        .Q(tail_reg[3]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[4]_i_1__15_n_0 ),
        .Q(tail_reg[4]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[5]_i_1__1_n_0 ),
        .Q(tail_reg[5]),
        .R(\tail_reg[0]_0 ));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[6]_i_2__1_n_0 ),
        .Q(tail_reg[6]),
        .R(\tail_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module re2_copro_re2_copro_0_1_fifo__parameterized0_98
   (DOUTBDOUT,
    \switch2channel\.ready ,
    \tail_reg[1]_0 ,
    \channel_old_latency_reg[5] ,
    \channel_old_latency_reg[5]_0 ,
    \channel_old_latency_reg[5]_1 ,
    \channel_old_latency_reg[3] ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    \channel_old_latency_reg[3]_0 ,
    S,
    DI,
    \channel_old_latency_reg[3]_1 ,
    \tail_reg[6]_0 ,
    \head_reg[5]_0 ,
    \channel_old_latency_reg[2] ,
    \state_cur_reg[1]_0 ,
    \head_reg[2]_0 ,
    E,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    content_reg_bram_0_0,
    s00_axi_aclk,
    \switch2channel\.valid ,
    DINADIN,
    \head_reg[6]_0 ,
    Q,
    \channel_old_latency_reg[0] ,
    CO,
    \channel_old_latency_reg[0]_0 ,
    cur_is_even_character,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \middle_reg[7]_2 ,
    \middle_reg[7]_3 ,
    \channel_old_latency_reg[4] ,
    \channel_old_latency_reg[4]_0 ,
    p_0_in,
    SR,
    min_latency1_carry,
    \channel_old_latency_reg[0]_1 ,
    \channel_old_latency_reg[4]_1 ,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    content_reg_bram_0_9,
    content_reg_bram_0_10,
    content_reg_bram_0_11,
    content_reg_bram_0_12,
    D);
  output [8:0]DOUTBDOUT;
  output \switch2channel\.ready ;
  output \tail_reg[1]_0 ;
  output [5:0]\channel_old_latency_reg[5] ;
  output \channel_old_latency_reg[5]_0 ;
  output \channel_old_latency_reg[5]_1 ;
  output \channel_old_latency_reg[3] ;
  output [7:0]cur_is_even_character_reg;
  output [7:0]cur_is_even_character_reg_0;
  output \channel_old_latency_reg[3]_0 ;
  output [1:0]S;
  output [0:0]DI;
  output \channel_old_latency_reg[3]_1 ;
  output \tail_reg[6]_0 ;
  output \head_reg[5]_0 ;
  output \channel_old_latency_reg[2] ;
  output \state_cur_reg[1]_0 ;
  output \head_reg[2]_0 ;
  output [0:0]E;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [7:0]cur_is_even_character_reg_1;
  output [7:0]cur_is_even_character_reg_2;
  output [8:0]content_reg_bram_0_0;
  input s00_axi_aclk;
  input \switch2channel\.valid ;
  input [8:0]DINADIN;
  input [0:0]\head_reg[6]_0 ;
  input [6:0]Q;
  input \channel_old_latency_reg[0] ;
  input [0:0]CO;
  input \channel_old_latency_reg[0]_0 ;
  input cur_is_even_character;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input [7:0]\middle_reg[7]_2 ;
  input \middle_reg[7]_3 ;
  input \channel_old_latency_reg[4] ;
  input \channel_old_latency_reg[4]_0 ;
  input [0:0]p_0_in;
  input [0:0]SR;
  input min_latency1_carry;
  input \channel_old_latency_reg[0]_1 ;
  input \channel_old_latency_reg[4]_1 ;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input content_reg_bram_0_9;
  input content_reg_bram_0_10;
  input content_reg_bram_0_11;
  input content_reg_bram_0_12;
  input [8:0]D;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [8:0]DINADIN;
  wire [8:0]DOUTBDOUT;
  wire [0:0]E;
  wire [6:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \channel_old_latency[1]_i_3_n_0 ;
  wire \channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[0]_0 ;
  wire \channel_old_latency_reg[0]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[3] ;
  wire \channel_old_latency_reg[3]_0 ;
  wire \channel_old_latency_reg[3]_1 ;
  wire \channel_old_latency_reg[4] ;
  wire \channel_old_latency_reg[4]_0 ;
  wire \channel_old_latency_reg[4]_1 ;
  wire [5:0]\channel_old_latency_reg[5] ;
  wire \channel_old_latency_reg[5]_0 ;
  wire \channel_old_latency_reg[5]_1 ;
  wire [8:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_10;
  wire content_reg_bram_0_11;
  wire content_reg_bram_0_12;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire content_reg_bram_0_i_20__2_n_0;
  wire content_reg_bram_0_i_21__1_n_0;
  wire content_reg_bram_0_i_22__0_n_0;
  wire content_reg_bram_0_i_22__1_n_0;
  wire content_reg_bram_0_i_23__0_n_0;
  wire content_reg_bram_0_i_23__1_n_0;
  wire content_reg_bram_0_i_24__0_n_0;
  wire content_reg_bram_0_i_24__1_n_0;
  wire content_reg_bram_0_i_25__0_n_0;
  wire content_reg_bram_0_i_25__1_n_0;
  wire content_reg_bram_0_i_26__1_n_0;
  wire content_reg_bram_0_i_27__1_n_0;
  wire content_reg_bram_0_i_28__1_n_0;
  wire content_reg_bram_0_i_29__1_n_0;
  wire content_reg_bram_0_i_45__0_n_0;
  wire content_reg_bram_0_i_46_n_0;
  wire content_reg_bram_0_i_47_n_0;
  wire content_reg_bram_0_i_70__0_n_0;
  wire content_reg_bram_0_i_8__15_n_0;
  wire cur_is_even_character;
  wire [7:0]cur_is_even_character_reg;
  wire [7:0]cur_is_even_character_reg_0;
  wire [7:0]cur_is_even_character_reg_1;
  wire [7:0]cur_is_even_character_reg_2;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire \head[0]_i_1_n_0 ;
  wire \head[6]_i_11_n_0 ;
  wire \head[6]_i_12_n_0 ;
  wire \head[6]_i_14_n_0 ;
  wire \head[6]_i_15_n_0 ;
  wire [6:0]head_reg;
  wire \head_reg[2]_0 ;
  wire \head_reg[5]_0 ;
  wire [0:0]\head_reg[6]_0 ;
  wire middle;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [7:0]\middle_reg[7]_2 ;
  wire \middle_reg[7]_3 ;
  wire \middle_reg_n_0_[0] ;
  wire \middle_reg_n_0_[1] ;
  wire \middle_reg_n_0_[2] ;
  wire \middle_reg_n_0_[3] ;
  wire \middle_reg_n_0_[4] ;
  wire \middle_reg_n_0_[5] ;
  wire \middle_reg_n_0_[6] ;
  wire \middle_reg_n_0_[7] ;
  wire \middle_reg_n_0_[8] ;
  wire min_latency1_carry;
  wire min_latency1_carry_i_19__0_n_0;
  wire min_latency1_carry_i_26__6_n_0;
  wire min_latency1_carry_i_27_n_0;
  wire min_latency1_carry_i_28_n_0;
  wire min_latency1_carry_i_29_n_0;
  wire min_latency1_carry_i_30_n_0;
  wire min_latency1_carry_i_34_n_0;
  wire min_latency1_carry_i_35_n_0;
  wire min_latency1_carry_i_36_n_0;
  wire [0:0]p_0_in;
  wire [6:1]p_0_in__2;
  wire s00_axi_aclk;
  wire [2:0]state_cur;
  wire \state_cur[2]_i_1__1_n_0 ;
  wire \state_cur[2]_i_3__1_n_0 ;
  wire \state_cur[2]_i_4__1_n_0 ;
  wire \state_cur[2]_i_5_n_0 ;
  wire \state_cur[2]_i_6_n_0 ;
  wire \state_cur[2]_i_7_n_0 ;
  wire \state_cur_reg[1]_0 ;
  wire [2:0]state_next;
  wire [6:6]\switch2channel\.latency ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail[0]_i_1__1_n_0 ;
  wire \tail[1]_i_1__1_n_0 ;
  wire \tail[2]_i_1__16_n_0 ;
  wire \tail[3]_i_1__10_n_0 ;
  wire \tail[4]_i_1__14_n_0 ;
  wire \tail[5]_i_1__0_n_0 ;
  wire \tail[6]_i_2__0_n_0 ;
  wire [6:0]tail_reg;
  wire \tail_reg[1]_0 ;
  wire \tail_reg[6]_0 ;
  wire [6:1]where_to_read;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000B800FFFFFFFF)) 
    \channel_old_latency[0]_i_1__6 
       (.I0(\channel_old_latency_reg[0] ),
        .I1(CO),
        .I2(min_latency1_carry_i_19__0_n_0),
        .I3(\channel_old_latency_reg[5]_0 ),
        .I4(\channel_old_latency_reg[0]_0 ),
        .I5(\channel_old_latency[1]_i_3_n_0 ),
        .O(\channel_old_latency_reg[5] [0]));
  LUT6 #(
    .INIT(64'h47B8FFB847B847B8)) 
    \channel_old_latency[1]_i_1__0 
       (.I0(\channel_old_latency_reg[0] ),
        .I1(CO),
        .I2(min_latency1_carry_i_19__0_n_0),
        .I3(\channel_old_latency[1]_i_3_n_0 ),
        .I4(\channel_old_latency_reg[0]_0 ),
        .I5(\channel_old_latency_reg[5]_0 ),
        .O(\channel_old_latency_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h74474774)) 
    \channel_old_latency[1]_i_3 
       (.I0(\channel_old_latency_reg[0]_1 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .O(\channel_old_latency[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFB44BB44)) 
    \channel_old_latency[3]_i_1 
       (.I0(\tail_reg[1]_0 ),
        .I1(\channel_old_latency_reg[4] ),
        .I2(\channel_old_latency_reg[5]_0 ),
        .I3(\channel_old_latency_reg[3]_0 ),
        .I4(\channel_old_latency_reg[4]_0 ),
        .O(\channel_old_latency_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFF08F708)) 
    \channel_old_latency[4]_i_1__6 
       (.I0(\channel_old_latency_reg[4] ),
        .I1(\channel_old_latency_reg[3]_0 ),
        .I2(\tail_reg[1]_0 ),
        .I3(\channel_old_latency_reg[4]_0 ),
        .I4(\channel_old_latency_reg[5]_0 ),
        .O(\channel_old_latency_reg[5] [3]));
  LUT3 #(
    .INIT(8'h3A)) 
    \channel_old_latency[4]_i_3 
       (.I0(\channel_old_latency_reg[3]_1 ),
        .I1(\channel_old_latency_reg[4]_1 ),
        .I2(CO),
        .O(\channel_old_latency_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFFF11E1)) 
    \channel_old_latency[5]_i_1__6 
       (.I0(\channel_old_latency_reg[0]_0 ),
        .I1(\tail_reg[1]_0 ),
        .I2(\channel_old_latency_reg[5]_1 ),
        .I3(CO),
        .I4(\channel_old_latency_reg[5]_0 ),
        .O(\channel_old_latency_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \channel_old_latency[5]_i_2__5 
       (.I0(\channel_old_latency_reg[5]_1 ),
        .I1(CO),
        .I2(\switch2channel\.latency ),
        .O(\channel_old_latency_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00FF0010)) 
    \channel_old_latency[6]_i_1__6 
       (.I0(\channel_old_latency_reg[0]_0 ),
        .I1(\tail_reg[1]_0 ),
        .I2(\channel_old_latency_reg[5]_1 ),
        .I3(CO),
        .I4(\switch2channel\.latency ),
        .O(\channel_old_latency_reg[5] [5]));
  LUT4 #(
    .INIT(16'h47FF)) 
    \channel_old_latency[6]_i_3__0 
       (.I0(\channel_old_latency_reg[0] ),
        .I1(CO),
        .I2(min_latency1_carry_i_19__0_n_0),
        .I3(\channel_old_latency[1]_i_3_n_0 ),
        .O(\tail_reg[1]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1152" *) 
  (* RTL_RAM_NAME = "aChannel/fifo_channel/content" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "127" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    content_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,tail_reg,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,where_to_read,content_reg_bram_0_i_8__15_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_content_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_content_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_content_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_content_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_content_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_content_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_content_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_content_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(\switch2channel\.valid ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\switch2channel\.ready ,\switch2channel\.ready }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_25__1_n_0),
        .O(cur_is_even_character_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_10__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_25__1_n_0),
        .O(cur_is_even_character_reg_2[4]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_10__4
       (.I0(content_reg_bram_0_5),
        .I1(content_reg_bram_0_4),
        .I2(DOUTBDOUT[7]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[7] ),
        .O(content_reg_bram_0_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_26__1_n_0),
        .O(cur_is_even_character_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_11__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_26__1_n_0),
        .O(cur_is_even_character_reg_2[3]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_11__4
       (.I0(DOUTBDOUT[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_27__1_n_0),
        .O(cur_is_even_character_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_12__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_27__1_n_0),
        .O(cur_is_even_character_reg_2[2]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_12__4
       (.I0(content_reg_bram_0_7),
        .I1(content_reg_bram_0_4),
        .I2(DOUTBDOUT[5]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[5] ),
        .O(content_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_28__1_n_0),
        .O(cur_is_even_character_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_13__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_28__1_n_0),
        .O(cur_is_even_character_reg_2[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_13__4
       (.I0(DOUTBDOUT[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_29__1_n_0),
        .O(cur_is_even_character_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_14__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_29__1_n_0),
        .O(cur_is_even_character_reg_2[0]));
  LUT6 #(
    .INIT(64'h0000FFFFFB08FB08)) 
    content_reg_bram_0_i_14__4
       (.I0(DOUTBDOUT[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_15__1
       (.I0(content_reg_bram_0_10),
        .I1(content_reg_bram_0_4),
        .I2(DOUTBDOUT[2]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[2] ),
        .O(content_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(content_reg_bram_0_1),
        .I2(content_reg_bram_0_2),
        .I3(content_reg_bram_0_i_21__1_n_0),
        .O(cur_is_even_character_reg_rep__1));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    content_reg_bram_0_i_16__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(content_reg_bram_0_1),
        .I2(content_reg_bram_0_2),
        .I3(content_reg_bram_0_i_20__2_n_0),
        .O(cur_is_even_character_reg_rep__1_1));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_16__4
       (.I0(content_reg_bram_0_11),
        .I1(content_reg_bram_0_4),
        .I2(DOUTBDOUT[1]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[1] ),
        .O(content_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    content_reg_bram_0_i_17__1
       (.I0(content_reg_bram_0_12),
        .I1(content_reg_bram_0_4),
        .I2(DOUTBDOUT[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[0] ),
        .O(content_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEEB)) 
    content_reg_bram_0_i_18
       (.I0(\tail_reg[6]_0 ),
        .I1(tail_reg[5]),
        .I2(head_reg[5]),
        .I3(content_reg_bram_0_i_45__0_n_0),
        .I4(content_reg_bram_0_i_46_n_0),
        .I5(content_reg_bram_0_i_47_n_0),
        .O(\switch2channel\.ready ));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__3
       (.I0(cur_is_even_character_reg_rep__1),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    content_reg_bram_0_i_1__4
       (.I0(cur_is_even_character_reg_rep__1_1),
        .O(cur_is_even_character_reg_rep__1_0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    content_reg_bram_0_i_20__2
       (.I0(DOUTBDOUT[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[0] ),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_12),
        .O(content_reg_bram_0_i_20__2_n_0));
  LUT6 #(
    .INIT(64'h457500004575FFFF)) 
    content_reg_bram_0_i_21__1
       (.I0(\middle_reg_n_0_[0] ),
        .I1(state_cur[2]),
        .I2(state_cur[1]),
        .I3(DOUTBDOUT[0]),
        .I4(content_reg_bram_0_4),
        .I5(content_reg_bram_0_12),
        .O(content_reg_bram_0_i_21__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    content_reg_bram_0_i_22__0
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(content_reg_bram_0_i_22__0_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_22__1
       (.I0(DOUTBDOUT[8]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[8] ),
        .I4(content_reg_bram_0_3),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_22__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_23__0
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(content_reg_bram_0_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_23__1
       (.I0(DOUTBDOUT[7]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[7] ),
        .I4(content_reg_bram_0_5),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_23__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_24__0
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(content_reg_bram_0_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_24__1
       (.I0(DOUTBDOUT[6]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[6] ),
        .I4(content_reg_bram_0_6),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_25__0
       (.I0(head_reg[1]),
        .I1(head_reg[2]),
        .O(content_reg_bram_0_i_25__0_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_25__1
       (.I0(DOUTBDOUT[5]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[5] ),
        .I4(content_reg_bram_0_7),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_25__1_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_26__1
       (.I0(DOUTBDOUT[4]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[4] ),
        .I4(content_reg_bram_0_8),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_26__1_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_27__1
       (.I0(DOUTBDOUT[3]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[3] ),
        .I4(content_reg_bram_0_9),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_27__1_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_28__1
       (.I0(DOUTBDOUT[2]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[2] ),
        .I4(content_reg_bram_0_10),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_28__1_n_0));
  LUT6 #(
    .INIT(64'h04F704F7FFFF0000)) 
    content_reg_bram_0_i_29__1
       (.I0(DOUTBDOUT[1]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .I3(\middle_reg_n_0_[1] ),
        .I4(content_reg_bram_0_11),
        .I5(content_reg_bram_0_4),
        .O(content_reg_bram_0_i_29__1_n_0));
  LUT6 #(
    .INIT(64'h10EFFF00BF40FF00)) 
    content_reg_bram_0_i_2__1
       (.I0(content_reg_bram_0_i_22__0_n_0),
        .I1(content_reg_bram_0_i_23__0_n_0),
        .I2(\head_reg[6]_0 ),
        .I3(head_reg[6]),
        .I4(head_reg[5]),
        .I5(content_reg_bram_0_i_24__0_n_0),
        .O(where_to_read[6]));
  LUT6 #(
    .INIT(64'h555556AAAAAA56AA)) 
    content_reg_bram_0_i_3__1
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(\head_reg[6]_0 ),
        .I3(content_reg_bram_0_i_23__0_n_0),
        .I4(content_reg_bram_0_i_22__0_n_0),
        .I5(content_reg_bram_0_i_24__0_n_0),
        .O(where_to_read[5]));
  LUT6 #(
    .INIT(64'h66FFFF66FF6696FF)) 
    content_reg_bram_0_i_44
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(tail_reg[5]),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .I5(content_reg_bram_0_i_70__0_n_0),
        .O(\tail_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    content_reg_bram_0_i_45__0
       (.I0(tail_reg[3]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .I3(tail_reg[2]),
        .I4(tail_reg[4]),
        .O(content_reg_bram_0_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hFF6666FF96FFFF66)) 
    content_reg_bram_0_i_46
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(head_reg[1]),
        .O(content_reg_bram_0_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hEB7DBE7D)) 
    content_reg_bram_0_i_47
       (.I0(head_reg[0]),
        .I1(tail_reg[2]),
        .I2(head_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .O(content_reg_bram_0_i_47_n_0));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_4__1
       (.I0(content_reg_bram_0_i_22__0_n_0),
        .I1(head_reg[4]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(content_reg_bram_0_i_25__0_n_0),
        .I5(head_reg[3]),
        .O(where_to_read[4]));
  LUT6 #(
    .INIT(64'h393CCCCCCCCCCCCC)) 
    content_reg_bram_0_i_5
       (.I0(content_reg_bram_0_i_22__0_n_0),
        .I1(head_reg[3]),
        .I2(head_reg[0]),
        .I3(\head_reg[6]_0 ),
        .I4(head_reg[1]),
        .I5(head_reg[2]),
        .O(where_to_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0FF0B4F0)) 
    content_reg_bram_0_i_6
       (.I0(content_reg_bram_0_i_22__0_n_0),
        .I1(\head_reg[6]_0 ),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(where_to_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    content_reg_bram_0_i_70__0
       (.I0(tail_reg[2]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(tail_reg[3]),
        .O(content_reg_bram_0_i_70__0_n_0));
  LUT6 #(
    .INIT(64'h555555556AAAAAAA)) 
    content_reg_bram_0_i_7__1
       (.I0(head_reg[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[1]),
        .I4(state_cur[0]),
        .I5(head_reg[0]),
        .O(where_to_read[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_22__1_n_0),
        .O(cur_is_even_character_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_7__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_22__1_n_0),
        .O(cur_is_even_character_reg_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__1
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_23__1_n_0),
        .O(cur_is_even_character_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    content_reg_bram_0_i_8__15
       (.I0(head_reg[0]),
        .I1(state_cur[0]),
        .I2(state_cur[1]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .O(content_reg_bram_0_i_8__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_8__2
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_23__1_n_0),
        .O(cur_is_even_character_reg_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__2
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_24__1_n_0),
        .O(cur_is_even_character_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    content_reg_bram_0_i_9__3
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_24__1_n_0),
        .O(cur_is_even_character_reg_2[5]));
  LUT6 #(
    .INIT(64'h7777747744447444)) 
    content_reg_bram_0_i_9__4
       (.I0(content_reg_bram_0_3),
        .I1(content_reg_bram_0_4),
        .I2(DOUTBDOUT[8]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .I5(\middle_reg_n_0_[8] ),
        .O(content_reg_bram_0_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h10010110)) 
    \cur_state[1]_i_14 
       (.I0(content_reg_bram_0_i_47_n_0),
        .I1(content_reg_bram_0_i_46_n_0),
        .I2(content_reg_bram_0_i_45__0_n_0),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .O(\head_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \head[0]_i_1 
       (.I0(head_reg[0]),
        .O(\head[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \head[1]_i_1 
       (.I0(head_reg[0]),
        .I1(head_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[2]_i_1 
       (.I0(head_reg[2]),
        .I1(head_reg[1]),
        .I2(head_reg[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \head[3]_i_1 
       (.I0(head_reg[3]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \head[4]_i_1 
       (.I0(head_reg[4]),
        .I1(head_reg[3]),
        .I2(head_reg[2]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \head[5]_i_1 
       (.I0(head_reg[5]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(head_reg[2]),
        .I4(head_reg[3]),
        .I5(head_reg[4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_11 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .O(\head[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \head[6]_i_12 
       (.I0(tail_reg[3]),
        .I1(head_reg[3]),
        .I2(tail_reg[4]),
        .I3(head_reg[4]),
        .I4(\head[6]_i_14_n_0 ),
        .I5(\head[6]_i_15_n_0 ),
        .O(\head[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_14 
       (.I0(tail_reg[5]),
        .I1(head_reg[5]),
        .O(\head[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \head[6]_i_15 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .O(\head[6]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \head[6]_i_2 
       (.I0(head_reg[6]),
        .I1(head_reg[5]),
        .I2(content_reg_bram_0_i_24__0_n_0),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \head[6]_i_5 
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(\head[6]_i_11_n_0 ),
        .I5(\head[6]_i_12_n_0 ),
        .O(\head_reg[2]_0 ));
  FDRE \head_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(\head[0]_i_1_n_0 ),
        .Q(head_reg[0]),
        .R(SR));
  FDRE \head_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[1]),
        .Q(head_reg[1]),
        .R(SR));
  FDRE \head_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[2]),
        .Q(head_reg[2]),
        .R(SR));
  FDRE \head_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[3]),
        .Q(head_reg[3]),
        .R(SR));
  FDRE \head_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[4]),
        .Q(head_reg[4]),
        .R(SR));
  FDRE \head_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[5]),
        .Q(head_reg[5]),
        .R(SR));
  FDRE \head_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\head_reg[6]_0 ),
        .D(p_0_in__2[6]),
        .Q(head_reg[6]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__3 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_29__1_n_0),
        .I4(\middle_reg[7]_0 [0]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[0]_i_1__4 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_29__1_n_0),
        .I4(\middle_reg[7]_2 [0]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__3 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_28__1_n_0),
        .I4(\middle_reg[7]_0 [1]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[1]_i_1__4 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_28__1_n_0),
        .I4(\middle_reg[7]_2 [1]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__3 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_27__1_n_0),
        .I4(\middle_reg[7]_0 [2]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[2]_i_1__4 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_27__1_n_0),
        .I4(\middle_reg[7]_2 [2]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__3 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_26__1_n_0),
        .I4(\middle_reg[7]_0 [3]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[3]_i_1__4 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_26__1_n_0),
        .I4(\middle_reg[7]_2 [3]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__3 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_25__1_n_0),
        .I4(\middle_reg[7]_0 [4]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[4]_i_1__4 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_25__1_n_0),
        .I4(\middle_reg[7]_2 [4]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__3 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_24__1_n_0),
        .I4(\middle_reg[7]_0 [5]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[5]_i_1__4 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_24__1_n_0),
        .I4(\middle_reg[7]_2 [5]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[5]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__3 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_23__1_n_0),
        .I4(\middle_reg[7]_0 [6]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[6]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[6]_i_1__4 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_23__1_n_0),
        .I4(\middle_reg[7]_2 [6]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__1 
       (.I0(content_reg_bram_0_i_20__2_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_21__1_n_0),
        .I3(content_reg_bram_0_i_22__1_n_0),
        .I4(\middle_reg[7]_0 [7]),
        .I5(\middle_reg[7]_1 ),
        .O(cur_is_even_character_reg[7]));
  LUT6 #(
    .INIT(64'hFFFF000000B800B8)) 
    \middle[7]_i_2__2 
       (.I0(content_reg_bram_0_i_21__1_n_0),
        .I1(cur_is_even_character),
        .I2(content_reg_bram_0_i_20__2_n_0),
        .I3(content_reg_bram_0_i_22__1_n_0),
        .I4(\middle_reg[7]_2 [7]),
        .I5(\middle_reg[7]_3 ),
        .O(cur_is_even_character_reg_0[7]));
  LUT6 #(
    .INIT(64'h00000000824F8202)) 
    \middle[8]_i_1 
       (.I0(state_cur[1]),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[2]),
        .I3(state_cur[0]),
        .I4(p_0_in),
        .I5(SR),
        .O(middle));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \middle[8]_i_3 
       (.I0(state_cur[1]),
        .I1(state_cur[0]),
        .I2(\head_reg[6]_0 ),
        .O(\state_cur_reg[1]_0 ));
  FDRE \middle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[0]),
        .Q(\middle_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \middle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[1]),
        .Q(\middle_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \middle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[2]),
        .Q(\middle_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \middle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[3]),
        .Q(\middle_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \middle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[4]),
        .Q(\middle_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \middle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[5]),
        .Q(\middle_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \middle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[6]),
        .Q(\middle_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \middle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[7]),
        .Q(\middle_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \middle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(middle),
        .D(D[8]),
        .Q(\middle_reg_n_0_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_12
       (.I0(min_latency1_carry_i_26__6_n_0),
        .I1(min_latency1_carry_i_27_n_0),
        .I2(Q[5]),
        .O(\channel_old_latency_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_13__0
       (.I0(min_latency1_carry_i_28_n_0),
        .I1(min_latency1_carry_i_29_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30_n_0),
        .I4(Q[4]),
        .O(\channel_old_latency_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_17
       (.I0(min_latency1_carry_i_29_n_0),
        .I1(min_latency1_carry_i_28_n_0),
        .I2(Q[3]),
        .O(\channel_old_latency_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_18
       (.I0(min_latency1_carry_i_34_n_0),
        .I1(min_latency1_carry_i_35_n_0),
        .I2(Q[2]),
        .O(\channel_old_latency_reg[2] ));
  LUT6 #(
    .INIT(64'h9996699966699666)) 
    min_latency1_carry_i_19__0
       (.I0(tail_reg[1]),
        .I1(head_reg[1]),
        .I2(Q[0]),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[1]),
        .O(min_latency1_carry_i_19__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    min_latency1_carry_i_20
       (.I0(Q[5]),
        .I1(min_latency1_carry_i_26__6_n_0),
        .I2(min_latency1_carry_i_27_n_0),
        .I3(min_latency1_carry_i_36_n_0),
        .I4(Q[6]),
        .O(\switch2channel\.latency ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h4D00FF4D)) 
    min_latency1_carry_i_26__6
       (.I0(min_latency1_carry_i_28_n_0),
        .I1(min_latency1_carry_i_29_n_0),
        .I2(Q[3]),
        .I3(min_latency1_carry_i_30_n_0),
        .I4(Q[4]),
        .O(min_latency1_carry_i_26__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_27
       (.I0(head_reg[5]),
        .I1(tail_reg[5]),
        .I2(\state_cur[2]_i_5_n_0 ),
        .O(min_latency1_carry_i_27_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    min_latency1_carry_i_28
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7_n_0 ),
        .O(min_latency1_carry_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h17)) 
    min_latency1_carry_i_29
       (.I0(Q[2]),
        .I1(min_latency1_carry_i_34_n_0),
        .I2(min_latency1_carry_i_35_n_0),
        .O(min_latency1_carry_i_29_n_0));
  LUT6 #(
    .INIT(64'hE26060E260E2E260)) 
    min_latency1_carry_i_3
       (.I0(\channel_old_latency_reg[0]_1 ),
        .I1(min_latency1_carry),
        .I2(min_latency1_carry_i_19__0_n_0),
        .I3(tail_reg[0]),
        .I4(head_reg[0]),
        .I5(Q[0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h96669996)) 
    min_latency1_carry_i_30
       (.I0(head_reg[4]),
        .I1(tail_reg[4]),
        .I2(\state_cur[2]_i_7_n_0 ),
        .I3(tail_reg[3]),
        .I4(head_reg[3]),
        .O(min_latency1_carry_i_30_n_0));
  LUT6 #(
    .INIT(64'h6FF642244BB40000)) 
    min_latency1_carry_i_34
       (.I0(tail_reg[0]),
        .I1(head_reg[0]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(min_latency1_carry_i_34_n_0));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    min_latency1_carry_i_35
       (.I0(head_reg[2]),
        .I1(tail_reg[2]),
        .I2(head_reg[1]),
        .I3(tail_reg[1]),
        .I4(tail_reg[0]),
        .I5(head_reg[0]),
        .O(min_latency1_carry_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h66969699)) 
    min_latency1_carry_i_36
       (.I0(head_reg[6]),
        .I1(tail_reg[6]),
        .I2(head_reg[5]),
        .I3(tail_reg[5]),
        .I4(\state_cur[2]_i_5_n_0 ),
        .O(min_latency1_carry_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    min_latency1_carry_i_4
       (.I0(\switch2channel\.latency ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0990900960060660)) 
    min_latency1_carry_i_7
       (.I0(min_latency1_carry_i_19__0_n_0),
        .I1(min_latency1_carry),
        .I2(Q[0]),
        .I3(head_reg[0]),
        .I4(tail_reg[0]),
        .I5(\channel_old_latency_reg[0]_1 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF55F333F3300000)) 
    \state_cur[0]_i_1__1 
       (.I0(\state_cur[2]_i_3__1_n_0 ),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(p_0_in),
        .I4(state_cur[1]),
        .I5(state_cur[2]),
        .O(state_next[0]));
  LUT3 #(
    .INIT(8'h28)) 
    \state_cur[1]_i_1__1 
       (.I0(state_cur[0]),
        .I1(state_cur[1]),
        .I2(state_cur[2]),
        .O(state_next[1]));
  LUT6 #(
    .INIT(64'hF5AE54AE55AE54AE)) 
    \state_cur[2]_i_1__1 
       (.I0(state_cur[1]),
        .I1(p_0_in),
        .I2(state_cur[0]),
        .I3(state_cur[2]),
        .I4(\head_reg[6]_0 ),
        .I5(\state_cur[2]_i_3__1_n_0 ),
        .O(\state_cur[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFF3A3BFF)) 
    \state_cur[2]_i_2 
       (.I0(p_0_in),
        .I1(\head_reg[6]_0 ),
        .I2(state_cur[0]),
        .I3(state_cur[1]),
        .I4(state_cur[2]),
        .O(state_next[2]));
  LUT6 #(
    .INIT(64'h0900000900090600)) 
    \state_cur[2]_i_3__1 
       (.I0(tail_reg[6]),
        .I1(head_reg[6]),
        .I2(\state_cur[2]_i_4__1_n_0 ),
        .I3(head_reg[5]),
        .I4(tail_reg[5]),
        .I5(\state_cur[2]_i_5_n_0 ),
        .O(\state_cur[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFF6F9FF)) 
    \state_cur[2]_i_4__1 
       (.I0(tail_reg[4]),
        .I1(head_reg[4]),
        .I2(\state_cur[2]_i_6_n_0 ),
        .I3(head_reg[3]),
        .I4(tail_reg[3]),
        .I5(\state_cur[2]_i_7_n_0 ),
        .O(\state_cur[2]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \state_cur[2]_i_5 
       (.I0(head_reg[3]),
        .I1(tail_reg[3]),
        .I2(\state_cur[2]_i_7_n_0 ),
        .I3(tail_reg[4]),
        .I4(head_reg[4]),
        .O(\state_cur[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF96FFFFFFFFFF96F)) 
    \state_cur[2]_i_6 
       (.I0(tail_reg[2]),
        .I1(head_reg[2]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(head_reg[0]),
        .I5(tail_reg[0]),
        .O(\state_cur[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD0FD0000FFFFD0FD)) 
    \state_cur[2]_i_7 
       (.I0(head_reg[0]),
        .I1(tail_reg[0]),
        .I2(tail_reg[1]),
        .I3(head_reg[1]),
        .I4(tail_reg[2]),
        .I5(head_reg[2]),
        .O(\state_cur[2]_i_7_n_0 ));
  FDRE \state_cur_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__1_n_0 ),
        .D(state_next[0]),
        .Q(state_cur[0]),
        .R(SR));
  FDRE \state_cur_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__1_n_0 ),
        .D(state_next[1]),
        .Q(state_cur[1]),
        .R(SR));
  FDRE \state_cur_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\state_cur[2]_i_1__1_n_0 ),
        .D(state_next[2]),
        .Q(state_cur[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tail[0]_i_1__1 
       (.I0(tail_reg[0]),
        .O(\tail[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tail[1]_i_1__1 
       (.I0(tail_reg[0]),
        .I1(tail_reg[1]),
        .O(\tail[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tail[2]_i_1__16 
       (.I0(tail_reg[2]),
        .I1(tail_reg[1]),
        .I2(tail_reg[0]),
        .O(\tail[2]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tail[3]_i_1__10 
       (.I0(tail_reg[3]),
        .I1(tail_reg[2]),
        .I2(tail_reg[0]),
        .I3(tail_reg[1]),
        .O(\tail[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tail[4]_i_1__14 
       (.I0(tail_reg[4]),
        .I1(tail_reg[3]),
        .I2(tail_reg[1]),
        .I3(tail_reg[0]),
        .I4(tail_reg[2]),
        .O(\tail[4]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tail[5]_i_1__0 
       (.I0(tail_reg[5]),
        .I1(tail_reg[4]),
        .I2(tail_reg[2]),
        .I3(tail_reg[0]),
        .I4(tail_reg[1]),
        .I5(tail_reg[3]),
        .O(\tail[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \tail[6]_i_2__0 
       (.I0(tail_reg[6]),
        .I1(tail_reg[5]),
        .I2(content_reg_bram_0_i_45__0_n_0),
        .O(\tail[6]_i_2__0_n_0 ));
  FDRE \tail_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[0]_i_1__1_n_0 ),
        .Q(tail_reg[0]),
        .R(SR));
  FDRE \tail_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[1]_i_1__1_n_0 ),
        .Q(tail_reg[1]),
        .R(SR));
  FDRE \tail_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[2]_i_1__16_n_0 ),
        .Q(tail_reg[2]),
        .R(SR));
  FDRE \tail_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[3]_i_1__10_n_0 ),
        .Q(tail_reg[3]),
        .R(SR));
  FDRE \tail_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[4]_i_1__14_n_0 ),
        .Q(tail_reg[4]),
        .R(SR));
  FDRE \tail_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[5]_i_1__0_n_0 ),
        .Q(tail_reg[5]),
        .R(SR));
  FDRE \tail_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_0_in),
        .D(\tail[6]_i_2__0_n_0 ),
        .Q(tail_reg[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer
   (fifo_even_data_in_ready,
    fifo_odd_data_in_ready,
    \channel_old_latency_reg[0] ,
    \channel_old_latency_reg[0]_0 ,
    cur_is_even_character_reg_rep,
    \head_reg[0] ,
    cur_is_even_character_reg_rep_0,
    S,
    DI,
    \cur_cc_pointer_reg[3] ,
    \cur_cc_pointer_reg[2] ,
    \cur_cc_pointer_reg[2]_0 ,
    \cur_cc_pointer_reg[2]_1 ,
    \cur_cc_pointer_reg[2]_2 ,
    \cur_cc_pointer_reg[2]_3 ,
    \cur_cc_pointer_reg[2]_4 ,
    \cur_cc_pointer_reg[2]_5 ,
    \cur_cc_pointer_reg[2]_6 ,
    D,
    \switch2cpu\.latency ,
    \cur_state_reg[1] ,
    fifo_cur_char_data_out_valid,
    best_output__1,
    \head_reg[1] ,
    \head_reg[5] ,
    s00_axi_aclk,
    content_reg_bram_0,
    DINADIN,
    fifo_odd_data_in_valid,
    content_reg_bram_0_0,
    \channel_old_latency_reg[4] ,
    \channel_old_latency_reg[4]_0 ,
    \middle_reg[0] ,
    input_pc,
    \tail_reg[0] ,
    CO,
    \switch2channel\.latency__0 ,
    \tail_reg[0]_0 ,
    O,
    \cur_state_reg[0] ,
    Q,
    all_bb_full,
    \cur_state_reg[0]_0 ,
    \old_grant_reg[0]_i_15 ,
    \tail_reg[0]_1 ,
    \FETCH_REC_Pc_reg[7] ,
    fifo_cur_char_data_out_ready__0,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    \head_reg[6] ,
    WEA,
    \head_reg[6]_0 );
  output fifo_even_data_in_ready;
  output fifo_odd_data_in_ready;
  output [3:0]\channel_old_latency_reg[0] ;
  output \channel_old_latency_reg[0]_0 ;
  output cur_is_even_character_reg_rep;
  output \head_reg[0] ;
  output cur_is_even_character_reg_rep_0;
  output [0:0]S;
  output [0:0]DI;
  output \cur_cc_pointer_reg[3] ;
  output \cur_cc_pointer_reg[2] ;
  output \cur_cc_pointer_reg[2]_0 ;
  output \cur_cc_pointer_reg[2]_1 ;
  output \cur_cc_pointer_reg[2]_2 ;
  output \cur_cc_pointer_reg[2]_3 ;
  output \cur_cc_pointer_reg[2]_4 ;
  output \cur_cc_pointer_reg[2]_5 ;
  output \cur_cc_pointer_reg[2]_6 ;
  output [7:0]D;
  output [1:0]\switch2cpu\.latency ;
  output \cur_state_reg[1] ;
  output fifo_cur_char_data_out_valid;
  output best_output__1;
  output \head_reg[1] ;
  output [0:0]\head_reg[5] ;
  input s00_axi_aclk;
  input content_reg_bram_0;
  input [7:0]DINADIN;
  input fifo_odd_data_in_valid;
  input [7:0]content_reg_bram_0_0;
  input [0:0]\channel_old_latency_reg[4] ;
  input \channel_old_latency_reg[4]_0 ;
  input \middle_reg[0] ;
  input [7:0]input_pc;
  input [0:0]\tail_reg[0] ;
  input [0:0]CO;
  input [3:0]\switch2channel\.latency__0 ;
  input [0:0]\tail_reg[0]_0 ;
  input [0:0]O;
  input [3:0]\cur_state_reg[0] ;
  input [2:0]Q;
  input all_bb_full;
  input [0:0]\cur_state_reg[0]_0 ;
  input [63:0]\old_grant_reg[0]_i_15 ;
  input \tail_reg[0]_1 ;
  input \FETCH_REC_Pc_reg[7] ;
  input fifo_cur_char_data_out_ready__0;
  input content_reg_bram_0_1;
  input content_reg_bram_0_2;
  input \head_reg[6] ;
  input [0:0]WEA;
  input \head_reg[6]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]DINADIN;
  wire \FETCH_REC_Pc_reg[7] ;
  wire [0:0]O;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire all_bb_full;
  wire best_output__1;
  wire [3:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[0]_0 ;
  wire [0:0]\channel_old_latency_reg[4] ;
  wire \channel_old_latency_reg[4]_0 ;
  wire content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire \cur_cc_pointer_reg[2] ;
  wire \cur_cc_pointer_reg[2]_0 ;
  wire \cur_cc_pointer_reg[2]_1 ;
  wire \cur_cc_pointer_reg[2]_2 ;
  wire \cur_cc_pointer_reg[2]_3 ;
  wire \cur_cc_pointer_reg[2]_4 ;
  wire \cur_cc_pointer_reg[2]_5 ;
  wire \cur_cc_pointer_reg[2]_6 ;
  wire \cur_cc_pointer_reg[3] ;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep_0;
  wire [3:0]\cur_state_reg[0] ;
  wire [0:0]\cur_state_reg[0]_0 ;
  wire \cur_state_reg[1] ;
  wire fifo_cur_char_data_out_ready__0;
  wire fifo_cur_char_data_out_valid;
  wire fifo_even_data_in_ready;
  wire [7:0]fifo_even_data_out;
  wire [4:1]fifo_odd_data_count;
  wire fifo_odd_data_in_ready;
  wire fifo_odd_data_in_valid;
  wire fifo_odd_data_out_not_valid;
  wire [0:0]head_reg;
  wire \head_reg[1] ;
  wire [0:0]\head_reg[5] ;
  wire \head_reg[6] ;
  wire \head_reg[6]_0 ;
  wire head_reg_0_sn_1;
  wire [7:0]input_pc;
  wire \middle_reg[0] ;
  wire [63:0]\old_grant_reg[0]_i_15 ;
  wire s00_axi_aclk;
  wire [3:0]\switch2channel\.latency__0 ;
  wire [1:0]\switch2cpu\.latency ;
  wire [0:0]tail_reg;
  wire [0:0]\tail_reg[0] ;
  wire [0:0]\tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;

  assign \head_reg[0]  = head_reg_0_sn_1;
  re2_copro_re2_copro_0_1_fifo fifo_even
       (.CO(CO),
        .DI(DI),
        .DINADIN(DINADIN),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(fifo_even_data_in_ready),
        .all_bb_full(all_bb_full),
        .best_output__1(best_output__1),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[0]_0 (\channel_old_latency_reg[0]_0 ),
        .\channel_old_latency_reg[4] (\channel_old_latency_reg[4] ),
        .\channel_old_latency_reg[4]_0 (\channel_old_latency_reg[4]_0 ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_2),
        .\cur_cc_pointer_reg[2] (\cur_cc_pointer_reg[2] ),
        .\cur_cc_pointer_reg[2]_0 (\cur_cc_pointer_reg[2]_0 ),
        .\cur_cc_pointer_reg[2]_1 (\cur_cc_pointer_reg[2]_1 ),
        .\cur_cc_pointer_reg[2]_2 (\cur_cc_pointer_reg[2]_2 ),
        .\cur_cc_pointer_reg[2]_3 (\cur_cc_pointer_reg[2]_3 ),
        .\cur_cc_pointer_reg[2]_4 (\cur_cc_pointer_reg[2]_4 ),
        .\cur_cc_pointer_reg[2]_5 (\cur_cc_pointer_reg[2]_5 ),
        .\cur_cc_pointer_reg[2]_6 (\cur_cc_pointer_reg[2]_6 ),
        .\cur_cc_pointer_reg[3] (\cur_cc_pointer_reg[3] ),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep_0(cur_is_even_character_reg_rep_0),
        .\cur_state_reg[0] (\cur_state_reg[0] ),
        .\cur_state_reg[0]_0 (\cur_state_reg[0]_0 ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .fifo_cur_char_data_out_ready__0(fifo_cur_char_data_out_ready__0),
        .fifo_cur_char_data_out_valid(fifo_cur_char_data_out_valid),
        .fifo_even_data_out(fifo_even_data_out),
        .fifo_odd_data_count(fifo_odd_data_count),
        .fifo_odd_data_out_not_valid(fifo_odd_data_out_not_valid),
        .\head_reg[0]_0 (head_reg_0_sn_1),
        .\head_reg[0]_1 (\FETCH_REC_Pc_reg[7] ),
        .\head_reg[1]_0 (\head_reg[1] ),
        .\head_reg[5] (\head_reg[5] ),
        .\head_reg[6] (fifo_odd_data_in_ready),
        .\head_reg[6]_0 (\head_reg[6] ),
        .\head_reg[6]_1 (WEA),
        .\head_reg[6]_2 (\head_reg[6]_0 ),
        .input_pc(input_pc),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .min_latency1_carry_i_29__6_0(tail_reg),
        .min_latency1_carry_i_29__6_1(head_reg),
        .\old_grant_reg[0]_i_15_0 (\old_grant_reg[0]_i_15 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\switch2channel\.latency__0 (\switch2channel\.latency__0 ),
        .\switch2cpu\.latency (\switch2cpu\.latency ),
        .\tail_reg[0]_0 (\tail_reg[0]_0 ),
        .\tail_reg[0]_1 (\tail_reg[0]_1 ));
  re2_copro_re2_copro_0_1_fifo_7 fifo_odd
       (.D(D),
        .\FETCH_REC_Pc_reg[7] (\FETCH_REC_Pc_reg[7] ),
        .Q(tail_reg),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .fifo_cur_char_data_out_ready__0(fifo_cur_char_data_out_ready__0),
        .fifo_even_data_out(fifo_even_data_out),
        .fifo_odd_data_count(fifo_odd_data_count),
        .fifo_odd_data_in_valid(fifo_odd_data_in_valid),
        .fifo_odd_data_out_not_valid(fifo_odd_data_out_not_valid),
        .\head_reg[0]_0 (head_reg),
        .\head_reg[1]_0 (fifo_odd_data_in_ready),
        .input_pc(input_pc),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer_13
   (content_reg_bram_0,
    content_reg_bram_0_0,
    \head_reg[0] ,
    min_latency1_carry,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__0,
    cur_is_even_character_reg_rep__0_0,
    cur_is_even_character_reg_rep__0_1,
    DI,
    cur_is_even_character_reg_rep__0_2,
    S,
    \tail_reg[5] ,
    \head_reg[2] ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    \tail_reg[5]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep,
    \tail_reg[3] ,
    s00_axi_aclk,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \state_cur_reg[2] ,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_16_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0] ,
    \tail_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    \tail_reg[0]_0 ,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    Q,
    \cur_state[0]_i_14 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_2 );
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \head_reg[0] ;
  output min_latency1_carry;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__0;
  output [0:0]cur_is_even_character_reg_rep__0_0;
  output cur_is_even_character_reg_rep__0_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__0_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output \tail_reg[5]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep;
  output \tail_reg[3] ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \state_cur_reg[2] ;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_16_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0] ;
  input \tail_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input \tail_reg[0]_0 ;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input [2:0]Q;
  input \cur_state[0]_i_14 ;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[9] ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep__0;
  wire [0:0]cur_is_even_character_reg_rep__0_0;
  wire cur_is_even_character_reg_rep__0_1;
  wire cur_is_even_character_reg_rep__0_2;
  wire \cur_state[0]_i_14 ;
  wire \cur_state_reg[1] ;
  wire fifo_odd_n_11;
  wire fifo_odd_n_12;
  wire fifo_odd_n_13;
  wire fifo_odd_n_14;
  wire fifo_odd_n_15;
  wire fifo_odd_n_16;
  wire fifo_odd_n_17;
  wire fifo_odd_n_18;
  wire fifo_odd_n_19;
  wire fifo_odd_n_20;
  wire fifo_odd_n_21;
  wire fifo_odd_n_22;
  wire fifo_odd_n_23;
  wire fifo_odd_n_24;
  wire fifo_odd_n_25;
  wire fifo_odd_n_26;
  wire fifo_odd_n_27;
  wire fifo_odd_n_8;
  wire fifo_odd_n_9;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire [0:0]\head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_16_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[2] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[3] ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;

  re2_copro_re2_copro_0_1_fifo_18 fifo_even
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[0]_0 (fifo_odd_n_11),
        .\FETCH_REC_Pc_reg[1] (fifo_odd_n_12),
        .\FETCH_REC_Pc_reg[2] (fifo_odd_n_16),
        .\FETCH_REC_Pc_reg[2]_0 (fifo_odd_n_19),
        .\FETCH_REC_Pc_reg[3] (content_reg_bram_0_0[3:2]),
        .\FETCH_REC_Pc_reg[3]_0 (fifo_odd_n_17),
        .\FETCH_REC_Pc_reg[4] (fifo_odd_n_15),
        .\FETCH_REC_Pc_reg[5] (fifo_odd_n_18),
        .\FETCH_REC_Pc_reg[6] (fifo_odd_n_13),
        .\FETCH_REC_Pc_reg[7] (fifo_odd_n_14),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_4),
        .content_reg_bram_0_3(content_reg_bram_0_5),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .content_reg_bram_0_5(content_reg_bram_0_7),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep__0(cur_is_even_character_reg_rep__0),
        .cur_is_even_character_reg_rep__0_0(cur_is_even_character_reg_rep__0_0),
        .cur_is_even_character_reg_rep__0_1(cur_is_even_character_reg_rep__0_1),
        .cur_is_even_character_reg_rep__0_2(cur_is_even_character_reg_rep__0_2),
        .\cur_state[0]_i_14 (\cur_state[0]_i_14 ),
        .\cur_state[0]_i_14_0 (fifo_odd_n_25),
        .\cur_state[0]_i_14_1 (fifo_odd_n_22),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[2]_1 (\head_reg[2]_0 ),
        .\head_reg[6] (fifo_odd_n_9),
        .\head_reg[6]_0 (fifo_odd_n_24),
        .\head_reg[6]_1 (fifo_odd_n_8),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_1(min_latency1_carry_1),
        .min_latency1_carry_i_7__5(fifo_odd_n_26),
        .min_latency1_carry_i_7__5_0(fifo_odd_n_23),
        .min_latency1_carry_i_8__5_0(fifo_odd_n_20),
        .min_latency1_carry_i_8__5_1(fifo_odd_n_21),
        .min_latency1_carry_i_9__6_0(fifo_odd_n_27),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_16_out(p_16_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_0 ),
        .\tail_reg[3]_0 (\tail_reg[3] ),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (\tail_reg[5]_0 ));
  re2_copro_re2_copro_0_1_fifo_19 fifo_odd
       (.\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(fifo_odd_n_11),
        .content_reg_bram_0_2(fifo_odd_n_12),
        .content_reg_bram_0_3(fifo_odd_n_13),
        .content_reg_bram_0_4(fifo_odd_n_14),
        .content_reg_bram_0_5(fifo_odd_n_15),
        .content_reg_bram_0_6(fifo_odd_n_18),
        .content_reg_bram_0_7(content_reg_bram_0_2),
        .content_reg_bram_0_8(content_reg_bram_0_3),
        .cur_is_even_character_reg_rep__0(fifo_odd_n_16),
        .cur_is_even_character_reg_rep__0_0(fifo_odd_n_17),
        .\head_reg[0]_0 (fifo_odd_n_9),
        .\head_reg[0]_1 (fifo_odd_n_23),
        .\head_reg[0]_2 (fifo_odd_n_26),
        .\head_reg[0]_3 (\head_reg[0]_2 ),
        .\head_reg[2]_0 (fifo_odd_n_25),
        .\head_reg[2]_1 (fifo_odd_n_27),
        .\head_reg[4]_0 (fifo_odd_n_20),
        .\head_reg[4]_1 (fifo_odd_n_22),
        .\head_reg[4]_2 (fifo_odd_n_24),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\state_cur_reg[1]_1 (fifo_odd_n_19),
        .\state_cur_reg[2]_0 (\state_cur_reg[2] ),
        .\tail_reg[0]_0 (fifo_odd_n_8),
        .\tail_reg[0]_1 (\tail_reg[0] ),
        .\tail_reg[3]_0 (fifo_odd_n_21));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer_26
   (DOUTBDOUT,
    content_reg_bram_0,
    \head_reg[0] ,
    min_latency1_carry,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2] ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep,
    \tail_reg[3] ,
    s00_axi_aclk,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \state_cur_reg[2] ,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_30_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0] ,
    \tail_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    \tail_reg[0]_0 ,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    in_ready_packed,
    min_latency1_carry_i_8__4,
    Q,
    \cur_state[0]_i_9 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_2 );
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \head_reg[0] ;
  output min_latency1_carry;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep;
  output \tail_reg[3] ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \state_cur_reg[2] ;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_30_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0] ;
  input \tail_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input \tail_reg[0]_0 ;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input [0:0]in_ready_packed;
  input min_latency1_carry_i_8__4;
  input [2:0]Q;
  input \cur_state[0]_i_9 ;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[0]_i_9 ;
  wire \cur_state_reg[1] ;
  wire fifo_odd_n_11;
  wire fifo_odd_n_12;
  wire fifo_odd_n_13;
  wire fifo_odd_n_14;
  wire fifo_odd_n_15;
  wire fifo_odd_n_16;
  wire fifo_odd_n_17;
  wire fifo_odd_n_18;
  wire fifo_odd_n_19;
  wire fifo_odd_n_20;
  wire fifo_odd_n_21;
  wire fifo_odd_n_22;
  wire fifo_odd_n_23;
  wire fifo_odd_n_24;
  wire fifo_odd_n_25;
  wire fifo_odd_n_26;
  wire fifo_odd_n_27;
  wire fifo_odd_n_8;
  wire fifo_odd_n_9;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire [0:0]\head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [0:0]in_ready_packed;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire min_latency1_carry_i_8__4;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_30_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[2] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[3] ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;

  re2_copro_re2_copro_0_1_fifo_31 fifo_even
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[0]_0 (fifo_odd_n_11),
        .\FETCH_REC_Pc_reg[1] (fifo_odd_n_12),
        .\FETCH_REC_Pc_reg[2] (fifo_odd_n_16),
        .\FETCH_REC_Pc_reg[3] (fifo_odd_n_17),
        .\FETCH_REC_Pc_reg[4] (fifo_odd_n_15),
        .\FETCH_REC_Pc_reg[5] (fifo_odd_n_18),
        .\FETCH_REC_Pc_reg[6] (fifo_odd_n_13),
        .\FETCH_REC_Pc_reg[6]_0 (fifo_odd_n_19),
        .\FETCH_REC_Pc_reg[7] ({content_reg_bram_0[7:6],content_reg_bram_0[3:2]}),
        .\FETCH_REC_Pc_reg[7]_0 (fifo_odd_n_14),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0_0(content_reg_bram_0_2),
        .content_reg_bram_0_1(content_reg_bram_0_3),
        .content_reg_bram_0_2(content_reg_bram_0_4),
        .content_reg_bram_0_3(content_reg_bram_0_5),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state[0]_i_9 (\cur_state[0]_i_9 ),
        .\cur_state[0]_i_9_0 (fifo_odd_n_25),
        .\cur_state[0]_i_9_1 (fifo_odd_n_22),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[2]_1 (\head_reg[2]_0 ),
        .\head_reg[6] (fifo_odd_n_9),
        .\head_reg[6]_0 (fifo_odd_n_24),
        .\head_reg[6]_1 (fifo_odd_n_8),
        .in_ready_packed(in_ready_packed),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_1(min_latency1_carry_1),
        .min_latency1_carry_i_7__4(fifo_odd_n_26),
        .min_latency1_carry_i_7__4_0(fifo_odd_n_23),
        .min_latency1_carry_i_8__4_0(min_latency1_carry_i_8__4),
        .min_latency1_carry_i_8__4_1(fifo_odd_n_20),
        .min_latency1_carry_i_8__4_2(fifo_odd_n_21),
        .min_latency1_carry_i_9__5_0(fifo_odd_n_27),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_30_out(p_30_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_0 ),
        .\tail_reg[3]_0 (\tail_reg[3] ),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (\tail_reg[5]_0 ));
  re2_copro_re2_copro_0_1_fifo_32 fifo_odd
       (.\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(fifo_odd_n_11),
        .content_reg_bram_0_2(fifo_odd_n_12),
        .content_reg_bram_0_3(fifo_odd_n_15),
        .content_reg_bram_0_4(fifo_odd_n_18),
        .content_reg_bram_0_5(content_reg_bram_0_0),
        .content_reg_bram_0_6(content_reg_bram_0_1),
        .cur_is_even_character_reg_rep__0(fifo_odd_n_13),
        .cur_is_even_character_reg_rep__0_0(fifo_odd_n_14),
        .cur_is_even_character_reg_rep__0_1(fifo_odd_n_16),
        .cur_is_even_character_reg_rep__0_2(fifo_odd_n_17),
        .\head_reg[0]_0 (fifo_odd_n_9),
        .\head_reg[0]_1 (fifo_odd_n_23),
        .\head_reg[0]_2 (fifo_odd_n_26),
        .\head_reg[0]_3 (\head_reg[0]_2 ),
        .\head_reg[2]_0 (fifo_odd_n_25),
        .\head_reg[2]_1 (fifo_odd_n_27),
        .\head_reg[4]_0 (fifo_odd_n_20),
        .\head_reg[4]_1 (fifo_odd_n_22),
        .\head_reg[4]_2 (fifo_odd_n_24),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\state_cur_reg[1]_1 (fifo_odd_n_19),
        .\state_cur_reg[2]_0 (\state_cur_reg[2] ),
        .\tail_reg[0]_0 (fifo_odd_n_8),
        .\tail_reg[0]_1 (\tail_reg[0] ),
        .\tail_reg[3]_0 (fifo_odd_n_21));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer_39
   (content_reg_bram_0,
    content_reg_bram_0_0,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_0 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0]_1 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep,
    \tail_reg[3] ,
    s00_axi_aclk,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \state_cur_reg[2] ,
    p_0_in_0,
    \FETCH_REC_Pc_reg[6] ,
    \FETCH_REC_Pc_reg[0] ,
    p_44_out,
    \channel_old_latency_reg[1] ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \tail_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    \tail_reg[0]_0 ,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    in_ready_packed,
    Q,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_2 );
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \head_reg[0] ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0]_1 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep;
  output \tail_reg[3] ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \state_cur_reg[2] ;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[6] ;
  input \FETCH_REC_Pc_reg[0] ;
  input [3:0]p_44_out;
  input \channel_old_latency_reg[1] ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \tail_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input \tail_reg[0]_0 ;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input [0:0]in_ready_packed;
  input [2:0]Q;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[6] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire cur_is_even_character_reg_rep;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state_reg[1] ;
  wire fifo_odd_n_11;
  wire fifo_odd_n_12;
  wire fifo_odd_n_13;
  wire fifo_odd_n_14;
  wire fifo_odd_n_15;
  wire fifo_odd_n_16;
  wire fifo_odd_n_17;
  wire fifo_odd_n_18;
  wire fifo_odd_n_19;
  wire fifo_odd_n_22;
  wire fifo_odd_n_23;
  wire fifo_odd_n_24;
  wire fifo_odd_n_25;
  wire fifo_odd_n_26;
  wire fifo_odd_n_27;
  wire fifo_odd_n_8;
  wire fifo_odd_n_9;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire [0:0]\head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [0:0]in_ready_packed;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_44_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[2] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[3] ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;

  re2_copro_re2_copro_0_1_fifo_44 fifo_even
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[0]_0 (fifo_odd_n_11),
        .\FETCH_REC_Pc_reg[1] (fifo_odd_n_12),
        .\FETCH_REC_Pc_reg[2] (fifo_odd_n_16),
        .\FETCH_REC_Pc_reg[3] (fifo_odd_n_17),
        .\FETCH_REC_Pc_reg[4] (fifo_odd_n_15),
        .\FETCH_REC_Pc_reg[5] (fifo_odd_n_18),
        .\FETCH_REC_Pc_reg[6] (\FETCH_REC_Pc_reg[6] ),
        .\FETCH_REC_Pc_reg[6]_0 (fifo_odd_n_13),
        .\FETCH_REC_Pc_reg[6]_1 (fifo_odd_n_19),
        .\FETCH_REC_Pc_reg[7] ({content_reg_bram_0_0[7:6],content_reg_bram_0_0[3:2]}),
        .\FETCH_REC_Pc_reg[7]_0 (fifo_odd_n_14),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_4),
        .content_reg_bram_0_3(content_reg_bram_0_5),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .content_reg_bram_0_5(content_reg_bram_0_7),
        .content_reg_bram_0_6(content_reg_bram_0_8),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[2]_1 (\head_reg[2]_0 ),
        .\head_reg[6] (fifo_odd_n_9),
        .\head_reg[6]_0 (fifo_odd_n_26),
        .\head_reg[6]_1 (fifo_odd_n_8),
        .in_ready_packed(in_ready_packed),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_i_7__3(fifo_odd_n_22),
        .min_latency1_carry_i_7__3_0(fifo_odd_n_25),
        .min_latency1_carry_i_8__3_0(fifo_odd_n_23),
        .min_latency1_carry_i_8__3_1(fifo_odd_n_24),
        .min_latency1_carry_i_9__4_0(fifo_odd_n_27),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_44_out(p_44_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_0 ),
        .\tail_reg[3]_0 (\tail_reg[3] ),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (\tail_reg[5]_0 ));
  re2_copro_re2_copro_0_1_fifo_45 fifo_odd
       (.\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[6] (\FETCH_REC_Pc_reg[6] ),
        .Q(Q),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(fifo_odd_n_11),
        .content_reg_bram_0_2(fifo_odd_n_12),
        .content_reg_bram_0_3(fifo_odd_n_15),
        .content_reg_bram_0_4(fifo_odd_n_18),
        .content_reg_bram_0_5(content_reg_bram_0_2),
        .content_reg_bram_0_6(content_reg_bram_0_3),
        .cur_is_even_character_reg_rep(cur_is_even_character_reg_rep),
        .cur_is_even_character_reg_rep__0(fifo_odd_n_13),
        .cur_is_even_character_reg_rep__0_0(fifo_odd_n_14),
        .cur_is_even_character_reg_rep__1(fifo_odd_n_16),
        .cur_is_even_character_reg_rep__1_0(fifo_odd_n_17),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 (\tail_reg[3] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 ),
        .\head_reg[0]_0 (fifo_odd_n_9),
        .\head_reg[0]_1 (fifo_odd_n_22),
        .\head_reg[0]_2 (fifo_odd_n_25),
        .\head_reg[0]_3 (\head_reg[0]_2 ),
        .\head_reg[2]_0 (fifo_odd_n_27),
        .\head_reg[4]_0 (fifo_odd_n_23),
        .\head_reg[4]_1 (fifo_odd_n_26),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\state_cur_reg[1]_1 (fifo_odd_n_19),
        .\state_cur_reg[2]_0 (\state_cur_reg[2] ),
        .\tail_reg[0]_0 (fifo_odd_n_8),
        .\tail_reg[0]_1 (\tail_reg[0] ),
        .\tail_reg[3]_0 (fifo_odd_n_24));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer_52
   (DOUTBDOUT,
    content_reg_bram_0,
    \head_reg[0] ,
    min_latency1_carry,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2] ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg,
    \tail_reg[3] ,
    s00_axi_aclk,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \state_cur_reg[2] ,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_58_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0] ,
    \tail_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    \tail_reg[0]_0 ,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    in_ready_packed,
    min_latency1_carry_i_8__2,
    Q,
    cur_is_even_character,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_2 );
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \head_reg[0] ;
  output min_latency1_carry;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg;
  output \tail_reg[3] ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \state_cur_reg[2] ;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_58_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0] ;
  input \tail_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input \tail_reg[0]_0 ;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input [0:0]in_ready_packed;
  input min_latency1_carry_i_8__2;
  input [2:0]Q;
  input cur_is_even_character;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state_reg[1] ;
  wire fifo_odd_n_11;
  wire fifo_odd_n_12;
  wire fifo_odd_n_13;
  wire fifo_odd_n_14;
  wire fifo_odd_n_15;
  wire fifo_odd_n_16;
  wire fifo_odd_n_17;
  wire fifo_odd_n_18;
  wire fifo_odd_n_19;
  wire fifo_odd_n_20;
  wire fifo_odd_n_21;
  wire fifo_odd_n_22;
  wire fifo_odd_n_23;
  wire fifo_odd_n_24;
  wire fifo_odd_n_25;
  wire fifo_odd_n_26;
  wire fifo_odd_n_27;
  wire fifo_odd_n_8;
  wire fifo_odd_n_9;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire [0:0]\head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [0:0]in_ready_packed;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire min_latency1_carry_i_8__2;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_58_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[2] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[3] ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;

  re2_copro_re2_copro_0_1_fifo_57 fifo_even
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[0]_0 (fifo_odd_n_11),
        .\FETCH_REC_Pc_reg[1] (fifo_odd_n_12),
        .\FETCH_REC_Pc_reg[2] (fifo_odd_n_16),
        .\FETCH_REC_Pc_reg[3] (fifo_odd_n_17),
        .\FETCH_REC_Pc_reg[4] (fifo_odd_n_15),
        .\FETCH_REC_Pc_reg[5] (fifo_odd_n_18),
        .\FETCH_REC_Pc_reg[6] (fifo_odd_n_13),
        .\FETCH_REC_Pc_reg[6]_0 (fifo_odd_n_19),
        .\FETCH_REC_Pc_reg[7] ({content_reg_bram_0[7:6],content_reg_bram_0[3:2]}),
        .\FETCH_REC_Pc_reg[7]_0 (fifo_odd_n_14),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0_0(content_reg_bram_0_2),
        .content_reg_bram_0_1(content_reg_bram_0_3),
        .content_reg_bram_0_2(content_reg_bram_0_4),
        .content_reg_bram_0_3(content_reg_bram_0_5),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state[0]_i_12 (fifo_odd_n_25),
        .\cur_state[0]_i_12_0 (fifo_odd_n_22),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[2]_1 (\head_reg[2]_0 ),
        .\head_reg[6] (fifo_odd_n_9),
        .\head_reg[6]_0 (fifo_odd_n_24),
        .\head_reg[6]_1 (fifo_odd_n_8),
        .in_ready_packed(in_ready_packed),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_1(min_latency1_carry_1),
        .min_latency1_carry_i_7__2(fifo_odd_n_26),
        .min_latency1_carry_i_7__2_0(fifo_odd_n_23),
        .min_latency1_carry_i_8__2_0(min_latency1_carry_i_8__2),
        .min_latency1_carry_i_8__2_1(fifo_odd_n_20),
        .min_latency1_carry_i_8__2_2(fifo_odd_n_21),
        .min_latency1_carry_i_9__3_0(fifo_odd_n_27),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_58_out(p_58_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_0 ),
        .\tail_reg[3]_0 (\tail_reg[3] ),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (\tail_reg[5]_0 ));
  re2_copro_re2_copro_0_1_fifo_58 fifo_odd
       (.\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(fifo_odd_n_11),
        .content_reg_bram_0_2(fifo_odd_n_12),
        .content_reg_bram_0_3(fifo_odd_n_15),
        .content_reg_bram_0_4(fifo_odd_n_18),
        .content_reg_bram_0_5(content_reg_bram_0_0),
        .content_reg_bram_0_6(content_reg_bram_0_1),
        .cur_is_even_character_reg_rep(fifo_odd_n_13),
        .cur_is_even_character_reg_rep_0(fifo_odd_n_14),
        .cur_is_even_character_reg_rep_1(fifo_odd_n_16),
        .cur_is_even_character_reg_rep_2(fifo_odd_n_17),
        .\head_reg[0]_0 (fifo_odd_n_9),
        .\head_reg[0]_1 (fifo_odd_n_23),
        .\head_reg[0]_2 (fifo_odd_n_26),
        .\head_reg[0]_3 (\head_reg[0]_2 ),
        .\head_reg[2]_0 (fifo_odd_n_25),
        .\head_reg[2]_1 (fifo_odd_n_27),
        .\head_reg[4]_0 (fifo_odd_n_20),
        .\head_reg[4]_1 (fifo_odd_n_22),
        .\head_reg[4]_2 (fifo_odd_n_24),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\state_cur_reg[1]_1 (fifo_odd_n_19),
        .\state_cur_reg[2]_0 (\state_cur_reg[2] ),
        .\tail_reg[0]_0 (fifo_odd_n_8),
        .\tail_reg[0]_1 (\tail_reg[0] ),
        .\tail_reg[3]_0 (fifo_odd_n_21));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer_65
   (content_reg_bram_0,
    content_reg_bram_0_0,
    \head_reg[0] ,
    min_latency1_carry,
    \head_reg[0]_0 ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_1 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    DI,
    cur_is_even_character_reg_rep__1_2,
    S,
    \tail_reg[5] ,
    \head_reg[2] ,
    \switch2channel\.valid ,
    p_0_in,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg,
    \tail_reg[3] ,
    s00_axi_aclk,
    E,
    content_reg_bram_0_1,
    content_reg_bram_0_2,
    content_reg_bram_0_3,
    \state_cur_reg[2] ,
    p_0_in_0,
    \FETCH_REC_Pc_reg[0] ,
    CO,
    p_72_out,
    \channel_old_latency_reg[1] ,
    \channel_old_latency_reg[2] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_1,
    \state_cur_reg[0] ,
    \tail_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    content_reg_bram_0_7,
    content_reg_bram_0_8,
    in_ready_packed,
    content_reg_bram_0_9,
    Q,
    cur_is_even_character,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_2 );
  output [7:0]content_reg_bram_0;
  output [7:0]content_reg_bram_0_0;
  output \head_reg[0] ;
  output min_latency1_carry;
  output \head_reg[0]_0 ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_1 ;
  output cur_is_even_character_reg_rep__1;
  output [0:0]cur_is_even_character_reg_rep__1_0;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg;
  output \tail_reg[3] ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]content_reg_bram_0_1;
  input [0:0]content_reg_bram_0_2;
  input [7:0]content_reg_bram_0_3;
  input \state_cur_reg[2] ;
  input [0:0]p_0_in_0;
  input \FETCH_REC_Pc_reg[0] ;
  input [0:0]CO;
  input [3:0]p_72_out;
  input \channel_old_latency_reg[1] ;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_1;
  input \state_cur_reg[0] ;
  input \tail_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input content_reg_bram_0_7;
  input content_reg_bram_0_8;
  input [0:0]in_ready_packed;
  input content_reg_bram_0_9;
  input [2:0]Q;
  input cur_is_even_character;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \FETCH_REC_Pc_reg[0] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire [0:0]content_reg_bram_0_2;
  wire [7:0]content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire content_reg_bram_0_7;
  wire content_reg_bram_0_8;
  wire content_reg_bram_0_9;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_rep__1;
  wire [0:0]cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state_reg[1] ;
  wire fifo_odd_n_11;
  wire fifo_odd_n_12;
  wire fifo_odd_n_13;
  wire fifo_odd_n_14;
  wire fifo_odd_n_15;
  wire fifo_odd_n_16;
  wire fifo_odd_n_17;
  wire fifo_odd_n_18;
  wire fifo_odd_n_19;
  wire fifo_odd_n_20;
  wire fifo_odd_n_21;
  wire fifo_odd_n_22;
  wire fifo_odd_n_23;
  wire fifo_odd_n_24;
  wire fifo_odd_n_25;
  wire fifo_odd_n_26;
  wire fifo_odd_n_27;
  wire fifo_odd_n_8;
  wire fifo_odd_n_9;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire [0:0]\head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire [0:0]in_ready_packed;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_1;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_72_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[2] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[3] ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;

  re2_copro_re2_copro_0_1_fifo_70 fifo_even
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\FETCH_REC_Pc_reg[0]_0 (fifo_odd_n_11),
        .\FETCH_REC_Pc_reg[1] (fifo_odd_n_12),
        .\FETCH_REC_Pc_reg[2] (fifo_odd_n_16),
        .\FETCH_REC_Pc_reg[3] (fifo_odd_n_17),
        .\FETCH_REC_Pc_reg[4] (fifo_odd_n_15),
        .\FETCH_REC_Pc_reg[5] (fifo_odd_n_18),
        .\FETCH_REC_Pc_reg[6] (fifo_odd_n_13),
        .\FETCH_REC_Pc_reg[6]_0 (fifo_odd_n_19),
        .\FETCH_REC_Pc_reg[7] ({content_reg_bram_0_0[7:6],content_reg_bram_0_0[3:2]}),
        .\FETCH_REC_Pc_reg[7]_0 (fifo_odd_n_14),
        .Q(Q),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(content_reg_bram_0_1),
        .content_reg_bram_0_2(content_reg_bram_0_4),
        .content_reg_bram_0_3(content_reg_bram_0_5),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .content_reg_bram_0_5(content_reg_bram_0_7),
        .content_reg_bram_0_6(content_reg_bram_0_8),
        .content_reg_bram_0_7(content_reg_bram_0_9),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state[0]_i_10 (fifo_odd_n_25),
        .\cur_state[0]_i_10_0 (fifo_odd_n_22),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[6] (fifo_odd_n_9),
        .\head_reg[6]_0 (fifo_odd_n_24),
        .\head_reg[6]_1 (fifo_odd_n_8),
        .in_ready_packed(in_ready_packed),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_1(min_latency1_carry_1),
        .min_latency1_carry_i_7__1(fifo_odd_n_26),
        .min_latency1_carry_i_7__1_0(fifo_odd_n_23),
        .min_latency1_carry_i_8__1_0(fifo_odd_n_20),
        .min_latency1_carry_i_8__1_1(fifo_odd_n_21),
        .min_latency1_carry_i_9__2_0(fifo_odd_n_27),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_72_out(p_72_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[3]_0 (\tail_reg[3] ),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (\tail_reg[5]_0 ));
  re2_copro_re2_copro_0_1_fifo_71 fifo_odd
       (.\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .content_reg_bram_0_0(content_reg_bram_0_0),
        .content_reg_bram_0_1(fifo_odd_n_11),
        .content_reg_bram_0_2(fifo_odd_n_12),
        .content_reg_bram_0_3(fifo_odd_n_15),
        .content_reg_bram_0_4(fifo_odd_n_18),
        .content_reg_bram_0_5(content_reg_bram_0_2),
        .content_reg_bram_0_6(content_reg_bram_0_3),
        .cur_is_even_character_reg_rep__1(fifo_odd_n_13),
        .cur_is_even_character_reg_rep__1_0(fifo_odd_n_14),
        .cur_is_even_character_reg_rep__1_1(fifo_odd_n_16),
        .cur_is_even_character_reg_rep__1_2(fifo_odd_n_17),
        .\head_reg[0]_0 (fifo_odd_n_9),
        .\head_reg[0]_1 (fifo_odd_n_23),
        .\head_reg[0]_2 (fifo_odd_n_26),
        .\head_reg[0]_3 (\head_reg[0]_2 ),
        .\head_reg[2]_0 (fifo_odd_n_25),
        .\head_reg[2]_1 (fifo_odd_n_27),
        .\head_reg[4]_0 (fifo_odd_n_20),
        .\head_reg[4]_1 (fifo_odd_n_22),
        .\head_reg[4]_2 (fifo_odd_n_24),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\state_cur_reg[1]_1 (fifo_odd_n_19),
        .\state_cur_reg[2]_0 (\state_cur_reg[2] ),
        .\tail_reg[0]_0 (fifo_odd_n_8),
        .\tail_reg[0]_1 (\tail_reg[0] ),
        .\tail_reg[3]_0 (fifo_odd_n_21));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer_78
   (DOUTBDOUT,
    content_reg_bram_0,
    \head_reg[0] ,
    \channel_old_latency_reg[0] ,
    \head_reg[0]_0 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    DI,
    cur_is_even_character_reg_2,
    S,
    \tail_reg[5] ,
    \head_reg[2] ,
    \head_reg[0]_1 ,
    \switch2channel\.valid ,
    p_0_in,
    \head_reg[2]_0 ,
    \EXE1_Instr_reg[9] ,
    \EXE1_Instr_reg[8] ,
    \tail_reg[5]_0 ,
    \EXE1_Instr_reg[9]_0 ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1] ,
    cur_is_even_character_reg_rep__1,
    \tail_reg[3] ,
    s00_axi_aclk,
    E,
    DINADIN,
    content_reg_bram_0_0,
    content_reg_bram_0_1,
    \state_cur_reg[2] ,
    p_0_in_0,
    cur_is_even_character,
    p_86_out,
    \channel_old_latency_reg[1] ,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[1]_0 ,
    min_latency1_carry_0,
    \state_cur_reg[0] ,
    \tail_reg[0] ,
    \state_cur_reg[0]_0 ,
    \channel_old_latency_reg[1]_1 ,
    \switch2channel\.ready ,
    content_reg_bram_0_2,
    \tail_reg[0]_0 ,
    content_reg_bram_0_3,
    content_reg_bram_0_4,
    content_reg_bram_0_5,
    content_reg_bram_0_6,
    in_ready_packed,
    Q,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_2 );
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \head_reg[0] ;
  output [5:0]\channel_old_latency_reg[0] ;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg;
  output [0:0]cur_is_even_character_reg_0;
  output cur_is_even_character_reg_1;
  output [1:0]DI;
  output cur_is_even_character_reg_2;
  output [1:0]S;
  output [0:0]\tail_reg[5] ;
  output \head_reg[2] ;
  output \head_reg[0]_1 ;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \head_reg[2]_0 ;
  output \EXE1_Instr_reg[9] ;
  output \EXE1_Instr_reg[8] ;
  output \tail_reg[5]_0 ;
  output \EXE1_Instr_reg[9]_0 ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1] ;
  output cur_is_even_character_reg_rep__1;
  output \tail_reg[3] ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]content_reg_bram_0_0;
  input [7:0]content_reg_bram_0_1;
  input \state_cur_reg[2] ;
  input [0:0]p_0_in_0;
  input cur_is_even_character;
  input [3:0]p_86_out;
  input \channel_old_latency_reg[1] ;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[1]_0 ;
  input min_latency1_carry_0;
  input \state_cur_reg[0] ;
  input \tail_reg[0] ;
  input \state_cur_reg[0]_0 ;
  input \channel_old_latency_reg[1]_1 ;
  input \switch2channel\.ready ;
  input content_reg_bram_0_2;
  input \tail_reg[0]_0 ;
  input content_reg_bram_0_3;
  input content_reg_bram_0_4;
  input content_reg_bram_0_5;
  input content_reg_bram_0_6;
  input [0:0]in_ready_packed;
  input [2:0]Q;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \EXE1_Instr_reg[8] ;
  wire \EXE1_Instr_reg[9] ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [5:0]\channel_old_latency_reg[0] ;
  wire \channel_old_latency_reg[1] ;
  wire \channel_old_latency_reg[1]_0 ;
  wire \channel_old_latency_reg[1]_1 ;
  wire \channel_old_latency_reg[2] ;
  wire [7:0]content_reg_bram_0;
  wire [0:0]content_reg_bram_0_0;
  wire [7:0]content_reg_bram_0_1;
  wire content_reg_bram_0_2;
  wire content_reg_bram_0_3;
  wire content_reg_bram_0_4;
  wire content_reg_bram_0_5;
  wire content_reg_bram_0_6;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire [0:0]cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire cur_is_even_character_reg_rep__1;
  wire \cur_state_reg[1] ;
  wire fifo_odd_n_11;
  wire fifo_odd_n_12;
  wire fifo_odd_n_13;
  wire fifo_odd_n_14;
  wire fifo_odd_n_15;
  wire fifo_odd_n_16;
  wire fifo_odd_n_17;
  wire fifo_odd_n_18;
  wire fifo_odd_n_19;
  wire fifo_odd_n_22;
  wire fifo_odd_n_23;
  wire fifo_odd_n_24;
  wire fifo_odd_n_25;
  wire fifo_odd_n_26;
  wire fifo_odd_n_27;
  wire fifo_odd_n_8;
  wire fifo_odd_n_9;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire [0:0]\head_reg[0]_2 ;
  wire \head_reg[2] ;
  wire \head_reg[2]_0 ;
  wire [0:0]in_ready_packed;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire [0:0]p_0_in;
  wire [0:0]p_0_in_0;
  wire [3:0]p_86_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[0] ;
  wire \state_cur_reg[0]_0 ;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[2] ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[3] ;
  wire [0:0]\tail_reg[5] ;
  wire \tail_reg[5]_0 ;

  re2_copro_re2_copro_0_1_fifo_83 fifo_even
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8] ),
        .\EXE1_Instr_reg[9] (\EXE1_Instr_reg[9] ),
        .\EXE1_Instr_reg[9]_0 (\EXE1_Instr_reg[9]_0 ),
        .\FETCH_REC_Pc_reg[0] (fifo_odd_n_11),
        .\FETCH_REC_Pc_reg[1] (fifo_odd_n_12),
        .\FETCH_REC_Pc_reg[2] (fifo_odd_n_16),
        .\FETCH_REC_Pc_reg[3] (fifo_odd_n_17),
        .\FETCH_REC_Pc_reg[4] (fifo_odd_n_15),
        .\FETCH_REC_Pc_reg[5] (fifo_odd_n_18),
        .\FETCH_REC_Pc_reg[6] (fifo_odd_n_13),
        .\FETCH_REC_Pc_reg[6]_0 (fifo_odd_n_19),
        .\FETCH_REC_Pc_reg[7] ({content_reg_bram_0[7:6],content_reg_bram_0[3:2]}),
        .\FETCH_REC_Pc_reg[7]_0 (fifo_odd_n_14),
        .S(S),
        .\channel_old_latency_reg[0] (\channel_old_latency_reg[0] ),
        .\channel_old_latency_reg[1] (\channel_old_latency_reg[1] ),
        .\channel_old_latency_reg[1]_0 (\channel_old_latency_reg[1]_0 ),
        .\channel_old_latency_reg[1]_1 (\channel_old_latency_reg[1]_1 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .content_reg_bram_0_0(content_reg_bram_0_2),
        .content_reg_bram_0_1(content_reg_bram_0_3),
        .content_reg_bram_0_2(content_reg_bram_0_4),
        .content_reg_bram_0_3(content_reg_bram_0_5),
        .content_reg_bram_0_4(content_reg_bram_0_6),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_2),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\head_reg[2]_0 (\head_reg[2] ),
        .\head_reg[2]_1 (\head_reg[2]_0 ),
        .\head_reg[6] (fifo_odd_n_9),
        .\head_reg[6]_0 (fifo_odd_n_26),
        .\head_reg[6]_1 (fifo_odd_n_8),
        .in_ready_packed(in_ready_packed),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_i_7__0(fifo_odd_n_22),
        .min_latency1_carry_i_7__0_0(fifo_odd_n_25),
        .min_latency1_carry_i_8__0_0(fifo_odd_n_23),
        .min_latency1_carry_i_8__0_1(fifo_odd_n_24),
        .min_latency1_carry_i_9__1_0(fifo_odd_n_27),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .p_86_out(p_86_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0]_0 ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\tail_reg[0]_0 (\tail_reg[0] ),
        .\tail_reg[0]_1 (\tail_reg[0]_0 ),
        .\tail_reg[3]_0 (\tail_reg[3] ),
        .\tail_reg[5] (\tail_reg[5] ),
        .\tail_reg[5]_0 (\tail_reg[5]_0 ));
  re2_copro_re2_copro_0_1_fifo_84 fifo_odd
       (.Q(Q),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(fifo_odd_n_11),
        .content_reg_bram_0_2(fifo_odd_n_12),
        .content_reg_bram_0_3(fifo_odd_n_15),
        .content_reg_bram_0_4(fifo_odd_n_18),
        .content_reg_bram_0_5(content_reg_bram_0_0),
        .content_reg_bram_0_6(content_reg_bram_0_1),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(fifo_odd_n_13),
        .cur_is_even_character_reg_0(fifo_odd_n_14),
        .cur_is_even_character_reg_1(fifo_odd_n_16),
        .cur_is_even_character_reg_2(fifo_odd_n_17),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 (\tail_reg[3] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 ),
        .\head_reg[0]_0 (fifo_odd_n_9),
        .\head_reg[0]_1 (fifo_odd_n_22),
        .\head_reg[0]_2 (fifo_odd_n_25),
        .\head_reg[0]_3 (\head_reg[0]_2 ),
        .\head_reg[2]_0 (fifo_odd_n_27),
        .\head_reg[4]_0 (fifo_odd_n_23),
        .\head_reg[4]_1 (fifo_odd_n_26),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0]_0 (\state_cur_reg[0] ),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\state_cur_reg[1]_1 (fifo_odd_n_19),
        .\state_cur_reg[2]_0 (\state_cur_reg[2] ),
        .\tail_reg[0]_0 (fifo_odd_n_8),
        .\tail_reg[0]_1 (\tail_reg[0] ),
        .\tail_reg[3]_0 (fifo_odd_n_24));
endmodule

(* ORIG_REF_NAME = "ping_pong_buffer" *) 
module re2_copro_re2_copro_0_1_ping_pong_buffer_91
   (DOUTBDOUT,
    content_reg_bram_0,
    \head_reg[0] ,
    \head_reg[0]_0 ,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    DI,
    cur_is_even_character_reg_rep__1_1,
    S,
    cur_is_even_character_reg_rep__1_2,
    \channel_old_latency[4]_i_4 ,
    \cur_state_reg[1] ,
    \override_pc\.ready ,
    p_101_out,
    \head_reg[0]_1 ,
    \state_cur_reg[1] ,
    \state_cur_reg[1]_0 ,
    D,
    \cur_state_reg[1]_0 ,
    cur_is_even_character_reg_rep__1_3,
    \tail_reg[3] ,
    \channel_old_latency[5]_i_2__5 ,
    s00_axi_aclk,
    E,
    DINADIN,
    \tail_reg[4] ,
    content_reg_bram_0_0,
    \state_cur_reg[2] ,
    p_0_in,
    cur_is_even_character,
    CO,
    \channel_old_latency_reg[2] ,
    min_latency1_carry,
    \channel_old_latency_reg[4] ,
    min_latency1_carry_0,
    \channel_old_latency_reg[2]_0 ,
    \state_cur_reg[2]_0 ,
    SR,
    \middle_reg[0] ,
    Q,
    content_reg_bram_0_1,
    \head[6]_i_3 ,
    \switch2channel\.ready ,
    min_latency1_carry_i_8,
    \channel_old_latency_reg[2]_1 ,
    \channel_old_latency_reg[2]_2 ,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \head_reg[0]_2 );
  output [7:0]DOUTBDOUT;
  output [7:0]content_reg_bram_0;
  output \head_reg[0] ;
  output \head_reg[0]_0 ;
  output cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [1:0]DI;
  output cur_is_even_character_reg_rep__1_1;
  output [1:0]S;
  output cur_is_even_character_reg_rep__1_2;
  output \channel_old_latency[4]_i_4 ;
  output \cur_state_reg[1] ;
  output \override_pc\.ready ;
  output p_101_out;
  output \head_reg[0]_1 ;
  output \state_cur_reg[1] ;
  output \state_cur_reg[1]_0 ;
  output [7:0]D;
  output \cur_state_reg[1]_0 ;
  output cur_is_even_character_reg_rep__1_3;
  output \tail_reg[3] ;
  output [0:0]\channel_old_latency[5]_i_2__5 ;
  input s00_axi_aclk;
  input [0:0]E;
  input [7:0]DINADIN;
  input [0:0]\tail_reg[4] ;
  input [7:0]content_reg_bram_0_0;
  input \state_cur_reg[2] ;
  input [0:0]p_0_in;
  input cur_is_even_character;
  input [0:0]CO;
  input \channel_old_latency_reg[2] ;
  input min_latency1_carry;
  input \channel_old_latency_reg[4] ;
  input min_latency1_carry_0;
  input \channel_old_latency_reg[2]_0 ;
  input \state_cur_reg[2]_0 ;
  input [0:0]SR;
  input \middle_reg[0] ;
  input [2:0]Q;
  input content_reg_bram_0_1;
  input \head[6]_i_3 ;
  input \switch2channel\.ready ;
  input min_latency1_carry_i_8;
  input \channel_old_latency_reg[2]_1 ;
  input \channel_old_latency_reg[2]_2 ;
  input [7:0]\middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input [0:0]\head_reg[0]_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \channel_old_latency[4]_i_4 ;
  wire [0:0]\channel_old_latency[5]_i_2__5 ;
  wire \channel_old_latency_reg[2] ;
  wire \channel_old_latency_reg[2]_0 ;
  wire \channel_old_latency_reg[2]_1 ;
  wire \channel_old_latency_reg[2]_2 ;
  wire \channel_old_latency_reg[4] ;
  wire [7:0]content_reg_bram_0;
  wire [7:0]content_reg_bram_0_0;
  wire content_reg_bram_0_1;
  wire cur_is_even_character;
  wire cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire cur_is_even_character_reg_rep__1_3;
  wire \cur_state_reg[1] ;
  wire \cur_state_reg[1]_0 ;
  wire fifo_odd_n_11;
  wire fifo_odd_n_12;
  wire fifo_odd_n_13;
  wire fifo_odd_n_14;
  wire fifo_odd_n_15;
  wire fifo_odd_n_16;
  wire fifo_odd_n_17;
  wire fifo_odd_n_18;
  wire fifo_odd_n_19;
  wire fifo_odd_n_22;
  wire fifo_odd_n_23;
  wire fifo_odd_n_24;
  wire fifo_odd_n_25;
  wire fifo_odd_n_26;
  wire fifo_odd_n_27;
  wire fifo_odd_n_8;
  wire fifo_odd_n_9;
  wire \head[6]_i_3 ;
  wire \head_reg[0] ;
  wire \head_reg[0]_0 ;
  wire \head_reg[0]_1 ;
  wire [0:0]\head_reg[0]_2 ;
  wire \middle_reg[0] ;
  wire [7:0]\middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire min_latency1_carry;
  wire min_latency1_carry_0;
  wire min_latency1_carry_i_8;
  wire \override_pc\.ready ;
  wire [0:0]p_0_in;
  wire p_101_out;
  wire s00_axi_aclk;
  wire \state_cur_reg[1] ;
  wire \state_cur_reg[1]_0 ;
  wire \state_cur_reg[2] ;
  wire \state_cur_reg[2]_0 ;
  wire \switch2channel\.ready ;
  wire \tail_reg[3] ;
  wire [0:0]\tail_reg[4] ;

  re2_copro_re2_copro_0_1_fifo_96 fifo_even
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .\FETCH_REC_Pc_reg[0] (fifo_odd_n_11),
        .\FETCH_REC_Pc_reg[1] (fifo_odd_n_12),
        .\FETCH_REC_Pc_reg[2] (fifo_odd_n_16),
        .\FETCH_REC_Pc_reg[3] (fifo_odd_n_17),
        .\FETCH_REC_Pc_reg[4] (fifo_odd_n_15),
        .\FETCH_REC_Pc_reg[5] (fifo_odd_n_18),
        .\FETCH_REC_Pc_reg[6] (fifo_odd_n_13),
        .\FETCH_REC_Pc_reg[6]_0 (fifo_odd_n_19),
        .\FETCH_REC_Pc_reg[7] ({content_reg_bram_0[7:6],content_reg_bram_0[3:2]}),
        .\FETCH_REC_Pc_reg[7]_0 (fifo_odd_n_14),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\channel_old_latency[4]_i_4_0 (\channel_old_latency[4]_i_4 ),
        .\channel_old_latency[5]_i_2__5 (\channel_old_latency[5]_i_2__5 ),
        .\channel_old_latency_reg[2] (\channel_old_latency_reg[2] ),
        .\channel_old_latency_reg[2]_0 (\channel_old_latency_reg[2]_0 ),
        .\channel_old_latency_reg[2]_1 (\channel_old_latency_reg[2]_1 ),
        .\channel_old_latency_reg[2]_2 (\channel_old_latency_reg[2]_2 ),
        .\channel_old_latency_reg[4] (\channel_old_latency_reg[4] ),
        .content_reg_bram_0_0(content_reg_bram_0_1),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\cur_state[1]_i_7 (fifo_odd_n_9),
        .\cur_state[1]_i_7_0 (fifo_odd_n_26),
        .\cur_state[1]_i_7_1 (fifo_odd_n_8),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\head[6]_i_3 (\head[6]_i_3 ),
        .\head_reg[0]_0 (\head_reg[0] ),
        .\head_reg[0]_1 (\head_reg[0]_0 ),
        .\head_reg[0]_2 (\head_reg[0]_1 ),
        .\middle_reg[0]_0 (\middle_reg[0] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .min_latency1_carry(min_latency1_carry),
        .min_latency1_carry_0(min_latency1_carry_0),
        .min_latency1_carry_i_7(fifo_odd_n_22),
        .min_latency1_carry_i_7_0(fifo_odd_n_25),
        .min_latency1_carry_i_8_0(min_latency1_carry_i_8),
        .min_latency1_carry_i_8_1(fifo_odd_n_23),
        .min_latency1_carry_i_8_2(fifo_odd_n_24),
        .min_latency1_carry_i_9__0_0(fifo_odd_n_27),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_0_in(p_0_in),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[1]_0 (\state_cur_reg[1]_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\tail_reg[3]_0 (\tail_reg[3] ));
  re2_copro_re2_copro_0_1_fifo_97 fifo_odd
       (.Q(Q),
        .SR(SR),
        .content_reg_bram_0_0(content_reg_bram_0),
        .content_reg_bram_0_1(fifo_odd_n_11),
        .content_reg_bram_0_2(fifo_odd_n_12),
        .content_reg_bram_0_3(fifo_odd_n_15),
        .content_reg_bram_0_4(fifo_odd_n_18),
        .content_reg_bram_0_5(content_reg_bram_0_0),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(fifo_odd_n_13),
        .cur_is_even_character_reg_0(fifo_odd_n_14),
        .cur_is_even_character_reg_1(fifo_odd_n_16),
        .cur_is_even_character_reg_2(fifo_odd_n_17),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1_3),
        .\cur_state_reg[1] (\cur_state_reg[1]_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110 (\tail_reg[3] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110_0 (min_latency1_carry_i_8),
        .\head_reg[0]_0 (fifo_odd_n_9),
        .\head_reg[0]_1 (fifo_odd_n_22),
        .\head_reg[0]_2 (fifo_odd_n_25),
        .\head_reg[0]_3 (\head_reg[0]_2 ),
        .\head_reg[2]_0 (fifo_odd_n_27),
        .\head_reg[4]_0 (fifo_odd_n_23),
        .\head_reg[4]_1 (fifo_odd_n_26),
        .\middle_reg[7]_0 (\middle_reg[7] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[1]_0 (\state_cur_reg[1] ),
        .\state_cur_reg[1]_1 (fifo_odd_n_19),
        .\state_cur_reg[2]_0 (\state_cur_reg[2] ),
        .\state_cur_reg[2]_1 (\state_cur_reg[2]_0 ),
        .\tail_reg[0]_0 (fifo_odd_n_8),
        .\tail_reg[3]_0 (fifo_odd_n_24),
        .\tail_reg[4]_0 (\tail_reg[4] ));
endmodule

(* ORIG_REF_NAME = "re2_copro_v1" *) 
module re2_copro_re2_copro_0_1_re2_copro_v1
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [2:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [2:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [2:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [2:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  re2_copro_re2_copro_0_1_re2_copro_v1_S00_AXI re2_copro_v1_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "re2_copro_v1_S00_AXI" *) 
module re2_copro_re2_copro_0_1_re2_copro_v1_S00_AXI
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aresetn,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [2:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [2:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[21]_i_11_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [2:0]p_0_in;
  wire [31:0]reg_data_out;
  wire reset;
  wire s00_axi_aclk;
  wire [2:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [2:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [2:0]sel0;
  wire [31:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [31:0]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;

  re2_copro_re2_copro_0_1_AXI_top UIP
       (.D(reg_data_out),
        .Q(sel0),
        .\addr1_inferred__0/i__carry__0 (slv_reg3),
        .\axi_rdata_reg[0] (\axi_rdata[0]_i_2_n_0 ),
        .\axi_rdata_reg[0]_0 (\axi_rdata[21]_i_11_n_0 ),
        .\axi_rdata_reg[10] (\axi_rdata[10]_i_2_n_0 ),
        .\axi_rdata_reg[11] (\axi_rdata[11]_i_2_n_0 ),
        .\axi_rdata_reg[12] (\axi_rdata[12]_i_2_n_0 ),
        .\axi_rdata_reg[13] (\axi_rdata[13]_i_2_n_0 ),
        .\axi_rdata_reg[13]_0 (\axi_rdata[13]_i_4_n_0 ),
        .\axi_rdata_reg[14] (\axi_rdata[14]_i_2_n_0 ),
        .\axi_rdata_reg[14]_0 (\axi_rdata[14]_i_4_n_0 ),
        .\axi_rdata_reg[15] (\axi_rdata[15]_i_2_n_0 ),
        .\axi_rdata_reg[15]_0 (\axi_rdata[15]_i_4_n_0 ),
        .\axi_rdata_reg[16] (\axi_rdata[16]_i_2_n_0 ),
        .\axi_rdata_reg[17] (\axi_rdata[17]_i_2_n_0 ),
        .\axi_rdata_reg[17]_0 (\axi_rdata[17]_i_4_n_0 ),
        .\axi_rdata_reg[18] (\axi_rdata[18]_i_2_n_0 ),
        .\axi_rdata_reg[18]_0 (\axi_rdata[18]_i_4_n_0 ),
        .\axi_rdata_reg[19] (\axi_rdata[19]_i_2_n_0 ),
        .\axi_rdata_reg[19]_0 (\axi_rdata[19]_i_4_n_0 ),
        .\axi_rdata_reg[1] (\axi_rdata[1]_i_2_n_0 ),
        .\axi_rdata_reg[20] (\axi_rdata[20]_i_2_n_0 ),
        .\axi_rdata_reg[20]_0 (\axi_rdata[20]_i_4_n_0 ),
        .\axi_rdata_reg[21] (\axi_rdata[21]_i_2_n_0 ),
        .\axi_rdata_reg[21]_0 (\axi_rdata[21]_i_7_n_0 ),
        .\axi_rdata_reg[22] (\axi_rdata[22]_i_2_n_0 ),
        .\axi_rdata_reg[23] (\axi_rdata[23]_i_2_n_0 ),
        .\axi_rdata_reg[24] (\axi_rdata[24]_i_2_n_0 ),
        .\axi_rdata_reg[25] (\axi_rdata[25]_i_2_n_0 ),
        .\axi_rdata_reg[26] (\axi_rdata[26]_i_2_n_0 ),
        .\axi_rdata_reg[27] (\axi_rdata[27]_i_2_n_0 ),
        .\axi_rdata_reg[28] (\axi_rdata[28]_i_2_n_0 ),
        .\axi_rdata_reg[29] (\axi_rdata[29]_i_2_n_0 ),
        .\axi_rdata_reg[2] (\axi_rdata[2]_i_2_n_0 ),
        .\axi_rdata_reg[30] (\axi_rdata[30]_i_2_n_0 ),
        .\axi_rdata_reg[31] (slv_reg4),
        .\axi_rdata_reg[31]_0 (\axi_rdata[31]_i_2_n_0 ),
        .\axi_rdata_reg[3] (\axi_rdata[3]_i_2_n_0 ),
        .\axi_rdata_reg[4] (\axi_rdata[4]_i_2_n_0 ),
        .\axi_rdata_reg[5] (\axi_rdata[5]_i_2_n_0 ),
        .\axi_rdata_reg[6] (\axi_rdata[6]_i_2_n_0 ),
        .\axi_rdata_reg[7] (\axi_rdata[7]_i_2_n_0 ),
        .\axi_rdata_reg[7]_0 (\axi_rdata[21]_i_6_n_0 ),
        .\axi_rdata_reg[7]_1 (\axi_rdata[7]_i_4_n_0 ),
        .\axi_rdata_reg[8] (\axi_rdata[8]_i_2_n_0 ),
        .\axi_rdata_reg[8]_0 (\axi_rdata[8]_i_4_n_0 ),
        .\axi_rdata_reg[9] (\axi_rdata[9]_i_2_n_0 ),
        .\cur_cc_pointer_reg[31] (slv_reg2),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (slv_reg1[9:0]),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (slv_reg0),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn));
  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(reset));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[0]),
        .Q(sel0[0]),
        .R(reset));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[1]),
        .Q(sel0[1]),
        .R(reset));
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[2]),
        .Q(sel0[2]),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(reset));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(p_0_in[0]),
        .R(reset));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(p_0_in[1]),
        .R(reset));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(p_0_in[2]),
        .R(reset));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(reset));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(S_AXI_AWREADY),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(reset));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(reset));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(slv_reg3[0]),
        .I1(slv_reg2[0]),
        .I2(sel0[1]),
        .I3(slv_reg1[0]),
        .I4(sel0[0]),
        .I5(slv_reg0[0]),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(slv_reg3[10]),
        .I1(slv_reg2[10]),
        .I2(sel0[1]),
        .I3(slv_reg1[10]),
        .I4(sel0[0]),
        .I5(slv_reg0[10]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(slv_reg3[11]),
        .I1(slv_reg2[11]),
        .I2(sel0[1]),
        .I3(slv_reg1[11]),
        .I4(sel0[0]),
        .I5(slv_reg0[11]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(slv_reg3[12]),
        .I1(slv_reg2[12]),
        .I2(sel0[1]),
        .I3(slv_reg1[12]),
        .I4(sel0[0]),
        .I5(slv_reg0[12]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[13]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[13]),
        .I2(sel0[0]),
        .I3(slv_reg2[13]),
        .I4(sel0[1]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[13]_i_4 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .I2(slv_reg4[13]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[14]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[14]),
        .I2(sel0[0]),
        .I3(slv_reg2[14]),
        .I4(sel0[1]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[14]_i_4 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .I2(slv_reg4[14]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[15]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[15]),
        .I2(sel0[0]),
        .I3(slv_reg2[15]),
        .I4(sel0[1]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[15]_i_4 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .I2(slv_reg4[15]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(sel0[1]),
        .I3(slv_reg1[16]),
        .I4(sel0[0]),
        .I5(slv_reg0[16]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[17]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[17]),
        .I2(sel0[0]),
        .I3(slv_reg2[17]),
        .I4(sel0[1]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[17]_i_4 
       (.I0(slv_reg1[17]),
        .I1(slv_reg0[17]),
        .I2(slv_reg4[17]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[18]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[18]),
        .I2(sel0[0]),
        .I3(slv_reg2[18]),
        .I4(sel0[1]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[18]_i_4 
       (.I0(slv_reg1[18]),
        .I1(slv_reg0[18]),
        .I2(slv_reg4[18]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[19]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[19]),
        .I2(sel0[0]),
        .I3(slv_reg2[19]),
        .I4(sel0[1]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[19]_i_4 
       (.I0(slv_reg1[19]),
        .I1(slv_reg0[19]),
        .I2(slv_reg4[19]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(slv_reg3[1]),
        .I1(slv_reg2[1]),
        .I2(sel0[1]),
        .I3(slv_reg1[1]),
        .I4(sel0[0]),
        .I5(slv_reg0[1]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[20]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[20]),
        .I2(sel0[0]),
        .I3(slv_reg2[20]),
        .I4(sel0[1]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[20]_i_4 
       (.I0(slv_reg1[20]),
        .I1(slv_reg0[20]),
        .I2(slv_reg4[20]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \axi_rdata[21]_i_11 
       (.I0(slv_reg4[2]),
        .I1(slv_reg4[1]),
        .I2(slv_reg4[0]),
        .O(\axi_rdata[21]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[21]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[21]),
        .I2(sel0[0]),
        .I3(slv_reg2[21]),
        .I4(sel0[1]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[21]_i_6 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[21]_i_7 
       (.I0(slv_reg1[21]),
        .I1(slv_reg0[21]),
        .I2(slv_reg4[21]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(sel0[1]),
        .I3(slv_reg1[22]),
        .I4(sel0[0]),
        .I5(slv_reg0[22]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(sel0[1]),
        .I3(slv_reg1[23]),
        .I4(sel0[0]),
        .I5(slv_reg0[23]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(sel0[1]),
        .I3(slv_reg1[24]),
        .I4(sel0[0]),
        .I5(slv_reg0[24]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(sel0[1]),
        .I3(slv_reg1[25]),
        .I4(sel0[0]),
        .I5(slv_reg0[25]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(sel0[1]),
        .I3(slv_reg1[26]),
        .I4(sel0[0]),
        .I5(slv_reg0[26]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(sel0[1]),
        .I3(slv_reg1[27]),
        .I4(sel0[0]),
        .I5(slv_reg0[27]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(sel0[1]),
        .I3(slv_reg1[28]),
        .I4(sel0[0]),
        .I5(slv_reg0[28]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(sel0[1]),
        .I3(slv_reg1[29]),
        .I4(sel0[0]),
        .I5(slv_reg0[29]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(slv_reg3[2]),
        .I1(slv_reg2[2]),
        .I2(sel0[1]),
        .I3(slv_reg1[2]),
        .I4(sel0[0]),
        .I5(slv_reg0[2]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(sel0[1]),
        .I3(slv_reg1[30]),
        .I4(sel0[0]),
        .I5(slv_reg0[30]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(sel0[1]),
        .I3(slv_reg1[31]),
        .I4(sel0[0]),
        .I5(slv_reg0[31]),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(slv_reg3[3]),
        .I1(slv_reg2[3]),
        .I2(sel0[1]),
        .I3(slv_reg1[3]),
        .I4(sel0[0]),
        .I5(slv_reg0[3]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(slv_reg3[4]),
        .I1(slv_reg2[4]),
        .I2(sel0[1]),
        .I3(slv_reg1[4]),
        .I4(sel0[0]),
        .I5(slv_reg0[4]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(slv_reg3[5]),
        .I1(slv_reg2[5]),
        .I2(sel0[1]),
        .I3(slv_reg1[5]),
        .I4(sel0[0]),
        .I5(slv_reg0[5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(slv_reg3[6]),
        .I1(slv_reg2[6]),
        .I2(sel0[1]),
        .I3(slv_reg1[6]),
        .I4(sel0[0]),
        .I5(slv_reg0[6]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[7]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[7]),
        .I2(sel0[0]),
        .I3(slv_reg2[7]),
        .I4(sel0[1]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[7]_i_4 
       (.I0(slv_reg1[7]),
        .I1(slv_reg0[7]),
        .I2(slv_reg4[7]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \axi_rdata[8]_i_2 
       (.I0(sel0[2]),
        .I1(slv_reg3[8]),
        .I2(sel0[0]),
        .I3(slv_reg2[8]),
        .I4(sel0[1]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF550F33)) 
    \axi_rdata[8]_i_4 
       (.I0(slv_reg1[8]),
        .I1(slv_reg0[8]),
        .I2(slv_reg4[8]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_2 
       (.I0(slv_reg3[9]),
        .I1(slv_reg2[9]),
        .I2(sel0[1]),
        .I3(slv_reg1[9]),
        .I4(sel0[0]),
        .I5(slv_reg0[9]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(reset));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(reset));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(reset));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(reset));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(reset));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(reset));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(reset));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(reset));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(reset));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(reset));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(reset));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(reset));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(reset));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(reset));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(reset));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(reset));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(reset));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(reset));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(reset));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(reset));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(reset));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(reset));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(reset));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(reset));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(reset));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(reset));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(reset));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(reset));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(reset));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(reset));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(reset));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(reset));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(reset));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(reset));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(reset));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(reset));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0[12]),
        .R(reset));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0[13]),
        .R(reset));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0[14]),
        .R(reset));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0[15]),
        .R(reset));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0[16]),
        .R(reset));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0[17]),
        .R(reset));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0[18]),
        .R(reset));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0[19]),
        .R(reset));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(reset));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0[20]),
        .R(reset));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0[21]),
        .R(reset));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0[22]),
        .R(reset));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0[23]),
        .R(reset));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg0[24]),
        .R(reset));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg0[25]),
        .R(reset));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg0[26]),
        .R(reset));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg0[27]),
        .R(reset));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg0[28]),
        .R(reset));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg0[29]),
        .R(reset));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(reset));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg0[30]),
        .R(reset));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg0[31]),
        .R(reset));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(reset));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(reset));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(reset));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(reset));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(reset));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(reset));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(reset));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(reset));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(reset));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(reset));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(reset));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(reset));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(reset));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(reset));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(reset));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(reset));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(reset));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(reset));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(reset));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(reset));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(reset));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(reset));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(reset));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(reset));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(reset));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(reset));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(reset));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(reset));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(reset));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(reset));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(reset));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(reset));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(reset));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(reset));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(reset));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(reset));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(reset));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(reset));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(reset));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(reset));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(reset));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(reset));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(reset));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(reset));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(reset));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(reset));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(reset));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(reset));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(reset));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(reset));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(reset));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(reset));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(reset));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(reset));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(reset));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(reset));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(reset));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(reset));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(reset));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(reset));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(reset));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(reset));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(reset));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(reset));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(reset));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(reset));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(reset));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(reset));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(reset));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(reset));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(reset));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(reset));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(reset));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(reset));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(reset));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(reset));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(reset));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(reset));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(reset));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(reset));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(reset));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(reset));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(reset));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(reset));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(reset));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(reset));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(reset));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(reset));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(reset));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(reset));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(reset));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(reset));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(reset));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(reset));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(reset));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(reset));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(reset));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(reset));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(reset));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(reset));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(reset));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(reset));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(reset));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[1]),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[2]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[3]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s00_axi_wstrb[0]),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg4[0]),
        .R(reset));
  FDRE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg4[10]),
        .R(reset));
  FDRE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg4[11]),
        .R(reset));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg4[12]),
        .R(reset));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg4[13]),
        .R(reset));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg4[14]),
        .R(reset));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg4[15]),
        .R(reset));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg4[16]),
        .R(reset));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg4[17]),
        .R(reset));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg4[18]),
        .R(reset));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg4[19]),
        .R(reset));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg4[1]),
        .R(reset));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg4[20]),
        .R(reset));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg4[21]),
        .R(reset));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg4[22]),
        .R(reset));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg4[23]),
        .R(reset));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg4[24]),
        .R(reset));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg4[25]),
        .R(reset));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg4[26]),
        .R(reset));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg4[27]),
        .R(reset));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg4[28]),
        .R(reset));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg4[29]),
        .R(reset));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg4[2]),
        .R(reset));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg4[30]),
        .R(reset));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg4[31]),
        .R(reset));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg4[3]),
        .R(reset));
  FDRE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg4[4]),
        .R(reset));
  FDRE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg4[5]),
        .R(reset));
  FDRE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg4[6]),
        .R(reset));
  FDRE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg4[7]),
        .R(reset));
  FDRE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg4[8]),
        .R(reset));
  FDRE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg4[9]),
        .R(reset));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
endmodule

(* ORIG_REF_NAME = "regex_coprocessor_top" *) 
module re2_copro_re2_copro_0_1_regex_coprocessor_top
   (\slv_reg4_reg[0] ,
    D,
    ADDRARDADDR,
    E,
    bram_r_valid,
    s00_axi_aclk,
    Q,
    \old_grant_reg[0] ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    s00_axi_aresetn,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \FSM_sequential_status_register_reg[0] ,
    \FSM_sequential_status_register_reg[0]_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \cur_cc_pointer_reg[31]_0 ,
    \addr1_inferred__0/i__carry__0_0 ,
    \memory\.data );
  output \slv_reg4_reg[0] ;
  output [2:0]D;
  output [8:0]ADDRARDADDR;
  output [0:0]E;
  output bram_r_valid;
  input s00_axi_aclk;
  input [2:0]Q;
  input [2:0]\old_grant_reg[0] ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input s00_axi_aresetn;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input \FSM_sequential_status_register_reg[0] ;
  input \FSM_sequential_status_register_reg[0]_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input [31:0]\cur_cc_pointer_reg[31]_0 ;
  input [31:0]\addr1_inferred__0/i__carry__0_0 ;
  input [63:0]\memory\.data ;

  wire [8:0]ADDRARDADDR;
  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_sequential_status_register[2]_i_5_n_0 ;
  wire \FSM_sequential_status_register_reg[0] ;
  wire \FSM_sequential_status_register_reg[0]_0 ;
  wire [2:0]Q;
  wire a_topology_n_1;
  wire a_topology_n_14;
  wire a_topology_n_17;
  wire a_topology_n_18;
  wire a_topology_n_19;
  wire a_topology_n_2;
  wire a_topology_n_20;
  wire a_topology_n_21;
  wire a_topology_n_22;
  wire a_topology_n_23;
  wire a_topology_n_24;
  wire a_topology_n_25;
  wire a_topology_n_26;
  wire a_topology_n_27;
  wire a_topology_n_28;
  wire a_topology_n_3;
  wire a_topology_n_4;
  wire [31:0]\addr1_inferred__0/i__carry__0_0 ;
  wire \addr1_inferred__0/i__carry__0_n_5 ;
  wire \addr1_inferred__0/i__carry__0_n_6 ;
  wire \addr1_inferred__0/i__carry__0_n_7 ;
  wire \addr1_inferred__0/i__carry_n_0 ;
  wire \addr1_inferred__0/i__carry_n_1 ;
  wire \addr1_inferred__0/i__carry_n_2 ;
  wire \addr1_inferred__0/i__carry_n_3 ;
  wire \addr1_inferred__0/i__carry_n_4 ;
  wire \addr1_inferred__0/i__carry_n_5 ;
  wire \addr1_inferred__0/i__carry_n_6 ;
  wire \addr1_inferred__0/i__carry_n_7 ;
  wire addr2_carry__0_n_0;
  wire addr2_carry__0_n_1;
  wire addr2_carry__0_n_2;
  wire addr2_carry__0_n_3;
  wire addr2_carry__0_n_4;
  wire addr2_carry__0_n_5;
  wire addr2_carry__0_n_6;
  wire addr2_carry__0_n_7;
  wire addr2_carry__1_n_0;
  wire addr2_carry__1_n_1;
  wire addr2_carry__1_n_2;
  wire addr2_carry__1_n_3;
  wire addr2_carry__1_n_4;
  wire addr2_carry__1_n_5;
  wire addr2_carry__1_n_6;
  wire addr2_carry__1_n_7;
  wire addr2_carry__2_n_2;
  wire addr2_carry__2_n_3;
  wire addr2_carry__2_n_4;
  wire addr2_carry__2_n_5;
  wire addr2_carry__2_n_6;
  wire addr2_carry__2_n_7;
  wire addr2_carry_n_0;
  wire addr2_carry_n_1;
  wire addr2_carry_n_2;
  wire addr2_carry_n_3;
  wire addr2_carry_n_4;
  wire addr2_carry_n_5;
  wire addr2_carry_n_6;
  wire addr2_carry_n_7;
  wire bram_r_valid;
  wire \cur_cc_pointer[31]_i_6_n_0 ;
  wire [31:0]\cur_cc_pointer_reg[31]_0 ;
  wire \cur_cc_pointer_reg_n_0_[0] ;
  wire \cur_cc_pointer_reg_n_0_[10] ;
  wire \cur_cc_pointer_reg_n_0_[11] ;
  wire \cur_cc_pointer_reg_n_0_[12] ;
  wire \cur_cc_pointer_reg_n_0_[13] ;
  wire \cur_cc_pointer_reg_n_0_[14] ;
  wire \cur_cc_pointer_reg_n_0_[15] ;
  wire \cur_cc_pointer_reg_n_0_[16] ;
  wire \cur_cc_pointer_reg_n_0_[17] ;
  wire \cur_cc_pointer_reg_n_0_[18] ;
  wire \cur_cc_pointer_reg_n_0_[19] ;
  wire \cur_cc_pointer_reg_n_0_[1] ;
  wire \cur_cc_pointer_reg_n_0_[20] ;
  wire \cur_cc_pointer_reg_n_0_[21] ;
  wire \cur_cc_pointer_reg_n_0_[22] ;
  wire \cur_cc_pointer_reg_n_0_[23] ;
  wire \cur_cc_pointer_reg_n_0_[24] ;
  wire \cur_cc_pointer_reg_n_0_[25] ;
  wire \cur_cc_pointer_reg_n_0_[26] ;
  wire \cur_cc_pointer_reg_n_0_[27] ;
  wire \cur_cc_pointer_reg_n_0_[28] ;
  wire \cur_cc_pointer_reg_n_0_[29] ;
  wire \cur_cc_pointer_reg_n_0_[2] ;
  wire \cur_cc_pointer_reg_n_0_[30] ;
  wire \cur_cc_pointer_reg_n_0_[31] ;
  wire \cur_cc_pointer_reg_n_0_[4] ;
  wire \cur_cc_pointer_reg_n_0_[5] ;
  wire \cur_cc_pointer_reg_n_0_[6] ;
  wire \cur_cc_pointer_reg_n_0_[7] ;
  wire \cur_cc_pointer_reg_n_0_[8] ;
  wire \cur_cc_pointer_reg_n_0_[9] ;
  wire \cur_ccs[63]_i_1_n_0 ;
  wire \cur_ccs_reg_n_0_[0] ;
  wire \cur_ccs_reg_n_0_[1] ;
  wire \cur_ccs_reg_n_0_[2] ;
  wire \cur_ccs_reg_n_0_[3] ;
  wire \cur_ccs_reg_n_0_[4] ;
  wire \cur_ccs_reg_n_0_[5] ;
  wire \cur_ccs_reg_n_0_[6] ;
  wire \cur_ccs_reg_n_0_[7] ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg_rep__0_n_0;
  wire cur_is_even_character_reg_rep__1_n_0;
  wire cur_is_even_character_reg_rep_n_0;
  wire [2:0]cur_state;
  wire \cur_state[1]_i_19_n_0 ;
  wire \cur_state[2]_i_13_n_0 ;
  wire \cur_state[2]_i_14_n_0 ;
  wire \cur_state[2]_i_20_n_0 ;
  wire \cur_state[2]_i_4_n_0 ;
  wire \cur_state[2]_i_7_n_0 ;
  wire [7:0]data1;
  wire [7:0]data2;
  wire [7:0]data3;
  wire [7:0]data4;
  wire [7:0]data5;
  wire [7:0]data6;
  wire [7:0]data7;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96_n_0 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire [63:0]\memory\.data ;
  wire [31:0]next_cc_pointer;
  wire [2:0]\old_grant_reg[0] ;
  wire p_1_in;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \slv_reg4_reg[0] ;
  wire [31:1]tmp_cur_cc_increment;
  wire [7:0]\NLW_addr1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:3]\NLW_addr1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_addr1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:6]NLW_addr2_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_addr2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0100000011111111)) 
    \FSM_sequential_status_register[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(cur_state[0]),
        .I3(cur_state[2]),
        .I4(cur_state[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \FSM_sequential_status_register[1]_i_1 
       (.I0(cur_state[1]),
        .I1(cur_state[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h00000700)) 
    \FSM_sequential_status_register[2]_i_2 
       (.I0(cur_state[2]),
        .I1(cur_state[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \FSM_sequential_status_register[2]_i_5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cur_state[2]),
        .O(\FSM_sequential_status_register[2]_i_5_n_0 ));
  re2_copro_re2_copro_0_1_topology_token_ring a_topology
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(\addr1_inferred__0/i__carry__0_n_5 ),
        .D({a_topology_n_1,a_topology_n_2,a_topology_n_3}),
        .E(a_topology_n_4),
        .\FETCH_REC_Pc_reg[0] (cur_is_even_character_reg_rep__1_n_0),
        .\FETCH_REC_Pc_reg[0]_0 (cur_is_even_character_reg_rep__0_n_0),
        .\FETCH_REC_Pc_reg[7] (cur_is_even_character_reg_rep_n_0),
        .\FSM_sequential_status_register_reg[0] (\FSM_sequential_status_register_reg[0] ),
        .\FSM_sequential_status_register_reg[0]_0 (\FSM_sequential_status_register_reg[0]_0 ),
        .\FSM_sequential_status_register_reg[0]_1 (\FSM_sequential_status_register[2]_i_5_n_0 ),
        .\FSM_sequential_status_register_reg[0]_2 (\cur_cc_pointer[31]_i_6_n_0 ),
        .O(tmp_cur_cc_increment[8:3]),
        .Q(cur_state),
        .SR(\slv_reg4_reg[0] ),
        .bram_r_valid(bram_r_valid),
        .\cur_cc_pointer_reg[2] (a_topology_n_17),
        .\cur_cc_pointer_reg[2]_0 (a_topology_n_18),
        .\cur_cc_pointer_reg[2]_1 (a_topology_n_19),
        .\cur_cc_pointer_reg[2]_2 (a_topology_n_20),
        .\cur_cc_pointer_reg[2]_3 (a_topology_n_21),
        .\cur_cc_pointer_reg[2]_4 (a_topology_n_22),
        .\cur_cc_pointer_reg[2]_5 (a_topology_n_23),
        .\cur_cc_pointer_reg[2]_6 (a_topology_n_24),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(a_topology_n_25),
        .cur_is_even_character_reg_0(a_topology_n_26),
        .cur_is_even_character_reg_1(a_topology_n_27),
        .cur_is_even_character_reg_2(a_topology_n_28),
        .\cur_state[1]_i_5 (\cur_state[1]_i_19_n_0 ),
        .\cur_state[2]_i_11_0 (\cur_state[2]_i_20_n_0 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_13_n_0 ),
        .\cur_state[2]_i_12_1 (\cur_state[2]_i_14_n_0 ),
        .\cur_state_reg[0] (\cur_state[2]_i_4_n_0 ),
        .\cur_state_reg[0]_0 (\cur_state[2]_i_7_n_0 ),
        .\cur_state_reg[0]_1 ({p_1_in,\cur_cc_pointer_reg_n_0_[2] ,\cur_cc_pointer_reg_n_0_[1] ,\cur_cc_pointer_reg_n_0_[0] }),
        .\cur_state_reg[1] (a_topology_n_14),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (next_cc_pointer[11:9]),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96_n_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (Q),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 (\cur_cc_pointer_reg[31]_0 [8:3]),
        .\memory\.data (\memory\.data ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_i_15 ({data7,data6,data5,data4,data3,data2,data1,\cur_ccs_reg_n_0_[7] ,\cur_ccs_reg_n_0_[6] ,\cur_ccs_reg_n_0_[5] ,\cur_ccs_reg_n_0_[4] ,\cur_ccs_reg_n_0_[3] ,\cur_ccs_reg_n_0_[2] ,\cur_ccs_reg_n_0_[1] ,\cur_ccs_reg_n_0_[0] }),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg4_reg[2] (E));
  CARRY8 \addr1_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\addr1_inferred__0/i__carry_n_0 ,\addr1_inferred__0/i__carry_n_1 ,\addr1_inferred__0/i__carry_n_2 ,\addr1_inferred__0/i__carry_n_3 ,\addr1_inferred__0/i__carry_n_4 ,\addr1_inferred__0/i__carry_n_5 ,\addr1_inferred__0/i__carry_n_6 ,\addr1_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr1_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY8 \addr1_inferred__0/i__carry__0 
       (.CI(\addr1_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_addr1_inferred__0/i__carry__0_CO_UNCONNECTED [7:3],\addr1_inferred__0/i__carry__0_n_5 ,\addr1_inferred__0/i__carry__0_n_6 ,\addr1_inferred__0/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr1_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0}));
  CARRY8 addr2_carry
       (.CI(\cur_cc_pointer_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({addr2_carry_n_0,addr2_carry_n_1,addr2_carry_n_2,addr2_carry_n_3,addr2_carry_n_4,addr2_carry_n_5,addr2_carry_n_6,addr2_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_cur_cc_increment[8:1]),
        .S({\cur_cc_pointer_reg_n_0_[8] ,\cur_cc_pointer_reg_n_0_[7] ,\cur_cc_pointer_reg_n_0_[6] ,\cur_cc_pointer_reg_n_0_[5] ,\cur_cc_pointer_reg_n_0_[4] ,p_1_in,\cur_cc_pointer_reg_n_0_[2] ,\cur_cc_pointer_reg_n_0_[1] }));
  CARRY8 addr2_carry__0
       (.CI(addr2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({addr2_carry__0_n_0,addr2_carry__0_n_1,addr2_carry__0_n_2,addr2_carry__0_n_3,addr2_carry__0_n_4,addr2_carry__0_n_5,addr2_carry__0_n_6,addr2_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_cur_cc_increment[16:9]),
        .S({\cur_cc_pointer_reg_n_0_[16] ,\cur_cc_pointer_reg_n_0_[15] ,\cur_cc_pointer_reg_n_0_[14] ,\cur_cc_pointer_reg_n_0_[13] ,\cur_cc_pointer_reg_n_0_[12] ,\cur_cc_pointer_reg_n_0_[11] ,\cur_cc_pointer_reg_n_0_[10] ,\cur_cc_pointer_reg_n_0_[9] }));
  CARRY8 addr2_carry__1
       (.CI(addr2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({addr2_carry__1_n_0,addr2_carry__1_n_1,addr2_carry__1_n_2,addr2_carry__1_n_3,addr2_carry__1_n_4,addr2_carry__1_n_5,addr2_carry__1_n_6,addr2_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_cur_cc_increment[24:17]),
        .S({\cur_cc_pointer_reg_n_0_[24] ,\cur_cc_pointer_reg_n_0_[23] ,\cur_cc_pointer_reg_n_0_[22] ,\cur_cc_pointer_reg_n_0_[21] ,\cur_cc_pointer_reg_n_0_[20] ,\cur_cc_pointer_reg_n_0_[19] ,\cur_cc_pointer_reg_n_0_[18] ,\cur_cc_pointer_reg_n_0_[17] }));
  CARRY8 addr2_carry__2
       (.CI(addr2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_addr2_carry__2_CO_UNCONNECTED[7:6],addr2_carry__2_n_2,addr2_carry__2_n_3,addr2_carry__2_n_4,addr2_carry__2_n_5,addr2_carry__2_n_6,addr2_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_addr2_carry__2_O_UNCONNECTED[7],tmp_cur_cc_increment[31:25]}),
        .S({1'b0,\cur_cc_pointer_reg_n_0_[31] ,\cur_cc_pointer_reg_n_0_[30] ,\cur_cc_pointer_reg_n_0_[29] ,\cur_cc_pointer_reg_n_0_[28] ,\cur_cc_pointer_reg_n_0_[27] ,\cur_cc_pointer_reg_n_0_[26] ,\cur_cc_pointer_reg_n_0_[25] }));
  LUT3 #(
    .INIT(8'h3A)) 
    \cur_cc_pointer[0]_i_1 
       (.I0(\cur_cc_pointer_reg[31]_0 [0]),
        .I1(\cur_cc_pointer_reg_n_0_[0] ),
        .I2(cur_state[2]),
        .O(next_cc_pointer[0]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[10]_i_1 
       (.I0(tmp_cur_cc_increment[10]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [10]),
        .O(next_cc_pointer[10]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[11]_i_1 
       (.I0(tmp_cur_cc_increment[11]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [11]),
        .O(next_cc_pointer[11]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[12]_i_1 
       (.I0(tmp_cur_cc_increment[12]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [12]),
        .O(next_cc_pointer[12]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[13]_i_1 
       (.I0(tmp_cur_cc_increment[13]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [13]),
        .O(next_cc_pointer[13]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[14]_i_1 
       (.I0(tmp_cur_cc_increment[14]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [14]),
        .O(next_cc_pointer[14]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[15]_i_1 
       (.I0(tmp_cur_cc_increment[15]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [15]),
        .O(next_cc_pointer[15]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[16]_i_1 
       (.I0(tmp_cur_cc_increment[16]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [16]),
        .O(next_cc_pointer[16]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[17]_i_1 
       (.I0(tmp_cur_cc_increment[17]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [17]),
        .O(next_cc_pointer[17]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[18]_i_1 
       (.I0(tmp_cur_cc_increment[18]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [18]),
        .O(next_cc_pointer[18]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[19]_i_1 
       (.I0(tmp_cur_cc_increment[19]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [19]),
        .O(next_cc_pointer[19]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[1]_i_1 
       (.I0(tmp_cur_cc_increment[1]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [1]),
        .O(next_cc_pointer[1]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[20]_i_1 
       (.I0(tmp_cur_cc_increment[20]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [20]),
        .O(next_cc_pointer[20]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[21]_i_1 
       (.I0(tmp_cur_cc_increment[21]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [21]),
        .O(next_cc_pointer[21]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[22]_i_1 
       (.I0(tmp_cur_cc_increment[22]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [22]),
        .O(next_cc_pointer[22]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[23]_i_1 
       (.I0(tmp_cur_cc_increment[23]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [23]),
        .O(next_cc_pointer[23]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[24]_i_1 
       (.I0(tmp_cur_cc_increment[24]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [24]),
        .O(next_cc_pointer[24]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[25]_i_1 
       (.I0(tmp_cur_cc_increment[25]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [25]),
        .O(next_cc_pointer[25]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[26]_i_1 
       (.I0(tmp_cur_cc_increment[26]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [26]),
        .O(next_cc_pointer[26]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[27]_i_1 
       (.I0(tmp_cur_cc_increment[27]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [27]),
        .O(next_cc_pointer[27]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[28]_i_1 
       (.I0(tmp_cur_cc_increment[28]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [28]),
        .O(next_cc_pointer[28]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[29]_i_1 
       (.I0(tmp_cur_cc_increment[29]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [29]),
        .O(next_cc_pointer[29]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[2]_i_1 
       (.I0(tmp_cur_cc_increment[2]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [2]),
        .O(next_cc_pointer[2]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[30]_i_1 
       (.I0(tmp_cur_cc_increment[30]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [30]),
        .O(next_cc_pointer[30]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[31]_i_2 
       (.I0(tmp_cur_cc_increment[31]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [31]),
        .O(next_cc_pointer[31]));
  LUT4 #(
    .INIT(16'h0800)) 
    \cur_cc_pointer[31]_i_6 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\old_grant_reg[0] [0]),
        .I2(\old_grant_reg[0] [2]),
        .I3(\old_grant_reg[0] [1]),
        .O(\cur_cc_pointer[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[3]_i_1 
       (.I0(tmp_cur_cc_increment[3]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [3]),
        .O(next_cc_pointer[3]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[4]_i_1 
       (.I0(tmp_cur_cc_increment[4]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [4]),
        .O(next_cc_pointer[4]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[5]_i_1 
       (.I0(tmp_cur_cc_increment[5]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [5]),
        .O(next_cc_pointer[5]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[6]_i_1 
       (.I0(tmp_cur_cc_increment[6]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [6]),
        .O(next_cc_pointer[6]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[7]_i_1 
       (.I0(tmp_cur_cc_increment[7]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [7]),
        .O(next_cc_pointer[7]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[8]_i_1 
       (.I0(tmp_cur_cc_increment[8]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [8]),
        .O(next_cc_pointer[8]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cur_cc_pointer[9]_i_1 
       (.I0(tmp_cur_cc_increment[9]),
        .I1(cur_state[2]),
        .I2(\cur_cc_pointer_reg[31]_0 [9]),
        .O(next_cc_pointer[9]));
  FDRE \cur_cc_pointer_reg[0] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[0]),
        .Q(\cur_cc_pointer_reg_n_0_[0] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[10] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[10]),
        .Q(\cur_cc_pointer_reg_n_0_[10] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[11] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[11]),
        .Q(\cur_cc_pointer_reg_n_0_[11] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[12] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[12]),
        .Q(\cur_cc_pointer_reg_n_0_[12] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[13] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[13]),
        .Q(\cur_cc_pointer_reg_n_0_[13] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[14] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[14]),
        .Q(\cur_cc_pointer_reg_n_0_[14] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[15] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[15]),
        .Q(\cur_cc_pointer_reg_n_0_[15] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[16] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[16]),
        .Q(\cur_cc_pointer_reg_n_0_[16] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[17] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[17]),
        .Q(\cur_cc_pointer_reg_n_0_[17] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[18] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[18]),
        .Q(\cur_cc_pointer_reg_n_0_[18] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[19] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[19]),
        .Q(\cur_cc_pointer_reg_n_0_[19] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[1] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[1]),
        .Q(\cur_cc_pointer_reg_n_0_[1] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[20] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[20]),
        .Q(\cur_cc_pointer_reg_n_0_[20] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[21] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[21]),
        .Q(\cur_cc_pointer_reg_n_0_[21] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[22] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[22]),
        .Q(\cur_cc_pointer_reg_n_0_[22] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[23] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[23]),
        .Q(\cur_cc_pointer_reg_n_0_[23] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[24] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[24]),
        .Q(\cur_cc_pointer_reg_n_0_[24] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[25] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[25]),
        .Q(\cur_cc_pointer_reg_n_0_[25] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[26] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[26]),
        .Q(\cur_cc_pointer_reg_n_0_[26] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[27] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[27]),
        .Q(\cur_cc_pointer_reg_n_0_[27] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[28] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[28]),
        .Q(\cur_cc_pointer_reg_n_0_[28] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[29] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[29]),
        .Q(\cur_cc_pointer_reg_n_0_[29] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[2] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[2]),
        .Q(\cur_cc_pointer_reg_n_0_[2] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[30] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[30]),
        .Q(\cur_cc_pointer_reg_n_0_[30] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[31] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[31]),
        .Q(\cur_cc_pointer_reg_n_0_[31] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[3] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[3]),
        .Q(p_1_in),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[4] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[4]),
        .Q(\cur_cc_pointer_reg_n_0_[4] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[5] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[5]),
        .Q(\cur_cc_pointer_reg_n_0_[5] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[6] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[6]),
        .Q(\cur_cc_pointer_reg_n_0_[6] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[7] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[7]),
        .Q(\cur_cc_pointer_reg_n_0_[7] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[8] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[8]),
        .Q(\cur_cc_pointer_reg_n_0_[8] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_cc_pointer_reg[9] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_14),
        .D(next_cc_pointer[9]),
        .Q(\cur_cc_pointer_reg_n_0_[9] ),
        .R(\slv_reg4_reg[0] ));
  LUT3 #(
    .INIT(8'h14)) 
    \cur_ccs[63]_i_1 
       (.I0(cur_state[2]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\cur_ccs[63]_i_1_n_0 ));
  FDRE \cur_ccs_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [0]),
        .Q(\cur_ccs_reg_n_0_[0] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [10]),
        .Q(data1[2]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [11]),
        .Q(data1[3]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [12]),
        .Q(data1[4]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [13]),
        .Q(data1[5]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [14]),
        .Q(data1[6]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [15]),
        .Q(data1[7]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [16]),
        .Q(data2[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [17]),
        .Q(data2[1]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [18]),
        .Q(data2[2]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [19]),
        .Q(data2[3]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [1]),
        .Q(\cur_ccs_reg_n_0_[1] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [20]),
        .Q(data2[4]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [21]),
        .Q(data2[5]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [22]),
        .Q(data2[6]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [23]),
        .Q(data2[7]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [24]),
        .Q(data3[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [25]),
        .Q(data3[1]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [26]),
        .Q(data3[2]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [27]),
        .Q(data3[3]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [28]),
        .Q(data3[4]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [29]),
        .Q(data3[5]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [2]),
        .Q(\cur_ccs_reg_n_0_[2] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [30]),
        .Q(data3[6]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [31]),
        .Q(data3[7]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[32] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [32]),
        .Q(data4[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[33] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [33]),
        .Q(data4[1]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[34] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [34]),
        .Q(data4[2]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[35] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [35]),
        .Q(data4[3]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[36] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [36]),
        .Q(data4[4]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[37] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [37]),
        .Q(data4[5]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[38] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [38]),
        .Q(data4[6]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[39] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [39]),
        .Q(data4[7]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [3]),
        .Q(\cur_ccs_reg_n_0_[3] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[40] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [40]),
        .Q(data5[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[41] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [41]),
        .Q(data5[1]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[42] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [42]),
        .Q(data5[2]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[43] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [43]),
        .Q(data5[3]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[44] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [44]),
        .Q(data5[4]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[45] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [45]),
        .Q(data5[5]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[46] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [46]),
        .Q(data5[6]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[47] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [47]),
        .Q(data5[7]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[48] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [48]),
        .Q(data6[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[49] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [49]),
        .Q(data6[1]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [4]),
        .Q(\cur_ccs_reg_n_0_[4] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[50] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [50]),
        .Q(data6[2]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[51] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [51]),
        .Q(data6[3]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[52] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [52]),
        .Q(data6[4]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[53] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [53]),
        .Q(data6[5]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[54] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [54]),
        .Q(data6[6]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[55] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [55]),
        .Q(data6[7]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[56] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [56]),
        .Q(data7[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[57] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [57]),
        .Q(data7[1]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[58] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [58]),
        .Q(data7[2]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[59] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [59]),
        .Q(data7[3]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [5]),
        .Q(\cur_ccs_reg_n_0_[5] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[60] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [60]),
        .Q(data7[4]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[61] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [61]),
        .Q(data7[5]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[62] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [62]),
        .Q(data7[6]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[63] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [63]),
        .Q(data7[7]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [6]),
        .Q(\cur_ccs_reg_n_0_[6] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [7]),
        .Q(\cur_ccs_reg_n_0_[7] ),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [8]),
        .Q(data1[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_ccs_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\cur_ccs[63]_i_1_n_0 ),
        .D(\memory\.data [9]),
        .Q(data1[1]),
        .R(\slv_reg4_reg[0] ));
  (* ORIG_CELL_NAME = "cur_is_even_character_reg" *) 
  FDSE cur_is_even_character_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(a_topology_n_25),
        .Q(cur_is_even_character),
        .S(\slv_reg4_reg[0] ));
  (* ORIG_CELL_NAME = "cur_is_even_character_reg" *) 
  FDSE cur_is_even_character_reg_rep
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(a_topology_n_26),
        .Q(cur_is_even_character_reg_rep_n_0),
        .S(\slv_reg4_reg[0] ));
  (* ORIG_CELL_NAME = "cur_is_even_character_reg" *) 
  FDSE cur_is_even_character_reg_rep__0
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(a_topology_n_27),
        .Q(cur_is_even_character_reg_rep__0_n_0),
        .S(\slv_reg4_reg[0] ));
  (* ORIG_CELL_NAME = "cur_is_even_character_reg" *) 
  FDSE cur_is_even_character_reg_rep__1
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(a_topology_n_28),
        .Q(cur_is_even_character_reg_rep__1_n_0),
        .S(\slv_reg4_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \cur_state[1]_i_19 
       (.I0(a_topology_n_22),
        .I1(a_topology_n_21),
        .O(\cur_state[1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_state[2]_i_13 
       (.I0(a_topology_n_18),
        .I1(a_topology_n_24),
        .I2(a_topology_n_17),
        .I3(a_topology_n_20),
        .O(\cur_state[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cur_state[2]_i_14 
       (.I0(a_topology_n_22),
        .I1(a_topology_n_21),
        .I2(a_topology_n_19),
        .I3(a_topology_n_23),
        .O(\cur_state[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_state[2]_i_20 
       (.I0(a_topology_n_19),
        .I1(a_topology_n_20),
        .I2(a_topology_n_21),
        .I3(a_topology_n_22),
        .O(\cur_state[2]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cur_state[2]_i_4 
       (.I0(cur_state[1]),
        .I1(cur_state[0]),
        .O(\cur_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cur_state[2]_i_7 
       (.I0(cur_state[1]),
        .I1(cur_state[2]),
        .O(\cur_state[2]_i_7_n_0 ));
  FDRE \cur_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_4),
        .D(a_topology_n_3),
        .Q(cur_state[0]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_4),
        .D(a_topology_n_2),
        .Q(cur_state[1]),
        .R(\slv_reg4_reg[0] ));
  FDRE \cur_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(a_topology_n_4),
        .D(a_topology_n_1),
        .Q(cur_state[2]),
        .R(\slv_reg4_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96 
       (.I0(p_1_in),
        .I1(tmp_cur_cc_increment[3]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_1
       (.I0(\addr1_inferred__0/i__carry__0_0 [31]),
        .I1(\cur_cc_pointer_reg_n_0_[31] ),
        .I2(\addr1_inferred__0/i__carry__0_0 [30]),
        .I3(\cur_cc_pointer_reg_n_0_[30] ),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\cur_cc_pointer_reg_n_0_[27] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [27]),
        .I2(\cur_cc_pointer_reg_n_0_[28] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [28]),
        .I4(\addr1_inferred__0/i__carry__0_0 [29]),
        .I5(\cur_cc_pointer_reg_n_0_[29] ),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(\cur_cc_pointer_reg_n_0_[24] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [24]),
        .I2(\cur_cc_pointer_reg_n_0_[25] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [25]),
        .I4(\addr1_inferred__0/i__carry__0_0 [26]),
        .I5(\cur_cc_pointer_reg_n_0_[26] ),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\cur_cc_pointer_reg_n_0_[23] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [23]),
        .I2(\cur_cc_pointer_reg_n_0_[21] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [21]),
        .I4(\addr1_inferred__0/i__carry__0_0 [22]),
        .I5(\cur_cc_pointer_reg_n_0_[22] ),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\cur_cc_pointer_reg_n_0_[18] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [18]),
        .I2(\cur_cc_pointer_reg_n_0_[19] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [19]),
        .I4(\addr1_inferred__0/i__carry__0_0 [20]),
        .I5(\cur_cc_pointer_reg_n_0_[20] ),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\cur_cc_pointer_reg_n_0_[15] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [15]),
        .I2(\cur_cc_pointer_reg_n_0_[16] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [16]),
        .I4(\addr1_inferred__0/i__carry__0_0 [17]),
        .I5(\cur_cc_pointer_reg_n_0_[17] ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(\cur_cc_pointer_reg_n_0_[13] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [13]),
        .I2(\cur_cc_pointer_reg_n_0_[12] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [12]),
        .I4(\addr1_inferred__0/i__carry__0_0 [14]),
        .I5(\cur_cc_pointer_reg_n_0_[14] ),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_5
       (.I0(\cur_cc_pointer_reg_n_0_[10] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [10]),
        .I2(\cur_cc_pointer_reg_n_0_[9] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [9]),
        .I4(\addr1_inferred__0/i__carry__0_0 [11]),
        .I5(\cur_cc_pointer_reg_n_0_[11] ),
        .O(i__carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_6
       (.I0(\cur_cc_pointer_reg_n_0_[8] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [8]),
        .I2(\cur_cc_pointer_reg_n_0_[6] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [6]),
        .I4(\addr1_inferred__0/i__carry__0_0 [7]),
        .I5(\cur_cc_pointer_reg_n_0_[7] ),
        .O(i__carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_7
       (.I0(\cur_cc_pointer_reg_n_0_[5] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [5]),
        .I2(p_1_in),
        .I3(\addr1_inferred__0/i__carry__0_0 [3]),
        .I4(\addr1_inferred__0/i__carry__0_0 [4]),
        .I5(\cur_cc_pointer_reg_n_0_[4] ),
        .O(i__carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_8
       (.I0(\cur_cc_pointer_reg_n_0_[1] ),
        .I1(\addr1_inferred__0/i__carry__0_0 [1]),
        .I2(\cur_cc_pointer_reg_n_0_[0] ),
        .I3(\addr1_inferred__0/i__carry__0_0 [0]),
        .I4(\addr1_inferred__0/i__carry__0_0 [2]),
        .I5(\cur_cc_pointer_reg_n_0_[2] ),
        .O(i__carry_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined
   (FETCH_REC_Instr_valid,
    \EXE1_Instr_reg[9]_0 ,
    \EXE1_Instr_reg[9]_1 ,
    \head_reg[2] ,
    fifo_odd_data_in_valid,
    \EXE1_Instr_reg[9]_2 ,
    FETCH_REC_not_stall,
    \cur_state_reg[0] ,
    fifo_cur_char_data_out_ready__0,
    \EXE1_Instr_reg[9]_3 ,
    ADDRARDADDR,
    \cur_state_reg[2] ,
    bram_r_valid,
    \memory_for_cc\.addr ,
    \EXE1_Instr_reg[10]_0 ,
    \cur_state_reg[2]_0 ,
    \cur_state_reg[0]_0 ,
    \EXE1_Instr_reg[9]_4 ,
    \switch2channel\.valid ,
    \EXE1_Instr_reg[12]_0 ,
    \in_0\.data ,
    \EXE1_Instr_reg[10]_1 ,
    \EXE1_Instr_reg[8]_0 ,
    \EXE1_Instr_reg[9]_5 ,
    FETCH_REC_Instr_valid_reg_0,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    \tail_reg[0] ,
    \tail_reg[0]_0 ,
    \tail_reg[0]_1 ,
    fifo_odd_data_in_ready,
    fifo_cur_char_data_out_valid,
    curState,
    p_1_in,
    fifo_even_data_in_ready,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ,
    Q,
    O,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88 ,
    any_bb_running,
    bb_accepts,
    \cur_state_reg[2]_1 ,
    \cur_state_reg[2]_2 ,
    \cur_state_reg[2]_3 ,
    all_bb_full,
    CO,
    WEA,
    best_output__1,
    \cur_state[1]_i_5_0 ,
    content_reg_bram_0_i_20__20_0,
    \cur_state[1]_i_5_1 ,
    content_reg_bram_0_i_20__20_1,
    \cur_state[1]_i_5_2 ,
    \cur_state[1]_i_5_3 ,
    \cur_state[2]_i_15_0 ,
    \cur_state[2]_i_15_1 ,
    \cur_state[2]_i_11 ,
    \cur_state[1]_i_5_4 ,
    data_out0,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0 ,
    D);
  output FETCH_REC_Instr_valid;
  output [0:0]\EXE1_Instr_reg[9]_0 ;
  output \EXE1_Instr_reg[9]_1 ;
  output \head_reg[2] ;
  output fifo_odd_data_in_valid;
  output \EXE1_Instr_reg[9]_2 ;
  output FETCH_REC_not_stall;
  output \cur_state_reg[0] ;
  output fifo_cur_char_data_out_ready__0;
  output [0:0]\EXE1_Instr_reg[9]_3 ;
  output [2:0]ADDRARDADDR;
  output \cur_state_reg[2] ;
  output bram_r_valid;
  output [5:0]\memory_for_cc\.addr ;
  output \EXE1_Instr_reg[10]_0 ;
  output \cur_state_reg[2]_0 ;
  output [0:0]\cur_state_reg[0]_0 ;
  output [0:0]\EXE1_Instr_reg[9]_4 ;
  output \switch2channel\.valid ;
  output \EXE1_Instr_reg[12]_0 ;
  output [8:0]\in_0\.data ;
  output [2:0]\EXE1_Instr_reg[10]_1 ;
  output [0:0]\EXE1_Instr_reg[8]_0 ;
  output \EXE1_Instr_reg[9]_5 ;
  output FETCH_REC_Instr_valid_reg_0;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input \tail_reg[0] ;
  input \tail_reg[0]_0 ;
  input \tail_reg[0]_1 ;
  input fifo_odd_data_in_ready;
  input fifo_cur_char_data_out_valid;
  input [0:0]curState;
  input p_1_in;
  input fifo_even_data_in_ready;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  input [2:0]Q;
  input [5:0]O;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  input [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88 ;
  input any_bb_running;
  input [1:0]bb_accepts;
  input \cur_state_reg[2]_1 ;
  input \cur_state_reg[2]_2 ;
  input [0:0]\cur_state_reg[2]_3 ;
  input all_bb_full;
  input [0:0]CO;
  input [0:0]WEA;
  input best_output__1;
  input \cur_state[1]_i_5_0 ;
  input content_reg_bram_0_i_20__20_0;
  input \cur_state[1]_i_5_1 ;
  input content_reg_bram_0_i_20__20_1;
  input \cur_state[1]_i_5_2 ;
  input \cur_state[1]_i_5_3 ;
  input \cur_state[2]_i_15_0 ;
  input \cur_state[2]_i_15_1 ;
  input \cur_state[2]_i_11 ;
  input \cur_state[1]_i_5_4 ;
  input [15:0]data_out0;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0 ;
  input [7:0]D;

  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [7:0]D;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr[15]_i_4_n_0 ;
  wire \EXE1_Instr[15]_i_5_n_0 ;
  wire \EXE1_Instr[15]_i_6_n_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire [2:0]\EXE1_Instr_reg[10]_1 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire [0:0]\EXE1_Instr_reg[8]_0 ;
  wire [0:0]\EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire \EXE1_Instr_reg[9]_2 ;
  wire [0:0]\EXE1_Instr_reg[9]_3 ;
  wire [0:0]\EXE1_Instr_reg[9]_4 ;
  wire \EXE1_Instr_reg[9]_5 ;
  wire EXE1_Instr_valid;
  wire [7:0]EXE1_Pc;
  wire [7:1]EXE1_output_pc0;
  wire [8:1]EXE1_output_pc_and_current__10;
  wire EXE1_output_pc_valid0__14;
  wire EXE1_output_pc_valid5_out;
  wire \EXE2_Instr[15]_i_3_n_0 ;
  wire \EXE2_Instr[15]_i_5_n_0 ;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire [7:0]EXE2_Pc;
  wire EXE2_Pc_0;
  wire [8:8]EXE2_output_pc_and_current;
  wire EXE2_output_pc_valid6_out;
  wire [15:0]FETCH_REC_Instr;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire FETCH_SEND_not_stall;
  wire [5:0]O;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire all_bb_full;
  wire any_bb_running;
  wire arbiter_output_pc_port_n_13;
  wire arbiter_output_pc_port_n_17;
  wire arbiter_output_pc_port_n_3;
  wire [1:0]bb_accepts;
  wire best_output__1;
  wire bram_r_valid;
  wire content_reg_bram_0_i_20__20_0;
  wire content_reg_bram_0_i_20__20_1;
  wire content_reg_bram_0_i_20__20_n_0;
  wire content_reg_bram_0_i_21__19_n_0;
  wire content_reg_bram_0_i_42__6_n_0;
  wire content_reg_bram_0_i_43__0_n_0;
  wire content_reg_bram_0_i_44__6_n_0;
  wire content_reg_bram_0_i_45_n_0;
  wire content_reg_bram_0_i_50__6_n_0;
  wire content_reg_bram_0_i_51__6_n_0;
  wire content_reg_bram_0_i_53__5_n_0;
  wire content_reg_bram_0_i_55__6_n_0;
  wire content_reg_bram_0_i_57__0_n_0;
  wire content_reg_bram_0_i_59__0_n_0;
  wire content_reg_bram_0_i_63__0_n_0;
  wire content_reg_bram_0_i_64__0_n_0;
  wire content_reg_bram_0_i_68_n_0;
  wire content_reg_bram_0_i_69_n_0;
  wire content_reg_bram_0_i_70_n_0;
  wire content_reg_bram_0_i_77__0_n_0;
  wire [0:0]curState;
  wire \cur_state[1]_i_10_n_0 ;
  wire \cur_state[1]_i_11_n_0 ;
  wire \cur_state[1]_i_18_n_0 ;
  wire \cur_state[1]_i_5_0 ;
  wire \cur_state[1]_i_5_1 ;
  wire \cur_state[1]_i_5_2 ;
  wire \cur_state[1]_i_5_3 ;
  wire \cur_state[1]_i_5_4 ;
  wire \cur_state[2]_i_11 ;
  wire \cur_state[2]_i_15_0 ;
  wire \cur_state[2]_i_15_1 ;
  wire \cur_state[2]_i_21_n_0 ;
  wire \cur_state_reg[0] ;
  wire [0:0]\cur_state_reg[0]_0 ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire \cur_state_reg[2]_1 ;
  wire \cur_state_reg[2]_2 ;
  wire [0:0]\cur_state_reg[2]_3 ;
  wire [15:0]data_out0;
  wire fifo_cur_char_data_out_ready__0;
  wire fifo_cur_char_data_out_valid;
  wire fifo_even_data_in_ready;
  wire fifo_odd_data_in_ready;
  wire fifo_odd_data_in_valid;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_n_0 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  wire [0:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88 ;
  wire \head_reg[2] ;
  wire [8:0]\in_0\.data ;
  wire memory_addr_from_coprocessor_valid;
  wire [5:0]\memory_for_cc\.addr ;
  wire \old_grant_reg[0] ;
  wire p_12_in;
  wire p_1_in;
  wire s00_axi_aclk;
  wire [7:0]sel0;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[0]_0 ;
  wire \tail_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \EXE1_Instr[15]_i_4 
       (.I0(\EXE2_Instr[15]_i_3_n_0 ),
        .I1(EXE2_Instr_valid),
        .O(\EXE1_Instr[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \EXE1_Instr[15]_i_5 
       (.I0(\EXE1_Instr_reg[10]_1 [0]),
        .I1(\EXE1_Instr_reg[10]_1 [1]),
        .I2(\EXE1_Instr_reg[10]_1 [2]),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(\EXE1_Instr[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \EXE1_Instr[15]_i_6 
       (.I0(\EXE1_Instr_reg[12]_0 ),
        .I1(\EXE1_Instr_reg[10]_1 [1]),
        .I2(EXE1_output_pc_valid0__14),
        .I3(\EXE1_Instr_reg[10]_1 [0]),
        .I4(\EXE1_Instr_reg[10]_1 [2]),
        .O(\EXE1_Instr[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'h11105050)) 
    \EXE1_Instr[15]_i_7 
       (.I0(\EXE1_Instr_reg[12]_0 ),
        .I1(\EXE1_Instr_reg[10]_1 [2]),
        .I2(\EXE1_Instr_reg[10]_1 [0]),
        .I3(EXE1_output_pc_valid0__14),
        .I4(\EXE1_Instr_reg[10]_1 [1]),
        .O(EXE1_output_pc_valid5_out));
  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(\EXE1_Instr_reg[10]_1 [2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(\EXE1_Instr_reg[10]_1 [0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(\EXE1_Instr_reg[10]_1 [1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_13),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \EXE2_Instr[15]_i_3 
       (.I0(\EXE2_Instr[15]_i_5_n_0 ),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr_valid),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[12]),
        .O(\EXE2_Instr[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \EXE2_Instr[15]_i_5 
       (.I0(EXE1_Instr[14]),
        .I1(\EXE1_Instr_reg[10]_1 [1]),
        .I2(\EXE1_Instr_reg[10]_1 [2]),
        .I3(\EXE1_Instr_reg[10]_1 [0]),
        .I4(EXE1_Instr[11]),
        .O(\EXE2_Instr[15]_i_5_n_0 ));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(\old_grant_reg[0] ));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(\EXE1_Instr_reg[10]_1 [2]),
        .Q(sel0[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(\EXE1_Instr_reg[10]_1 [0]),
        .Q(sel0[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(\EXE1_Instr_reg[10]_1 [1]),
        .Q(sel0[1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_17),
        .Q(EXE2_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Pc_0),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[0]_i_1__6 
       (.I0(data_out0[0]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[0]),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[10]_i_1__6 
       (.I0(data_out0[10]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[10]),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[11]_i_1__6 
       (.I0(data_out0[11]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[11]),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[12]_i_1__6 
       (.I0(data_out0[12]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[12]),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[13]_i_1__6 
       (.I0(data_out0[13]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[13]),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[14]_i_1__6 
       (.I0(data_out0[14]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[14]),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[15]_i_2__6 
       (.I0(data_out0[15]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[15]),
        .O(FETCH_REC_Instr_next[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[1]_i_1__6 
       (.I0(data_out0[1]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[1]),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[2]_i_1__6 
       (.I0(data_out0[2]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[2]),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[3]_i_1__6 
       (.I0(data_out0[3]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[3]),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[4]_i_1__6 
       (.I0(data_out0[4]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[4]),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[5]_i_1__6 
       (.I0(data_out0[5]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[5]),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[6]_i_1__6 
       (.I0(data_out0[6]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[6]),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[7]_i_1__6 
       (.I0(data_out0[7]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[7]),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[8]_i_1__6 
       (.I0(data_out0[8]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[8]),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \FETCH_REC_Instr[9]_i_1__6 
       (.I0(data_out0[9]),
        .I1(FETCH_REC_has_to_save),
        .I2(FETCH_REC_Instr_valid),
        .I3(FETCH_REC_Instr[9]),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_3),
        .Q(FETCH_REC_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_SEND_not_stall),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT3 #(
    .INIT(8'h24)) 
    FETCH_REC_has_to_save_i_3__6
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\cur_state_reg[0] ));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(FETCH_SEND_not_stall),
        .Q(FETCH_REC_has_to_save),
        .R(\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_arbiter_2_rr arbiter_output_pc_port
       (.E(FETCH_SEND_not_stall),
        .\EXE1_Instr_reg[15] (\EXE1_Instr[15]_i_4_n_0 ),
        .\EXE1_Instr_reg[15]_0 (\head_reg[2] ),
        .\EXE1_Instr_reg[15]_1 (\tail_reg[0] ),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(FETCH_REC_not_stall),
        .EXE1_Instr_valid_reg_0(EXE2_Pc_0),
        .EXE1_Instr_valid_reg_1(p_12_in),
        .EXE1_Instr_valid_reg_2(arbiter_output_pc_port_n_17),
        .EXE1_output_pc0(EXE1_output_pc0[6:1]),
        .EXE1_output_pc_and_current__10({EXE1_output_pc_and_current__10[8],EXE1_output_pc_and_current__10[1]}),
        .EXE1_output_pc_valid0__14(EXE1_output_pc_valid0__14),
        .EXE1_output_pc_valid5_out(EXE1_output_pc_valid5_out),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(\EXE2_Instr[15]_i_3_n_0 ),
        .\EXE2_Pc_reg[0] (\EXE1_Instr[15]_i_5_n_0 ),
        .\EXE2_Pc_reg[0]_0 (\EXE1_Instr[15]_i_6_n_0 ),
        .EXE2_output_pc_and_current(EXE2_output_pc_and_current),
        .EXE2_output_pc_valid6_out(EXE2_output_pc_valid6_out),
        .FETCH_REC_Instr_valid_reg(arbiter_output_pc_port_n_3),
        .FETCH_REC_Instr_valid_reg_0(arbiter_output_pc_port_n_13),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid),
        .\FETCH_REC_Pc_reg[0] (\cur_state_reg[0] ),
        .Q(EXE2_Pc[6:0]),
        .WEA(WEA),
        .content_reg_bram_0(content_reg_bram_0_i_51__6_n_0),
        .content_reg_bram_0_0(\EXE1_Instr_reg[12]_0 ),
        .content_reg_bram_0_1(content_reg_bram_0_i_59__0_n_0),
        .content_reg_bram_0_2(content_reg_bram_0_i_57__0_n_0),
        .content_reg_bram_0_3(content_reg_bram_0_i_55__6_n_0),
        .content_reg_bram_0_4(content_reg_bram_0_i_53__5_n_0),
        .content_reg_bram_0_5(content_reg_bram_0_i_50__6_n_0),
        .content_reg_bram_0_6(content_reg_bram_0_i_63__0_n_0),
        .content_reg_bram_0_7(content_reg_bram_0_i_64__0_n_0),
        .content_reg_bram_0_i_23__14({sel0,\EXE2_Instr_reg_n_0_[6] ,\EXE2_Instr_reg_n_0_[5] ,\EXE2_Instr_reg_n_0_[4] ,\EXE2_Instr_reg_n_0_[3] ,\EXE2_Instr_reg_n_0_[2] ,\EXE2_Instr_reg_n_0_[1] ,\EXE2_Instr_reg_n_0_[0] }),
        .content_reg_bram_0_i_31__13(content_reg_bram_0_i_69_n_0),
        .content_reg_bram_0_i_31__13_0(content_reg_bram_0_i_70_n_0),
        .curState(curState),
        .fifo_cur_char_data_out_ready__0(fifo_cur_char_data_out_ready__0),
        .fifo_cur_char_data_out_valid(fifo_cur_char_data_out_valid),
        .\in_0\.data (\in_0\.data ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 ({\EXE1_Instr_reg[10]_1 ,EXE1_Instr[6:1]}),
        .p_1_in(p_1_in),
        .s00_axi_aclk(s00_axi_aclk));
  LUT6 #(
    .INIT(64'hFFFFFFFF000050F8)) 
    content_reg_bram_0_i_16__21
       (.I0(\EXE1_Instr_reg[10]_1 [1]),
        .I1(EXE1_output_pc_valid0__14),
        .I2(\EXE1_Instr_reg[10]_1 [0]),
        .I3(\EXE1_Instr_reg[10]_1 [2]),
        .I4(\EXE1_Instr_reg[12]_0 ),
        .I5(EXE2_output_pc_valid6_out),
        .O(\EXE1_Instr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB2222B222)) 
    content_reg_bram_0_i_1__20
       (.I0(best_output__1),
        .I1(\tail_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__20_n_0),
        .I3(content_reg_bram_0_i_21__19_n_0),
        .I4(\EXE1_Instr_reg[12]_0 ),
        .I5(EXE2_output_pc_valid6_out),
        .O(\switch2channel\.valid ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'h80B00000)) 
    content_reg_bram_0_i_1__21
       (.I0(\EXE1_Instr_reg[9]_1 ),
        .I1(\head_reg[2] ),
        .I2(\tail_reg[0] ),
        .I3(\tail_reg[0]_0 ),
        .I4(\tail_reg[0]_1 ),
        .O(fifo_odd_data_in_valid));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'h000080B0)) 
    content_reg_bram_0_i_1__22
       (.I0(\EXE1_Instr_reg[9]_1 ),
        .I1(\head_reg[2] ),
        .I2(\tail_reg[0] ),
        .I3(\tail_reg[0]_0 ),
        .I4(\tail_reg[0]_1 ),
        .O(\EXE1_Instr_reg[9]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    content_reg_bram_0_i_20__20
       (.I0(\EXE1_Instr_reg[10]_1 [1]),
        .I1(content_reg_bram_0_i_42__6_n_0),
        .I2(content_reg_bram_0_i_43__0_n_0),
        .I3(content_reg_bram_0_i_44__6_n_0),
        .I4(content_reg_bram_0_i_45_n_0),
        .I5(\EXE1_Instr_reg[10]_1 [0]),
        .O(content_reg_bram_0_i_20__20_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    content_reg_bram_0_i_21__19
       (.I0(\EXE1_Instr_reg[10]_1 [1]),
        .I1(\EXE1_Instr_reg[10]_1 [2]),
        .O(content_reg_bram_0_i_21__19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    content_reg_bram_0_i_22__14
       (.I0(EXE1_Instr[12]),
        .I1(EXE1_Instr[11]),
        .I2(EXE1_Instr[13]),
        .I3(EXE1_Instr[14]),
        .I4(EXE1_Instr[15]),
        .I5(EXE1_Instr_valid),
        .O(\EXE1_Instr_reg[12]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    content_reg_bram_0_i_42__6
       (.I0(\cur_state[2]_i_15_0 ),
        .I1(EXE1_Instr[7]),
        .I2(\cur_state[2]_i_15_1 ),
        .I3(EXE1_Instr[6]),
        .O(content_reg_bram_0_i_42__6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    content_reg_bram_0_i_43__0
       (.I0(\cur_state[1]_i_5_0 ),
        .I1(EXE1_Instr[5]),
        .I2(content_reg_bram_0_i_20__20_0),
        .I3(EXE1_Instr[2]),
        .O(content_reg_bram_0_i_43__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    content_reg_bram_0_i_44__6
       (.I0(\cur_state[1]_i_5_2 ),
        .I1(EXE1_Instr[1]),
        .I2(\cur_state[1]_i_5_3 ),
        .I3(EXE1_Instr[0]),
        .O(content_reg_bram_0_i_44__6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    content_reg_bram_0_i_45
       (.I0(\cur_state[1]_i_5_1 ),
        .I1(EXE1_Instr[4]),
        .I2(content_reg_bram_0_i_20__20_1),
        .I3(EXE1_Instr[3]),
        .O(content_reg_bram_0_i_45_n_0));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    content_reg_bram_0_i_47__6
       (.I0(content_reg_bram_0_i_50__6_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(content_reg_bram_0_i_51__6_n_0),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(EXE2_output_pc_and_current));
  LUT6 #(
    .INIT(64'hCCCCCCCCD8CCCCCC)) 
    content_reg_bram_0_i_49__6
       (.I0(\EXE1_Instr_reg[12]_0 ),
        .I1(EXE1_output_pc0[7]),
        .I2(EXE1_Instr[7]),
        .I3(\EXE1_Instr_reg[10]_1 [1]),
        .I4(\EXE1_Instr_reg[10]_1 [0]),
        .I5(\EXE1_Instr_reg[10]_1 [2]),
        .O(EXE1_output_pc_and_current__10[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_50__6
       (.I0(EXE2_Pc[5]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[2]),
        .I5(EXE2_Pc[4]),
        .O(content_reg_bram_0_i_50__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    content_reg_bram_0_i_51__6
       (.I0(content_reg_bram_0_i_68_n_0),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(EXE2_Instr_valid),
        .O(content_reg_bram_0_i_51__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_53__5
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[2]),
        .I2(EXE2_Pc[0]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_53__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_55__6
       (.I0(EXE2_Pc[3]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[0]),
        .I3(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_55__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h80)) 
    content_reg_bram_0_i_57__0
       (.I0(EXE2_Pc[2]),
        .I1(EXE2_Pc[0]),
        .I2(EXE2_Pc[1]),
        .O(content_reg_bram_0_i_57__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_59__0
       (.I0(EXE2_Pc[1]),
        .I1(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_59__0_n_0));
  LUT6 #(
    .INIT(64'h3333333372333333)) 
    content_reg_bram_0_i_62__0
       (.I0(\EXE1_Instr_reg[12]_0 ),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Instr[0]),
        .I3(\EXE1_Instr_reg[10]_1 [1]),
        .I4(\EXE1_Instr_reg[10]_1 [0]),
        .I5(\EXE1_Instr_reg[10]_1 [2]),
        .O(EXE1_output_pc_and_current__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h7)) 
    content_reg_bram_0_i_63__0
       (.I0(\EXE1_Instr_reg[10]_1 [0]),
        .I1(\EXE1_Instr_reg[10]_1 [2]),
        .O(content_reg_bram_0_i_63__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    content_reg_bram_0_i_64__0
       (.I0(\EXE1_Instr_reg[10]_1 [2]),
        .I1(\EXE1_Instr_reg[10]_1 [0]),
        .I2(EXE1_output_pc_valid0__14),
        .O(content_reg_bram_0_i_64__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h78)) 
    content_reg_bram_0_i_67__0
       (.I0(content_reg_bram_0_i_77__0_n_0),
        .I1(EXE1_Pc[6]),
        .I2(EXE1_Pc[7]),
        .O(EXE1_output_pc0[7]));
  LUT4 #(
    .INIT(16'h0004)) 
    content_reg_bram_0_i_68
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(content_reg_bram_0_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h08)) 
    content_reg_bram_0_i_69
       (.I0(\EXE1_Instr_reg[10]_1 [1]),
        .I1(\EXE1_Instr_reg[10]_1 [0]),
        .I2(\EXE1_Instr_reg[10]_1 [2]),
        .O(content_reg_bram_0_i_69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    content_reg_bram_0_i_70
       (.I0(\EXE1_Instr_reg[10]_1 [1]),
        .I1(\EXE1_Instr_reg[10]_1 [0]),
        .I2(\EXE1_Instr_reg[10]_1 [2]),
        .O(content_reg_bram_0_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h6)) 
    content_reg_bram_0_i_71__0
       (.I0(content_reg_bram_0_i_77__0_n_0),
        .I1(EXE1_Pc[6]),
        .O(EXE1_output_pc0[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    content_reg_bram_0_i_72__0
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .I5(EXE1_Pc[5]),
        .O(EXE1_output_pc0[5]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    content_reg_bram_0_i_73__0
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .I4(EXE1_Pc[4]),
        .O(EXE1_output_pc0[4]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    content_reg_bram_0_i_74
       (.I0(EXE1_Pc[1]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[2]),
        .I3(EXE1_Pc[3]),
        .O(EXE1_output_pc0[3]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h78)) 
    content_reg_bram_0_i_75__0
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[2]),
        .O(EXE1_output_pc0[2]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h6)) 
    content_reg_bram_0_i_76__0
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(EXE1_output_pc0[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_77__0
       (.I0(EXE1_Pc[5]),
        .I1(EXE1_Pc[3]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[0]),
        .I4(EXE1_Pc[2]),
        .I5(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_77__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \cur_cc_pointer[31]_i_5 
       (.I0(\EXE1_Instr_reg[10]_0 ),
        .I1(any_bb_running),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\cur_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \cur_state[1]_i_10 
       (.I0(\cur_state[1]_i_18_n_0 ),
        .I1(\cur_state[2]_i_15_1 ),
        .I2(\cur_state[2]_i_15_0 ),
        .I3(\cur_state[1]_i_5_4 ),
        .I4(\cur_state[1]_i_5_1 ),
        .I5(\cur_state[1]_i_5_0 ),
        .O(\cur_state[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cur_state[1]_i_11 
       (.I0(\cur_state[1]_i_5_2 ),
        .I1(\cur_state[1]_i_5_3 ),
        .I2(\EXE1_Instr_reg[10]_1 [1]),
        .O(\cur_state[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cur_state[1]_i_18 
       (.I0(\EXE1_Instr_reg[10]_1 [0]),
        .I1(\EXE1_Instr_reg[10]_1 [2]),
        .O(\cur_state[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF404040)) 
    \cur_state[1]_i_5 
       (.I0(\EXE1_Instr_reg[10]_1 [0]),
        .I1(\EXE1_Instr_reg[10]_1 [2]),
        .I2(\EXE1_Instr_reg[10]_1 [1]),
        .I3(\cur_state[1]_i_10_n_0 ),
        .I4(\cur_state[1]_i_11_n_0 ),
        .I5(\EXE1_Instr_reg[12]_0 ),
        .O(\EXE1_Instr_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cur_state[2]_i_15 
       (.I0(\EXE1_Instr_reg[12]_0 ),
        .I1(\cur_state[1]_i_5_2 ),
        .I2(\cur_state[1]_i_5_3 ),
        .I3(\EXE1_Instr_reg[10]_1 [1]),
        .I4(\cur_state[2]_i_11 ),
        .I5(\cur_state[2]_i_21_n_0 ),
        .O(\EXE1_Instr_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h1E0E)) 
    \cur_state[2]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(\cur_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_state[2]_i_21 
       (.I0(\cur_state[2]_i_15_0 ),
        .I1(\cur_state[2]_i_15_1 ),
        .I2(\EXE1_Instr_reg[10]_1 [2]),
        .I3(\EXE1_Instr_reg[10]_1 [0]),
        .O(\cur_state[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cur_state[2]_i_8 
       (.I0(bb_accepts[1]),
        .I1(bb_accepts[0]),
        .I2(\cur_state_reg[2]_1 ),
        .I3(\cur_state_reg[2]_2 ),
        .I4(\cur_state_reg[2]_3 ),
        .I5(all_bb_full),
        .O(\EXE1_Instr_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04040040)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_1 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 [2]),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 [0]),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 [1]),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_n_0 ),
        .O(bram_r_valid));
  LUT4 #(
    .INIT(16'hE200)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_102 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 [5]),
        .I1(Q[2]),
        .I2(O[5]),
        .I3(\cur_state_reg[2] ),
        .O(\memory_for_cc\.addr [5]));
  LUT4 #(
    .INIT(16'hE200)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_103 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 [4]),
        .I1(Q[2]),
        .I2(O[4]),
        .I3(\cur_state_reg[2] ),
        .O(\memory_for_cc\.addr [4]));
  LUT4 #(
    .INIT(16'hE200)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_104 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 [3]),
        .I1(Q[2]),
        .I2(O[3]),
        .I3(\cur_state_reg[2] ),
        .O(\memory_for_cc\.addr [3]));
  LUT4 #(
    .INIT(16'hE200)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_105 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 [2]),
        .I1(Q[2]),
        .I2(O[2]),
        .I3(\cur_state_reg[2] ),
        .O(\memory_for_cc\.addr [2]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_106 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 [1]),
        .I1(Q[2]),
        .I2(O[1]),
        .I3(\cur_state_reg[2] ),
        .O(\memory_for_cc\.addr [1]));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_107 
       (.I0(Q[2]),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 [0]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .I3(\cur_state_reg[2]_0 ),
        .I4(O[0]),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_88 ),
        .O(\memory_for_cc\.addr [0]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_117 
       (.I0(FETCH_REC_Instr_valid),
        .I1(EXE2_Instr_valid),
        .I2(EXE1_Instr_valid),
        .I3(fifo_cur_char_data_out_valid),
        .O(FETCH_REC_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h444444444F444444)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_4 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [2]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .I3(\cur_state_reg[2] ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 [2]),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h444444444F444444)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_5 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [1]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .I3(\cur_state_reg[2] ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 [1]),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h5500770355005500)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .I3(memory_addr_from_coprocessor_valid),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ),
        .I2(\EXE1_Instr_reg[10]_0 ),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ),
        .I5(Q[2]),
        .O(\cur_state_reg[2] ));
  LUT6 #(
    .INIT(64'h444444444F444444)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_6 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 [0]),
        .I2(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .I3(\cur_state_reg[2] ),
        .I4(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 [0]),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_93 
       (.I0(\cur_state_reg[2] ),
        .I1(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_0 ),
        .O(memory_addr_from_coprocessor_valid));
  LUT6 #(
    .INIT(64'h44444444AAAA4AAA)) 
    \head[6]_i_4__5 
       (.I0(best_output__1),
        .I1(\tail_reg[0]_0 ),
        .I2(content_reg_bram_0_i_20__20_n_0),
        .I3(content_reg_bram_0_i_21__19_n_0),
        .I4(\EXE1_Instr_reg[12]_0 ),
        .I5(EXE2_output_pc_valid6_out),
        .O(\head_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \old_grant[0]_i_3__6 
       (.I0(content_reg_bram_0_i_42__6_n_0),
        .I1(content_reg_bram_0_i_43__0_n_0),
        .I2(content_reg_bram_0_i_44__6_n_0),
        .I3(content_reg_bram_0_i_45_n_0),
        .O(EXE1_output_pc_valid0__14));
  LUT6 #(
    .INIT(64'h80B0000000000000)) 
    \tail[4]_i_1__21 
       (.I0(\EXE1_Instr_reg[9]_1 ),
        .I1(\head_reg[2] ),
        .I2(\tail_reg[0] ),
        .I3(\tail_reg[0]_0 ),
        .I4(\tail_reg[0]_1 ),
        .I5(fifo_odd_data_in_ready),
        .O(\EXE1_Instr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h000080B000000000)) 
    \tail[4]_i_1__22 
       (.I0(\EXE1_Instr_reg[9]_1 ),
        .I1(\head_reg[2] ),
        .I2(\tail_reg[0] ),
        .I3(\tail_reg[0]_0 ),
        .I4(\tail_reg[0]_1 ),
        .I5(fifo_even_data_in_ready),
        .O(\EXE1_Instr_reg[9]_3 ));
  LUT5 #(
    .INIT(32'h2BBB0000)) 
    \tail[6]_i_1__6 
       (.I0(\EXE1_Instr_reg[9]_1 ),
        .I1(\tail_reg[0]_0 ),
        .I2(\tail_reg[0] ),
        .I3(CO),
        .I4(WEA),
        .O(\EXE1_Instr_reg[9]_4 ));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined_14
   (\curState_reg[0] ,
    \EXE1_Instr_reg[9]_0 ,
    EXE2_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    FETCH_REC_Instr_valid_reg_0,
    \curState_reg[0]_0 ,
    bb_running,
    EXE1_Instr_valid_reg_1,
    \EXE1_Instr_reg[9]_1 ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[0]_1 ,
    \EXE1_Pc_reg[2]_0 ,
    \EXE1_Pc_reg[3]_0 ,
    \EXE1_Instr_reg[4]_0 ,
    \EXE1_Pc_reg[5]_0 ,
    \EXE1_Instr_reg[6]_0 ,
    EXE1_Instr_valid_reg_2,
    \EXE1_Instr_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_1,
    bb_accepts,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    E,
    curState,
    FETCH_REC_Instr_valid_reg_2,
    \old_grant_reg[6] ,
    \old_grant[6]_i_6 ,
    \old_grant[7]_i_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ,
    \switch2channel\.ready ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ,
    FETCH_REC_Instr_valid_reg_3,
    bbs_go,
    EXE2_Instr_valid_reg_1,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__5_0 ,
    \head[6]_i_6__5_1 ,
    \head[6]_i_6__5_2 ,
    \head[6]_i_6__5_3 ,
    \head[6]_i_6__5_4 ,
    \head[6]_i_6__5_5 ,
    \head[6]_i_6__5_6 ,
    \head[6]_i_6__5_7 ,
    \EXE1_Instr_reg[0]_0 ,
    \EXE1_Instr_reg[1]_0 ,
    \EXE1_Instr_reg[2]_0 ,
    \EXE1_Instr_reg[3]_0 ,
    \EXE1_Instr_reg[4]_1 ,
    \EXE1_Instr_reg[5]_0 ,
    \EXE1_Instr_reg[6]_1 ,
    \EXE1_Instr_reg[7]_0 ,
    \EXE1_Instr_reg[8]_1 ,
    \EXE1_Instr_reg[9]_2 ,
    \EXE1_Instr_reg[10]_0 ,
    \EXE1_Instr_reg[11]_0 ,
    \EXE1_Instr_reg[12]_0 ,
    \EXE1_Instr_reg[13]_0 ,
    \EXE1_Instr_reg[14]_0 ,
    \EXE1_Instr_reg[15]_0 ,
    D);
  output \curState_reg[0] ;
  output \EXE1_Instr_reg[9]_0 ;
  output EXE2_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output FETCH_REC_Instr_valid_reg_0;
  output \curState_reg[0]_0 ;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg_1;
  output \EXE1_Instr_reg[9]_1 ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[0]_1 ;
  output \EXE1_Pc_reg[2]_0 ;
  output \EXE1_Pc_reg[3]_0 ;
  output \EXE1_Instr_reg[4]_0 ;
  output \EXE1_Pc_reg[5]_0 ;
  output \EXE1_Instr_reg[6]_0 ;
  output EXE1_Instr_valid_reg_2;
  output \EXE1_Instr_reg[8]_0 ;
  output FETCH_REC_Instr_valid_reg_1;
  output [0:0]bb_accepts;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]E;
  input [0:0]curState;
  input FETCH_REC_Instr_valid_reg_2;
  input \old_grant_reg[6] ;
  input \old_grant[6]_i_6 ;
  input \old_grant[7]_i_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ;
  input \switch2channel\.ready ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ;
  input FETCH_REC_Instr_valid_reg_3;
  input bbs_go;
  input EXE2_Instr_valid_reg_1;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__5_0 ;
  input \head[6]_i_6__5_1 ;
  input \head[6]_i_6__5_2 ;
  input \head[6]_i_6__5_3 ;
  input \head[6]_i_6__5_4 ;
  input \head[6]_i_6__5_5 ;
  input \head[6]_i_6__5_6 ;
  input \head[6]_i_6__5_7 ;
  input \EXE1_Instr_reg[0]_0 ;
  input \EXE1_Instr_reg[1]_0 ;
  input \EXE1_Instr_reg[2]_0 ;
  input \EXE1_Instr_reg[3]_0 ;
  input \EXE1_Instr_reg[4]_1 ;
  input \EXE1_Instr_reg[5]_0 ;
  input \EXE1_Instr_reg[6]_1 ;
  input \EXE1_Instr_reg[7]_0 ;
  input \EXE1_Instr_reg[8]_1 ;
  input \EXE1_Instr_reg[9]_2 ;
  input \EXE1_Instr_reg[10]_0 ;
  input \EXE1_Instr_reg[11]_0 ;
  input \EXE1_Instr_reg[12]_0 ;
  input \EXE1_Instr_reg[13]_0 ;
  input \EXE1_Instr_reg[14]_0 ;
  input \EXE1_Instr_reg[15]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr_reg[0]_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[11]_0 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire \EXE1_Instr_reg[13]_0 ;
  wire \EXE1_Instr_reg[14]_0 ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[1]_0 ;
  wire \EXE1_Instr_reg[2]_0 ;
  wire \EXE1_Instr_reg[3]_0 ;
  wire \EXE1_Instr_reg[4]_0 ;
  wire \EXE1_Instr_reg[4]_1 ;
  wire \EXE1_Instr_reg[5]_0 ;
  wire \EXE1_Instr_reg[6]_0 ;
  wire \EXE1_Instr_reg[6]_1 ;
  wire \EXE1_Instr_reg[7]_0 ;
  wire \EXE1_Instr_reg[8]_0 ;
  wire \EXE1_Instr_reg[8]_1 ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire \EXE1_Instr_reg[9]_2 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire [7:0]EXE1_Pc;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[0]_1 ;
  wire \EXE1_Pc_reg[2]_0 ;
  wire \EXE1_Pc_reg[3]_0 ;
  wire \EXE1_Pc_reg[5]_0 ;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid9_out;
  wire EXE2_Instr_valid_i_2__5_n_0;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire [7:0]EXE2_Pc;
  wire [15:0]FETCH_REC_Instr;
  wire \FETCH_REC_Instr[15]_i_5__5_n_0 ;
  wire \FETCH_REC_Instr[15]_i_6__5_n_0 ;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire FETCH_REC_Instr_valid_reg_2;
  wire FETCH_REC_Instr_valid_reg_3;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire arbiter_output_pc_port_n_15;
  wire arbiter_output_pc_port_n_19;
  wire arbiter_output_pc_port_n_2;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire content_reg_bram_0_i_37__5_n_0;
  wire content_reg_bram_0_i_39__5_n_0;
  wire content_reg_bram_0_i_40__6_n_0;
  wire content_reg_bram_0_i_41__5_n_0;
  wire content_reg_bram_0_i_43__6_n_0;
  wire content_reg_bram_0_i_45__6_n_0;
  wire content_reg_bram_0_i_47__5_n_0;
  wire content_reg_bram_0_i_48__5_n_0;
  wire content_reg_bram_0_i_49__5_n_0;
  wire content_reg_bram_0_i_52__5_n_0;
  wire content_reg_bram_0_i_53__4_n_0;
  wire content_reg_bram_0_i_55__5_n_0;
  wire content_reg_bram_0_i_56__4_n_0;
  wire content_reg_bram_0_i_57__6_n_0;
  wire content_reg_bram_0_i_58__4_n_0;
  wire content_reg_bram_0_i_59__6_n_0;
  wire content_reg_bram_0_i_60__5_n_0;
  wire [0:0]curState;
  wire \curState_reg[0] ;
  wire \curState_reg[0]_0 ;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ;
  wire \head[6]_i_13__4_n_0 ;
  wire \head[6]_i_6__5_0 ;
  wire \head[6]_i_6__5_1 ;
  wire \head[6]_i_6__5_2 ;
  wire \head[6]_i_6__5_3 ;
  wire \head[6]_i_6__5_4 ;
  wire \head[6]_i_6__5_5 ;
  wire \head[6]_i_6__5_6 ;
  wire \head[6]_i_6__5_7 ;
  wire \old_grant[0]_i_2__6_n_0 ;
  wire \old_grant[0]_i_3__5_n_0 ;
  wire \old_grant[0]_i_5__5_n_0 ;
  wire \old_grant[0]_i_6__5_n_0 ;
  wire \old_grant[0]_i_7__5_n_0 ;
  wire \old_grant[0]_i_8__5_n_0 ;
  wire \old_grant[6]_i_6 ;
  wire \old_grant[7]_i_2 ;
  wire \old_grant_reg[0] ;
  wire \old_grant_reg[6] ;
  wire [2:0]p_0_in;
  wire p_12_in;
  wire s00_axi_aclk;
  wire [7:0]sel0;
  wire \switch2channel\.ready ;

  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(p_0_in[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(p_0_in[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(p_0_in[1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_15),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(\old_grant_reg[0] ));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[2]),
        .Q(sel0[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[0]),
        .Q(sel0[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[1]),
        .Q(sel0[1]),
        .R(\old_grant_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    EXE2_Instr_valid_i_2__5
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\old_grant[0]_i_8__5_n_0 ),
        .O(EXE2_Instr_valid_i_2__5_n_0));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_19),
        .Q(EXE2_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[0]_i_1__5 
       (.I0(FETCH_REC_Instr[0]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[0]_0 ),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[10]_i_1__5 
       (.I0(FETCH_REC_Instr[10]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[11]_i_1__5 
       (.I0(FETCH_REC_Instr[11]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[11]_0 ),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[12]_i_1__5 
       (.I0(FETCH_REC_Instr[12]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[13]_i_1__5 
       (.I0(FETCH_REC_Instr[13]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[13]_0 ),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[14]_i_1__5 
       (.I0(FETCH_REC_Instr[14]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[14]_0 ),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[15]_i_2__5 
       (.I0(FETCH_REC_Instr[15]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .O(FETCH_REC_Instr_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FETCH_REC_Instr[15]_i_5__5 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\old_grant[0]_i_2__6_n_0 ),
        .O(\FETCH_REC_Instr[15]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \FETCH_REC_Instr[15]_i_6__5 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\old_grant[0]_i_3__5_n_0 ),
        .I3(content_reg_bram_0_i_55__5_n_0),
        .O(\FETCH_REC_Instr[15]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[1]_i_1__5 
       (.I0(FETCH_REC_Instr[1]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[1]_0 ),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[2]_i_1__5 
       (.I0(FETCH_REC_Instr[2]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[2]_0 ),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[3]_i_1__5 
       (.I0(FETCH_REC_Instr[3]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[3]_0 ),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[4]_i_1__5 
       (.I0(FETCH_REC_Instr[4]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[4]_1 ),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[5]_i_1__5 
       (.I0(FETCH_REC_Instr[5]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[5]_0 ),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[6]_i_1__5 
       (.I0(FETCH_REC_Instr[6]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[6]_1 ),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[7]_i_1__5 
       (.I0(FETCH_REC_Instr[7]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[7]_0 ),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[8]_i_1__5 
       (.I0(FETCH_REC_Instr[8]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[8]_1 ),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[9]_i_1__5 
       (.I0(FETCH_REC_Instr[9]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[9]_2 ),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_2),
        .Q(FETCH_REC_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(FETCH_REC_has_to_save),
        .R(\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_arbiter_2_rr_15 arbiter_output_pc_port
       (.E(p_12_in),
        .\EXE1_Instr_reg[4] (\EXE1_Instr_reg[4]_0 ),
        .\EXE1_Instr_reg[6] (\EXE1_Instr_reg[6]_0 ),
        .\EXE1_Instr_reg[8] (\EXE1_Instr_reg[8]_0 ),
        .\EXE1_Instr_reg[8]_0 (EXE2_Instr_valid9_out),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_2),
        .\EXE1_Pc_reg[0] (\EXE1_Pc_reg[0]_0 ),
        .\EXE1_Pc_reg[0]_0 (\EXE1_Pc_reg[0]_1 ),
        .\EXE1_Pc_reg[2] (\EXE1_Pc_reg[2]_0 ),
        .\EXE1_Pc_reg[3] (\EXE1_Pc_reg[3]_0 ),
        .\EXE1_Pc_reg[5] (\EXE1_Pc_reg[5]_0 ),
        .\EXE2_Instr_reg[15] ({p_0_in,EXE1_Instr[6:4],EXE1_Instr[2:0]}),
        .\EXE2_Instr_reg[15]_0 (\old_grant[0]_i_2__6_n_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(arbiter_output_pc_port_n_19),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_1),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_i_2__5_n_0),
        .FETCH_REC_Instr_valid(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_0(arbiter_output_pc_port_n_15),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_not_stall),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_2),
        .FETCH_REC_Instr_valid_reg_4(FETCH_REC_Instr_valid_reg_3),
        .FETCH_REC_Instr_valid_reg_5(\FETCH_REC_Instr[15]_i_6__5_n_0 ),
        .FETCH_REC_Instr_valid_reg_6(\FETCH_REC_Instr[15]_i_5__5_n_0 ),
        .Q({EXE1_Pc[6:4],EXE1_Pc[2:0]}),
        .bbs_go(bbs_go),
        .content_reg_bram_0(content_reg_bram_0_i_41__5_n_0),
        .content_reg_bram_0_0(content_reg_bram_0_i_52__5_n_0),
        .content_reg_bram_0_1(content_reg_bram_0_i_49__5_n_0),
        .content_reg_bram_0_2(content_reg_bram_0_i_47__5_n_0),
        .content_reg_bram_0_3(content_reg_bram_0_i_48__5_n_0),
        .content_reg_bram_0_4(content_reg_bram_0_i_45__6_n_0),
        .content_reg_bram_0_5(content_reg_bram_0_i_43__6_n_0),
        .content_reg_bram_0_6(content_reg_bram_0_i_40__6_n_0),
        .content_reg_bram_0_7(content_reg_bram_0_i_37__5_n_0),
        .content_reg_bram_0_8(content_reg_bram_0_i_39__5_n_0),
        .content_reg_bram_0_9(content_reg_bram_0_i_53__4_n_0),
        .content_reg_bram_0_i_25__12({EXE2_Pc[6:4],EXE2_Pc[2:0]}),
        .content_reg_bram_0_i_25__12_0({\EXE2_Instr_reg_n_0_[6] ,\EXE2_Instr_reg_n_0_[5] ,\EXE2_Instr_reg_n_0_[4] ,\EXE2_Instr_reg_n_0_[2] ,\EXE2_Instr_reg_n_0_[1] }),
        .content_reg_bram_0_i_25__12_1(content_reg_bram_0_i_57__6_n_0),
        .content_reg_bram_0_i_26__12(content_reg_bram_0_i_58__4_n_0),
        .content_reg_bram_0_i_27__12(content_reg_bram_0_i_59__6_n_0),
        .curState(curState),
        .\curState_reg[0] (\curState_reg[0] ),
        .\curState_reg[0]_0 (arbiter_output_pc_port_n_2),
        .\curState_reg[0]_1 (\curState_reg[0]_0 ),
        .\old_grant[6]_i_6 (\old_grant[6]_i_6 ),
        .\old_grant[7]_i_2 (\old_grant[7]_i_2 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (EXE2_Instr_valid_reg_0),
        .\old_grant_reg[0]_1 (\old_grant[0]_i_3__5_n_0 ),
        .\old_grant_reg[6] (\old_grant_reg[6] ),
        .s00_axi_aclk(s00_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'h55555540)) 
    content_reg_bram_0_i_19__20
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(\old_grant[0]_i_2__6_n_0 ),
        .I4(\old_grant[0]_i_3__5_n_0 ),
        .O(\EXE1_Instr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h3CCC3CCCBEEEAAAA)) 
    content_reg_bram_0_i_37__5
       (.I0(EXE1_Instr[7]),
        .I1(EXE1_Pc[7]),
        .I2(content_reg_bram_0_i_40__6_n_0),
        .I3(EXE1_Pc[6]),
        .I4(content_reg_bram_0_i_55__5_n_0),
        .I5(content_reg_bram_0_i_56__4_n_0),
        .O(content_reg_bram_0_i_37__5_n_0));
  LUT5 #(
    .INIT(32'h0087FF87)) 
    content_reg_bram_0_i_39__5
       (.I0(content_reg_bram_0_i_57__6_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(content_reg_bram_0_i_39__5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_40__6
       (.I0(EXE1_Pc[4]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Pc[3]),
        .I5(EXE1_Pc[5]),
        .O(content_reg_bram_0_i_40__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_41__5
       (.I0(\old_grant[0]_i_2__6_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .O(content_reg_bram_0_i_41__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_43__6
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_43__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_45__6
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .O(content_reg_bram_0_i_45__6_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF95559555)) 
    content_reg_bram_0_i_47__5
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Instr[3]),
        .I5(content_reg_bram_0_i_41__5_n_0),
        .O(content_reg_bram_0_i_47__5_n_0));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    content_reg_bram_0_i_48__5
       (.I0(\EXE2_Instr_reg_n_0_[3] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[3]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[1]),
        .I5(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_48__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_49__5
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(content_reg_bram_0_i_49__5_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_52__5
       (.I0(\EXE2_Instr_reg_n_0_[0] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_52__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h000002C2)) 
    content_reg_bram_0_i_53__4
       (.I0(content_reg_bram_0_i_60__5_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__6_n_0 ),
        .O(content_reg_bram_0_i_53__4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    content_reg_bram_0_i_55__5
       (.I0(EXE1_Instr[14]),
        .I1(EXE1_Instr[13]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[15]),
        .I4(EXE1_Instr[11]),
        .O(content_reg_bram_0_i_55__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    content_reg_bram_0_i_56__4
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .O(content_reg_bram_0_i_56__4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_57__6
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .I4(EXE2_Pc[4]),
        .I5(EXE2_Pc[5]),
        .O(content_reg_bram_0_i_57__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_58__4
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_58__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_59__6
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_59__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    content_reg_bram_0_i_60__5
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__5_n_0 ),
        .I2(\old_grant[0]_i_6__5_n_0 ),
        .I3(\old_grant[0]_i_5__5_n_0 ),
        .O(content_reg_bram_0_i_60__5_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cur_state[0]_i_14 
       (.I0(FETCH_REC_Instr_valid_reg_3),
        .I1(EXE1_Instr_valid),
        .I2(EXE2_Instr_valid),
        .I3(FETCH_REC_Instr_valid),
        .O(EXE1_Instr_valid_reg_1));
  LUT6 #(
    .INIT(64'h000000000000F002)) 
    \cur_state[1]_i_4 
       (.I0(\cur_state[1]_i_2 ),
        .I1(\cur_state[1]_i_2_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__6_n_0 ),
        .I5(p_0_in[0]),
        .O(bb_accepts));
  LUT6 #(
    .INIT(64'hAAFEAAAAFEFFFEFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_118 
       (.I0(EXE1_Instr_valid_reg_1),
        .I1(\EXE1_Instr_reg[9]_1 ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ),
        .I4(\switch2channel\.ready ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ),
        .O(bb_running));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \head[6]_i_13__4 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(\old_grant[0]_i_2__6_n_0 ),
        .O(\head[6]_i_13__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \head[6]_i_6__5 
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__5_n_0 ),
        .I2(\old_grant[0]_i_6__5_n_0 ),
        .I3(\old_grant[0]_i_5__5_n_0 ),
        .I4(p_0_in[0]),
        .I5(\head[6]_i_13__4_n_0 ),
        .O(\EXE1_Instr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \old_grant[0]_i_2__6 
       (.I0(EXE1_Instr[11]),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[14]),
        .I5(EXE1_Instr_valid),
        .O(\old_grant[0]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \old_grant[0]_i_3__5 
       (.I0(p_0_in[0]),
        .I1(\old_grant[0]_i_5__5_n_0 ),
        .I2(\old_grant[0]_i_6__5_n_0 ),
        .I3(\old_grant[0]_i_7__5_n_0 ),
        .I4(p_0_in[1]),
        .O(\old_grant[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \old_grant[0]_i_4__5 
       (.I0(EXE2_Instr_valid),
        .I1(\old_grant[0]_i_8__5_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(EXE2_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_5__5 
       (.I0(EXE1_Instr[0]),
        .I1(\head[6]_i_6__5_2 ),
        .I2(\head[6]_i_6__5_3 ),
        .I3(EXE1_Instr[1]),
        .I4(\head[6]_i_6__5_4 ),
        .I5(EXE1_Instr[2]),
        .O(\old_grant[0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_6__5 
       (.I0(EXE1_Instr[3]),
        .I1(\head[6]_i_6__5_5 ),
        .I2(\head[6]_i_6__5_6 ),
        .I3(EXE1_Instr[4]),
        .I4(\head[6]_i_6__5_7 ),
        .I5(EXE1_Instr[5]),
        .O(\old_grant[0]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \old_grant[0]_i_7__5 
       (.I0(EXE1_Instr[7]),
        .I1(\head[6]_i_6__5_0 ),
        .I2(EXE1_Instr[6]),
        .I3(\head[6]_i_6__5_1 ),
        .O(\old_grant[0]_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[0]_i_8__5 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\old_grant[0]_i_8__5_n_0 ));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined_27
   (in_ready_packed,
    FETCH_REC_Instr_valid,
    \EXE1_Instr_reg[9]_0 ,
    EXE2_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    bb_running,
    EXE1_Instr_valid_reg_1,
    \EXE1_Instr_reg[9]_1 ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[0]_1 ,
    \EXE1_Pc_reg[2]_0 ,
    \EXE1_Pc_reg[3]_0 ,
    \EXE1_Instr_reg[4]_0 ,
    \EXE1_Pc_reg[5]_0 ,
    \EXE1_Instr_reg[6]_0 ,
    EXE1_Instr_valid_reg_2,
    EXE1_Instr_valid_reg_3,
    bb_accepts,
    \EXE1_Instr_reg[8]_0 ,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    E,
    FETCH_REC_Instr_valid_reg_0,
    curState,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ,
    \switch2channel\.ready ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ,
    content_reg_bram_0,
    EXE2_Instr_valid_reg_1,
    bbs_go,
    FETCH_REC_Instr_valid_reg_1,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__4_0 ,
    \head[6]_i_6__4_1 ,
    \head[6]_i_6__4_2 ,
    \head[6]_i_6__4_3 ,
    \head[6]_i_6__4_4 ,
    \head[6]_i_6__4_5 ,
    \head[6]_i_6__4_6 ,
    \head[6]_i_6__4_7 ,
    \EXE1_Instr_reg[0]_0 ,
    \EXE1_Instr_reg[1]_0 ,
    \EXE1_Instr_reg[2]_0 ,
    \EXE1_Instr_reg[3]_0 ,
    \EXE1_Instr_reg[4]_1 ,
    \EXE1_Instr_reg[5]_0 ,
    \EXE1_Instr_reg[6]_1 ,
    \EXE1_Instr_reg[7]_0 ,
    \EXE1_Instr_reg[8]_1 ,
    \EXE1_Instr_reg[9]_2 ,
    \EXE1_Instr_reg[10]_0 ,
    \EXE1_Instr_reg[11]_0 ,
    \EXE1_Instr_reg[12]_0 ,
    \EXE1_Instr_reg[13]_0 ,
    \EXE1_Instr_reg[14]_0 ,
    \EXE1_Instr_reg[15]_0 ,
    \FETCH_REC_Instr[15]_i_3__4 ,
    D);
  output [0:0]in_ready_packed;
  output FETCH_REC_Instr_valid;
  output \EXE1_Instr_reg[9]_0 ;
  output EXE2_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg_1;
  output \EXE1_Instr_reg[9]_1 ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[0]_1 ;
  output \EXE1_Pc_reg[2]_0 ;
  output \EXE1_Pc_reg[3]_0 ;
  output \EXE1_Instr_reg[4]_0 ;
  output \EXE1_Pc_reg[5]_0 ;
  output \EXE1_Instr_reg[6]_0 ;
  output EXE1_Instr_valid_reg_2;
  output EXE1_Instr_valid_reg_3;
  output [0:0]bb_accepts;
  output \EXE1_Instr_reg[8]_0 ;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]E;
  input FETCH_REC_Instr_valid_reg_0;
  input [0:0]curState;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ;
  input \switch2channel\.ready ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ;
  input content_reg_bram_0;
  input EXE2_Instr_valid_reg_1;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_1;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__4_0 ;
  input \head[6]_i_6__4_1 ;
  input \head[6]_i_6__4_2 ;
  input \head[6]_i_6__4_3 ;
  input \head[6]_i_6__4_4 ;
  input \head[6]_i_6__4_5 ;
  input \head[6]_i_6__4_6 ;
  input \head[6]_i_6__4_7 ;
  input \EXE1_Instr_reg[0]_0 ;
  input \EXE1_Instr_reg[1]_0 ;
  input \EXE1_Instr_reg[2]_0 ;
  input \EXE1_Instr_reg[3]_0 ;
  input \EXE1_Instr_reg[4]_1 ;
  input \EXE1_Instr_reg[5]_0 ;
  input \EXE1_Instr_reg[6]_1 ;
  input \EXE1_Instr_reg[7]_0 ;
  input \EXE1_Instr_reg[8]_1 ;
  input \EXE1_Instr_reg[9]_2 ;
  input \EXE1_Instr_reg[10]_0 ;
  input \EXE1_Instr_reg[11]_0 ;
  input \EXE1_Instr_reg[12]_0 ;
  input \EXE1_Instr_reg[13]_0 ;
  input \EXE1_Instr_reg[14]_0 ;
  input \EXE1_Instr_reg[15]_0 ;
  input \FETCH_REC_Instr[15]_i_3__4 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr_reg[0]_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[11]_0 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire \EXE1_Instr_reg[13]_0 ;
  wire \EXE1_Instr_reg[14]_0 ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[1]_0 ;
  wire \EXE1_Instr_reg[2]_0 ;
  wire \EXE1_Instr_reg[3]_0 ;
  wire \EXE1_Instr_reg[4]_0 ;
  wire \EXE1_Instr_reg[4]_1 ;
  wire \EXE1_Instr_reg[5]_0 ;
  wire \EXE1_Instr_reg[6]_0 ;
  wire \EXE1_Instr_reg[6]_1 ;
  wire \EXE1_Instr_reg[7]_0 ;
  wire \EXE1_Instr_reg[8]_0 ;
  wire \EXE1_Instr_reg[8]_1 ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire \EXE1_Instr_reg[9]_2 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire EXE1_Instr_valid_reg_3;
  wire [7:0]EXE1_Pc;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[0]_1 ;
  wire \EXE1_Pc_reg[2]_0 ;
  wire \EXE1_Pc_reg[3]_0 ;
  wire \EXE1_Pc_reg[5]_0 ;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid9_out;
  wire EXE2_Instr_valid_i_2__4_n_0;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire [7:0]EXE2_Pc;
  wire [15:0]FETCH_REC_Instr;
  wire \FETCH_REC_Instr[15]_i_3__4 ;
  wire \FETCH_REC_Instr[15]_i_5__4_n_0 ;
  wire \FETCH_REC_Instr[15]_i_6__4_n_0 ;
  wire \FETCH_REC_Instr[15]_i_7__4_n_0 ;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire arbiter_output_pc_port_n_2;
  wire arbiter_output_pc_port_n_4;
  wire arbiter_output_pc_port_n_8;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_i_37__4_n_0;
  wire content_reg_bram_0_i_39__4_n_0;
  wire content_reg_bram_0_i_40__5_n_0;
  wire content_reg_bram_0_i_41__4_n_0;
  wire content_reg_bram_0_i_42__4_n_0;
  wire content_reg_bram_0_i_43__5_n_0;
  wire content_reg_bram_0_i_44__4_n_0;
  wire content_reg_bram_0_i_45__5_n_0;
  wire content_reg_bram_0_i_46__4_n_0;
  wire content_reg_bram_0_i_47__4_n_0;
  wire content_reg_bram_0_i_48__4_n_0;
  wire content_reg_bram_0_i_49__4_n_0;
  wire content_reg_bram_0_i_50__4_n_0;
  wire content_reg_bram_0_i_51__4_n_0;
  wire content_reg_bram_0_i_52__4_n_0;
  wire content_reg_bram_0_i_55__4_n_0;
  wire content_reg_bram_0_i_56__3_n_0;
  wire content_reg_bram_0_i_57__5_n_0;
  wire content_reg_bram_0_i_58__3_n_0;
  wire content_reg_bram_0_i_59__5_n_0;
  wire content_reg_bram_0_i_60__4_n_0;
  wire [0:0]curState;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ;
  wire \head[6]_i_13__3_n_0 ;
  wire \head[6]_i_6__4_0 ;
  wire \head[6]_i_6__4_1 ;
  wire \head[6]_i_6__4_2 ;
  wire \head[6]_i_6__4_3 ;
  wire \head[6]_i_6__4_4 ;
  wire \head[6]_i_6__4_5 ;
  wire \head[6]_i_6__4_6 ;
  wire \head[6]_i_6__4_7 ;
  wire [0:0]in_ready_packed;
  wire \old_grant[0]_i_2__5_n_0 ;
  wire \old_grant[0]_i_3__4_n_0 ;
  wire \old_grant[0]_i_5__4_n_0 ;
  wire \old_grant[0]_i_6__4_n_0 ;
  wire \old_grant[0]_i_7__4_n_0 ;
  wire \old_grant[0]_i_8__4_n_0 ;
  wire \old_grant_reg[0] ;
  wire [2:0]p_0_in;
  wire p_12_in;
  wire s00_axi_aclk;
  wire [7:0]sel0;
  wire \switch2channel\.ready ;

  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(p_0_in[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(p_0_in[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(p_0_in[1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_4),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(\old_grant_reg[0] ));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[2]),
        .Q(sel0[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[0]),
        .Q(sel0[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[1]),
        .Q(sel0[1]),
        .R(\old_grant_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    EXE2_Instr_valid_i_2__4
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\old_grant[0]_i_8__4_n_0 ),
        .O(EXE2_Instr_valid_i_2__4_n_0));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_8),
        .Q(EXE2_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[0]_i_1__4 
       (.I0(FETCH_REC_Instr[0]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[0]_0 ),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[10]_i_1__4 
       (.I0(FETCH_REC_Instr[10]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[11]_i_1__4 
       (.I0(FETCH_REC_Instr[11]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[11]_0 ),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[12]_i_1__4 
       (.I0(FETCH_REC_Instr[12]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[13]_i_1__4 
       (.I0(FETCH_REC_Instr[13]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[13]_0 ),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[14]_i_1__4 
       (.I0(FETCH_REC_Instr[14]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[14]_0 ),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[15]_i_2__4 
       (.I0(FETCH_REC_Instr[15]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .O(FETCH_REC_Instr_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FETCH_REC_Instr[15]_i_5__4 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\old_grant[0]_i_2__5_n_0 ),
        .O(\FETCH_REC_Instr[15]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \FETCH_REC_Instr[15]_i_6__4 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\old_grant[0]_i_3__4_n_0 ),
        .I3(content_reg_bram_0_i_55__4_n_0),
        .O(\FETCH_REC_Instr[15]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h1313133F)) 
    \FETCH_REC_Instr[15]_i_7__4 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ),
        .I1(\switch2channel\.ready ),
        .I2(\FETCH_REC_Instr[15]_i_3__4 ),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE1_Instr_reg[9]_1 ),
        .O(\FETCH_REC_Instr[15]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[1]_i_1__4 
       (.I0(FETCH_REC_Instr[1]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[1]_0 ),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[2]_i_1__4 
       (.I0(FETCH_REC_Instr[2]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[2]_0 ),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[3]_i_1__4 
       (.I0(FETCH_REC_Instr[3]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[3]_0 ),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[4]_i_1__4 
       (.I0(FETCH_REC_Instr[4]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[4]_1 ),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[5]_i_1__4 
       (.I0(FETCH_REC_Instr[5]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[5]_0 ),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[6]_i_1__4 
       (.I0(FETCH_REC_Instr[6]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[6]_1 ),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[7]_i_1__4 
       (.I0(FETCH_REC_Instr[7]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[7]_0 ),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[8]_i_1__4 
       (.I0(FETCH_REC_Instr[8]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[8]_1 ),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[9]_i_1__4 
       (.I0(FETCH_REC_Instr[9]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[9]_2 ),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_2),
        .Q(FETCH_REC_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(FETCH_REC_has_to_save),
        .R(\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_arbiter_2_rr_28 arbiter_output_pc_port
       (.E(p_12_in),
        .\EXE1_Instr_reg[8] (EXE2_Instr_valid9_out),
        .\EXE1_Instr_reg[9] (in_ready_packed),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_3),
        .\EXE2_Instr_reg[15] (\old_grant[0]_i_2__5_n_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(arbiter_output_pc_port_n_8),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_i_2__4_n_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(arbiter_output_pc_port_n_4),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_not_stall),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_4(\FETCH_REC_Instr[15]_i_7__4_n_0 ),
        .FETCH_REC_Instr_valid_reg_5(\FETCH_REC_Instr[15]_i_6__4_n_0 ),
        .FETCH_REC_Instr_valid_reg_6(\FETCH_REC_Instr[15]_i_5__4_n_0 ),
        .Q(p_0_in),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (arbiter_output_pc_port_n_2),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (EXE2_Instr_valid_reg_0),
        .\old_grant_reg[0]_1 (\old_grant[0]_i_3__4_n_0 ),
        .s00_axi_aclk(s00_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h55555540)) 
    content_reg_bram_0_i_19__18
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(\old_grant[0]_i_2__5_n_0 ),
        .I4(\old_grant[0]_i_3__4_n_0 ),
        .O(\EXE1_Instr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    content_reg_bram_0_i_24__10
       (.I0(EXE1_Instr_valid),
        .I1(content_reg_bram_0_i_37__4_n_0),
        .I2(content_reg_bram_0),
        .I3(content_reg_bram_0_i_39__4_n_0),
        .I4(EXE2_Instr_valid_reg_1),
        .O(EXE1_Instr_valid_reg_2));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_25__10
       (.I0(EXE1_Instr[6]),
        .I1(EXE1_Pc[6]),
        .I2(content_reg_bram_0_i_40__5_n_0),
        .I3(content_reg_bram_0_i_41__4_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_42__4_n_0),
        .O(\EXE1_Instr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_26__10
       (.I0(EXE1_Pc[5]),
        .I1(content_reg_bram_0_i_43__5_n_0),
        .I2(EXE1_Instr[5]),
        .I3(content_reg_bram_0_i_41__4_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_44__4_n_0),
        .O(\EXE1_Pc_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_27__10
       (.I0(EXE1_Instr[4]),
        .I1(EXE1_Pc[4]),
        .I2(content_reg_bram_0_i_45__5_n_0),
        .I3(content_reg_bram_0_i_41__4_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_46__4_n_0),
        .O(\EXE1_Instr_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    content_reg_bram_0_i_28__10
       (.I0(content_reg_bram_0_i_47__4_n_0),
        .I1(content_reg_bram_0),
        .I2(content_reg_bram_0_i_48__4_n_0),
        .I3(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_29__10
       (.I0(EXE1_Pc[2]),
        .I1(content_reg_bram_0_i_49__4_n_0),
        .I2(EXE1_Instr[2]),
        .I3(content_reg_bram_0_i_41__4_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_50__4_n_0),
        .O(\EXE1_Pc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_30__9
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Instr[1]),
        .I3(content_reg_bram_0_i_41__4_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_51__4_n_0),
        .O(\EXE1_Pc_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3AFF00003AFF3AFF)) 
    content_reg_bram_0_i_31__9
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Instr[0]),
        .I2(content_reg_bram_0_i_41__4_n_0),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_52__4_n_0),
        .I5(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC3CCCBEEEAAAA)) 
    content_reg_bram_0_i_37__4
       (.I0(EXE1_Instr[7]),
        .I1(EXE1_Pc[7]),
        .I2(content_reg_bram_0_i_40__5_n_0),
        .I3(EXE1_Pc[6]),
        .I4(content_reg_bram_0_i_55__4_n_0),
        .I5(content_reg_bram_0_i_56__3_n_0),
        .O(content_reg_bram_0_i_37__4_n_0));
  LUT5 #(
    .INIT(32'h0087FF87)) 
    content_reg_bram_0_i_39__4
       (.I0(content_reg_bram_0_i_57__5_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(content_reg_bram_0_i_39__4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_40__5
       (.I0(EXE1_Pc[4]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Pc[3]),
        .I5(EXE1_Pc[5]),
        .O(content_reg_bram_0_i_40__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_41__4
       (.I0(\old_grant[0]_i_2__5_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .O(content_reg_bram_0_i_41__4_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_42__4
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[6] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[6]),
        .I4(content_reg_bram_0_i_57__5_n_0),
        .O(content_reg_bram_0_i_42__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_43__5
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_43__5_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_44__4
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[5] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[5]),
        .I4(content_reg_bram_0_i_58__3_n_0),
        .O(content_reg_bram_0_i_44__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_45__5
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .O(content_reg_bram_0_i_45__5_n_0));
  LUT5 #(
    .INIT(32'hAA280028)) 
    content_reg_bram_0_i_46__4
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(content_reg_bram_0_i_59__5_n_0),
        .I2(EXE2_Pc[4]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[4] ),
        .O(content_reg_bram_0_i_46__4_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF95559555)) 
    content_reg_bram_0_i_47__4
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Instr[3]),
        .I5(content_reg_bram_0_i_41__4_n_0),
        .O(content_reg_bram_0_i_47__4_n_0));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    content_reg_bram_0_i_48__4
       (.I0(\EXE2_Instr_reg_n_0_[3] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[3]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[1]),
        .I5(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_48__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_49__4
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(content_reg_bram_0_i_49__4_n_0));
  LUT6 #(
    .INIT(64'hAAAA2A8000002A80)) 
    content_reg_bram_0_i_50__4
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Pc[0]),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[2]),
        .I4(EXE2_Instr_valid_reg_0),
        .I5(\EXE2_Instr_reg_n_0_[2] ),
        .O(content_reg_bram_0_i_50__4_n_0));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    content_reg_bram_0_i_51__4
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[0]),
        .I4(\EXE2_Instr_reg_n_0_[1] ),
        .O(content_reg_bram_0_i_51__4_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_52__4
       (.I0(\EXE2_Instr_reg_n_0_[0] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_52__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h000002C2)) 
    content_reg_bram_0_i_53__3
       (.I0(content_reg_bram_0_i_60__4_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__5_n_0 ),
        .O(\EXE1_Instr_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    content_reg_bram_0_i_55__4
       (.I0(EXE1_Instr[14]),
        .I1(EXE1_Instr[13]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[15]),
        .I4(EXE1_Instr[11]),
        .O(content_reg_bram_0_i_55__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    content_reg_bram_0_i_56__3
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .O(content_reg_bram_0_i_56__3_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_57__5
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .I4(EXE2_Pc[4]),
        .I5(EXE2_Pc[5]),
        .O(content_reg_bram_0_i_57__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_58__3
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_58__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_59__5
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_59__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    content_reg_bram_0_i_60__4
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__4_n_0 ),
        .I2(\old_grant[0]_i_6__4_n_0 ),
        .I3(\old_grant[0]_i_5__4_n_0 ),
        .O(content_reg_bram_0_i_60__4_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cur_state[0]_i_9 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(EXE1_Instr_valid),
        .I2(EXE2_Instr_valid),
        .I3(FETCH_REC_Instr_valid),
        .O(EXE1_Instr_valid_reg_1));
  LUT6 #(
    .INIT(64'h000000000000F002)) 
    \cur_state[2]_i_9 
       (.I0(\cur_state[1]_i_2 ),
        .I1(\cur_state[1]_i_2_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__5_n_0 ),
        .I5(p_0_in[0]),
        .O(bb_accepts));
  LUT6 #(
    .INIT(64'hAAFEAAAAFEFFFEFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114 
       (.I0(EXE1_Instr_valid_reg_1),
        .I1(\EXE1_Instr_reg[9]_1 ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 ),
        .I4(\switch2channel\.ready ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_0 ),
        .O(bb_running));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \head[6]_i_13__3 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(\old_grant[0]_i_2__5_n_0 ),
        .O(\head[6]_i_13__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \head[6]_i_6__4 
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__4_n_0 ),
        .I2(\old_grant[0]_i_6__4_n_0 ),
        .I3(\old_grant[0]_i_5__4_n_0 ),
        .I4(p_0_in[0]),
        .I5(\head[6]_i_13__3_n_0 ),
        .O(\EXE1_Instr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \old_grant[0]_i_2__5 
       (.I0(EXE1_Instr[11]),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[14]),
        .I5(EXE1_Instr_valid),
        .O(\old_grant[0]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \old_grant[0]_i_3__4 
       (.I0(p_0_in[0]),
        .I1(\old_grant[0]_i_5__4_n_0 ),
        .I2(\old_grant[0]_i_6__4_n_0 ),
        .I3(\old_grant[0]_i_7__4_n_0 ),
        .I4(p_0_in[1]),
        .O(\old_grant[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \old_grant[0]_i_4__4 
       (.I0(EXE2_Instr_valid),
        .I1(\old_grant[0]_i_8__4_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(EXE2_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_5__4 
       (.I0(EXE1_Instr[0]),
        .I1(\head[6]_i_6__4_2 ),
        .I2(\head[6]_i_6__4_3 ),
        .I3(EXE1_Instr[1]),
        .I4(\head[6]_i_6__4_4 ),
        .I5(EXE1_Instr[2]),
        .O(\old_grant[0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_6__4 
       (.I0(EXE1_Instr[3]),
        .I1(\head[6]_i_6__4_5 ),
        .I2(\head[6]_i_6__4_6 ),
        .I3(EXE1_Instr[4]),
        .I4(\head[6]_i_6__4_7 ),
        .I5(EXE1_Instr[5]),
        .O(\old_grant[0]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \old_grant[0]_i_7__4 
       (.I0(EXE1_Instr[7]),
        .I1(\head[6]_i_6__4_0 ),
        .I2(EXE1_Instr[6]),
        .I3(\head[6]_i_6__4_1 ),
        .O(\old_grant[0]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[0]_i_8__4 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\old_grant[0]_i_8__4_n_0 ));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined_40
   (in_ready_packed,
    FETCH_REC_Instr_valid,
    \EXE1_Instr_reg[9]_0 ,
    EXE2_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    bb_running,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[0]_1 ,
    \EXE1_Pc_reg[2]_0 ,
    \EXE1_Pc_reg[3]_0 ,
    \EXE1_Instr_reg[4]_0 ,
    \EXE1_Pc_reg[5]_0 ,
    \EXE1_Instr_reg[6]_0 ,
    EXE1_Instr_valid_reg_1,
    EXE1_Instr_valid_reg_2,
    \EXE1_Instr_reg[9]_1 ,
    bb_accepts,
    \EXE1_Instr_reg[8]_0 ,
    EXE1_Instr_valid_reg_3,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    E,
    FETCH_REC_Instr_valid_reg_0,
    curState,
    FETCH_REC_Instr_valid_reg_1,
    \cur_state[0]_i_3 ,
    content_reg_bram_0,
    EXE2_Instr_valid_reg_1,
    bbs_go,
    \cur_state[1]_i_2 ,
    \cur_state[1]_i_2_0 ,
    \head[6]_i_6__3_0 ,
    \head[6]_i_6__3_1 ,
    \head[6]_i_6__3_2 ,
    \head[6]_i_6__3_3 ,
    \head[6]_i_6__3_4 ,
    \head[6]_i_6__3_5 ,
    \head[6]_i_6__3_6 ,
    \head[6]_i_6__3_7 ,
    \EXE1_Instr_reg[0]_0 ,
    \EXE1_Instr_reg[1]_0 ,
    \EXE1_Instr_reg[2]_0 ,
    \EXE1_Instr_reg[3]_0 ,
    \EXE1_Instr_reg[4]_1 ,
    \EXE1_Instr_reg[5]_0 ,
    \EXE1_Instr_reg[6]_1 ,
    \EXE1_Instr_reg[7]_0 ,
    \EXE1_Instr_reg[8]_1 ,
    \EXE1_Instr_reg[9]_2 ,
    \EXE1_Instr_reg[10]_0 ,
    \EXE1_Instr_reg[11]_0 ,
    \EXE1_Instr_reg[12]_0 ,
    \EXE1_Instr_reg[13]_0 ,
    \EXE1_Instr_reg[14]_0 ,
    \EXE1_Instr_reg[15]_0 ,
    \FETCH_REC_Instr[15]_i_3__3 ,
    \switch2channel\.ready ,
    \FETCH_REC_Instr[15]_i_3__3_0 ,
    D);
  output [0:0]in_ready_packed;
  output FETCH_REC_Instr_valid;
  output \EXE1_Instr_reg[9]_0 ;
  output EXE2_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output [0:0]bb_running;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[0]_1 ;
  output \EXE1_Pc_reg[2]_0 ;
  output \EXE1_Pc_reg[3]_0 ;
  output \EXE1_Instr_reg[4]_0 ;
  output \EXE1_Pc_reg[5]_0 ;
  output \EXE1_Instr_reg[6]_0 ;
  output EXE1_Instr_valid_reg_1;
  output EXE1_Instr_valid_reg_2;
  output \EXE1_Instr_reg[9]_1 ;
  output [0:0]bb_accepts;
  output \EXE1_Instr_reg[8]_0 ;
  output EXE1_Instr_valid_reg_3;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]E;
  input FETCH_REC_Instr_valid_reg_0;
  input [0:0]curState;
  input FETCH_REC_Instr_valid_reg_1;
  input \cur_state[0]_i_3 ;
  input content_reg_bram_0;
  input EXE2_Instr_valid_reg_1;
  input bbs_go;
  input \cur_state[1]_i_2 ;
  input \cur_state[1]_i_2_0 ;
  input \head[6]_i_6__3_0 ;
  input \head[6]_i_6__3_1 ;
  input \head[6]_i_6__3_2 ;
  input \head[6]_i_6__3_3 ;
  input \head[6]_i_6__3_4 ;
  input \head[6]_i_6__3_5 ;
  input \head[6]_i_6__3_6 ;
  input \head[6]_i_6__3_7 ;
  input \EXE1_Instr_reg[0]_0 ;
  input \EXE1_Instr_reg[1]_0 ;
  input \EXE1_Instr_reg[2]_0 ;
  input \EXE1_Instr_reg[3]_0 ;
  input \EXE1_Instr_reg[4]_1 ;
  input \EXE1_Instr_reg[5]_0 ;
  input \EXE1_Instr_reg[6]_1 ;
  input \EXE1_Instr_reg[7]_0 ;
  input \EXE1_Instr_reg[8]_1 ;
  input \EXE1_Instr_reg[9]_2 ;
  input \EXE1_Instr_reg[10]_0 ;
  input \EXE1_Instr_reg[11]_0 ;
  input \EXE1_Instr_reg[12]_0 ;
  input \EXE1_Instr_reg[13]_0 ;
  input \EXE1_Instr_reg[14]_0 ;
  input \EXE1_Instr_reg[15]_0 ;
  input \FETCH_REC_Instr[15]_i_3__3 ;
  input \switch2channel\.ready ;
  input \FETCH_REC_Instr[15]_i_3__3_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr_reg[0]_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[11]_0 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire \EXE1_Instr_reg[13]_0 ;
  wire \EXE1_Instr_reg[14]_0 ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[1]_0 ;
  wire \EXE1_Instr_reg[2]_0 ;
  wire \EXE1_Instr_reg[3]_0 ;
  wire \EXE1_Instr_reg[4]_0 ;
  wire \EXE1_Instr_reg[4]_1 ;
  wire \EXE1_Instr_reg[5]_0 ;
  wire \EXE1_Instr_reg[6]_0 ;
  wire \EXE1_Instr_reg[6]_1 ;
  wire \EXE1_Instr_reg[7]_0 ;
  wire \EXE1_Instr_reg[8]_0 ;
  wire \EXE1_Instr_reg[8]_1 ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire \EXE1_Instr_reg[9]_2 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire EXE1_Instr_valid_reg_3;
  wire [7:0]EXE1_Pc;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[0]_1 ;
  wire \EXE1_Pc_reg[2]_0 ;
  wire \EXE1_Pc_reg[3]_0 ;
  wire \EXE1_Pc_reg[5]_0 ;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid9_out;
  wire EXE2_Instr_valid_i_2__3_n_0;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire [7:0]EXE2_Pc;
  wire [15:0]FETCH_REC_Instr;
  wire \FETCH_REC_Instr[15]_i_3__3 ;
  wire \FETCH_REC_Instr[15]_i_3__3_0 ;
  wire \FETCH_REC_Instr[15]_i_5__3_n_0 ;
  wire \FETCH_REC_Instr[15]_i_6__3_n_0 ;
  wire \FETCH_REC_Instr[15]_i_7__3_n_0 ;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire arbiter_output_pc_port_n_2;
  wire arbiter_output_pc_port_n_4;
  wire arbiter_output_pc_port_n_8;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_i_37__3_n_0;
  wire content_reg_bram_0_i_39__3_n_0;
  wire content_reg_bram_0_i_40__4_n_0;
  wire content_reg_bram_0_i_41__3_n_0;
  wire content_reg_bram_0_i_42__3_n_0;
  wire content_reg_bram_0_i_43__4_n_0;
  wire content_reg_bram_0_i_44__3_n_0;
  wire content_reg_bram_0_i_45__4_n_0;
  wire content_reg_bram_0_i_46__3_n_0;
  wire content_reg_bram_0_i_47__3_n_0;
  wire content_reg_bram_0_i_48__3_n_0;
  wire content_reg_bram_0_i_49__3_n_0;
  wire content_reg_bram_0_i_50__3_n_0;
  wire content_reg_bram_0_i_51__3_n_0;
  wire content_reg_bram_0_i_52__3_n_0;
  wire content_reg_bram_0_i_55__3_n_0;
  wire content_reg_bram_0_i_56__2_n_0;
  wire content_reg_bram_0_i_57__4_n_0;
  wire content_reg_bram_0_i_58__2_n_0;
  wire content_reg_bram_0_i_59__4_n_0;
  wire content_reg_bram_0_i_60__3_n_0;
  wire [0:0]curState;
  wire \cur_state[0]_i_3 ;
  wire \cur_state[1]_i_2 ;
  wire \cur_state[1]_i_2_0 ;
  wire \head[6]_i_13__2_n_0 ;
  wire \head[6]_i_6__3_0 ;
  wire \head[6]_i_6__3_1 ;
  wire \head[6]_i_6__3_2 ;
  wire \head[6]_i_6__3_3 ;
  wire \head[6]_i_6__3_4 ;
  wire \head[6]_i_6__3_5 ;
  wire \head[6]_i_6__3_6 ;
  wire \head[6]_i_6__3_7 ;
  wire [0:0]in_ready_packed;
  wire \old_grant[0]_i_2__4_n_0 ;
  wire \old_grant[0]_i_3__3_n_0 ;
  wire \old_grant[0]_i_5__3_n_0 ;
  wire \old_grant[0]_i_6__3_n_0 ;
  wire \old_grant[0]_i_7__3_n_0 ;
  wire \old_grant[0]_i_8__3_n_0 ;
  wire \old_grant_reg[0] ;
  wire [2:0]p_0_in;
  wire p_12_in;
  wire s00_axi_aclk;
  wire [7:0]sel0;
  wire \switch2channel\.ready ;

  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(p_0_in[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(p_0_in[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(p_0_in[1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_4),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(\old_grant_reg[0] ));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[2]),
        .Q(sel0[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[0]),
        .Q(sel0[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[1]),
        .Q(sel0[1]),
        .R(\old_grant_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    EXE2_Instr_valid_i_2__3
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\old_grant[0]_i_8__3_n_0 ),
        .O(EXE2_Instr_valid_i_2__3_n_0));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_8),
        .Q(EXE2_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[0]_i_1__3 
       (.I0(FETCH_REC_Instr[0]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[0]_0 ),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[10]_i_1__3 
       (.I0(FETCH_REC_Instr[10]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[11]_i_1__3 
       (.I0(FETCH_REC_Instr[11]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[11]_0 ),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[12]_i_1__3 
       (.I0(FETCH_REC_Instr[12]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[13]_i_1__3 
       (.I0(FETCH_REC_Instr[13]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[13]_0 ),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[14]_i_1__3 
       (.I0(FETCH_REC_Instr[14]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[14]_0 ),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[15]_i_2__3 
       (.I0(FETCH_REC_Instr[15]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .O(FETCH_REC_Instr_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FETCH_REC_Instr[15]_i_5__3 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\old_grant[0]_i_2__4_n_0 ),
        .O(\FETCH_REC_Instr[15]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \FETCH_REC_Instr[15]_i_6__3 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\old_grant[0]_i_3__3_n_0 ),
        .I3(content_reg_bram_0_i_55__3_n_0),
        .O(\FETCH_REC_Instr[15]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h1313133F)) 
    \FETCH_REC_Instr[15]_i_7__3 
       (.I0(\FETCH_REC_Instr[15]_i_3__3 ),
        .I1(\switch2channel\.ready ),
        .I2(\FETCH_REC_Instr[15]_i_3__3_0 ),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE1_Instr_reg[9]_1 ),
        .O(\FETCH_REC_Instr[15]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[1]_i_1__3 
       (.I0(FETCH_REC_Instr[1]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[1]_0 ),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[2]_i_1__3 
       (.I0(FETCH_REC_Instr[2]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[2]_0 ),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[3]_i_1__3 
       (.I0(FETCH_REC_Instr[3]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[3]_0 ),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[4]_i_1__3 
       (.I0(FETCH_REC_Instr[4]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[4]_1 ),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[5]_i_1__3 
       (.I0(FETCH_REC_Instr[5]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[5]_0 ),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[6]_i_1__3 
       (.I0(FETCH_REC_Instr[6]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[6]_1 ),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[7]_i_1__3 
       (.I0(FETCH_REC_Instr[7]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[7]_0 ),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[8]_i_1__3 
       (.I0(FETCH_REC_Instr[8]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[8]_1 ),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[9]_i_1__3 
       (.I0(FETCH_REC_Instr[9]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[9]_2 ),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_2),
        .Q(FETCH_REC_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(FETCH_REC_has_to_save),
        .R(\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_arbiter_2_rr_41 arbiter_output_pc_port
       (.E(p_12_in),
        .\EXE1_Instr_reg[8] (EXE2_Instr_valid9_out),
        .\EXE1_Instr_reg[9] (in_ready_packed),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_2),
        .\EXE2_Instr_reg[15] (\old_grant[0]_i_2__4_n_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(arbiter_output_pc_port_n_8),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_i_2__3_n_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(arbiter_output_pc_port_n_4),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_not_stall),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_4(\FETCH_REC_Instr[15]_i_7__3_n_0 ),
        .FETCH_REC_Instr_valid_reg_5(\FETCH_REC_Instr[15]_i_6__3_n_0 ),
        .FETCH_REC_Instr_valid_reg_6(\FETCH_REC_Instr[15]_i_5__3_n_0 ),
        .Q(p_0_in),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (arbiter_output_pc_port_n_2),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (EXE2_Instr_valid_reg_0),
        .\old_grant_reg[0]_1 (\old_grant[0]_i_3__3_n_0 ),
        .s00_axi_aclk(s00_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h55555540)) 
    content_reg_bram_0_i_19__16
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(\old_grant[0]_i_2__4_n_0 ),
        .I4(\old_grant[0]_i_3__3_n_0 ),
        .O(\EXE1_Instr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    content_reg_bram_0_i_24__8
       (.I0(EXE1_Instr_valid),
        .I1(content_reg_bram_0_i_37__3_n_0),
        .I2(content_reg_bram_0),
        .I3(content_reg_bram_0_i_39__3_n_0),
        .I4(EXE2_Instr_valid_reg_1),
        .O(EXE1_Instr_valid_reg_1));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_25__8
       (.I0(EXE1_Instr[6]),
        .I1(EXE1_Pc[6]),
        .I2(content_reg_bram_0_i_40__4_n_0),
        .I3(content_reg_bram_0_i_41__3_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_42__3_n_0),
        .O(\EXE1_Instr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_26__8
       (.I0(EXE1_Pc[5]),
        .I1(content_reg_bram_0_i_43__4_n_0),
        .I2(EXE1_Instr[5]),
        .I3(content_reg_bram_0_i_41__3_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_44__3_n_0),
        .O(\EXE1_Pc_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_27__8
       (.I0(EXE1_Instr[4]),
        .I1(EXE1_Pc[4]),
        .I2(content_reg_bram_0_i_45__4_n_0),
        .I3(content_reg_bram_0_i_41__3_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_46__3_n_0),
        .O(\EXE1_Instr_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    content_reg_bram_0_i_28__8
       (.I0(content_reg_bram_0_i_47__3_n_0),
        .I1(content_reg_bram_0),
        .I2(content_reg_bram_0_i_48__3_n_0),
        .I3(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_29__8
       (.I0(EXE1_Pc[2]),
        .I1(content_reg_bram_0_i_49__3_n_0),
        .I2(EXE1_Instr[2]),
        .I3(content_reg_bram_0_i_41__3_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_50__3_n_0),
        .O(\EXE1_Pc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_30__7
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Instr[1]),
        .I3(content_reg_bram_0_i_41__3_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_51__3_n_0),
        .O(\EXE1_Pc_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3AFF00003AFF3AFF)) 
    content_reg_bram_0_i_31__7
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Instr[0]),
        .I2(content_reg_bram_0_i_41__3_n_0),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_52__3_n_0),
        .I5(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC3CCCBEEEAAAA)) 
    content_reg_bram_0_i_37__3
       (.I0(EXE1_Instr[7]),
        .I1(EXE1_Pc[7]),
        .I2(content_reg_bram_0_i_40__4_n_0),
        .I3(EXE1_Pc[6]),
        .I4(content_reg_bram_0_i_55__3_n_0),
        .I5(content_reg_bram_0_i_56__2_n_0),
        .O(content_reg_bram_0_i_37__3_n_0));
  LUT5 #(
    .INIT(32'h0087FF87)) 
    content_reg_bram_0_i_39__3
       (.I0(content_reg_bram_0_i_57__4_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(content_reg_bram_0_i_39__3_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_40__4
       (.I0(EXE1_Pc[4]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Pc[3]),
        .I5(EXE1_Pc[5]),
        .O(content_reg_bram_0_i_40__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_41__3
       (.I0(\old_grant[0]_i_2__4_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .O(content_reg_bram_0_i_41__3_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_42__3
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[6] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[6]),
        .I4(content_reg_bram_0_i_57__4_n_0),
        .O(content_reg_bram_0_i_42__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_43__4
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_43__4_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_44__3
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[5] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[5]),
        .I4(content_reg_bram_0_i_58__2_n_0),
        .O(content_reg_bram_0_i_44__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_45__4
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .O(content_reg_bram_0_i_45__4_n_0));
  LUT5 #(
    .INIT(32'hAA280028)) 
    content_reg_bram_0_i_46__3
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(content_reg_bram_0_i_59__4_n_0),
        .I2(EXE2_Pc[4]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[4] ),
        .O(content_reg_bram_0_i_46__3_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF95559555)) 
    content_reg_bram_0_i_47__3
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Instr[3]),
        .I5(content_reg_bram_0_i_41__3_n_0),
        .O(content_reg_bram_0_i_47__3_n_0));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    content_reg_bram_0_i_48__3
       (.I0(\EXE2_Instr_reg_n_0_[3] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[3]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[1]),
        .I5(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_48__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_49__3
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(content_reg_bram_0_i_49__3_n_0));
  LUT6 #(
    .INIT(64'hAAAA2A8000002A80)) 
    content_reg_bram_0_i_50__3
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Pc[0]),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[2]),
        .I4(EXE2_Instr_valid_reg_0),
        .I5(\EXE2_Instr_reg_n_0_[2] ),
        .O(content_reg_bram_0_i_50__3_n_0));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    content_reg_bram_0_i_51__3
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[0]),
        .I4(\EXE2_Instr_reg_n_0_[1] ),
        .O(content_reg_bram_0_i_51__3_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_52__3
       (.I0(\EXE2_Instr_reg_n_0_[0] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_52__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h000002C2)) 
    content_reg_bram_0_i_53__2
       (.I0(content_reg_bram_0_i_60__3_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__4_n_0 ),
        .O(\EXE1_Instr_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    content_reg_bram_0_i_55__3
       (.I0(EXE1_Instr[14]),
        .I1(EXE1_Instr[13]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[15]),
        .I4(EXE1_Instr[11]),
        .O(content_reg_bram_0_i_55__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    content_reg_bram_0_i_56__2
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .O(content_reg_bram_0_i_56__2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_57__4
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .I4(EXE2_Pc[4]),
        .I5(EXE2_Pc[5]),
        .O(content_reg_bram_0_i_57__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_58__2
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_58__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_59__4
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_59__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    content_reg_bram_0_i_60__3
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__3_n_0 ),
        .I2(\old_grant[0]_i_6__3_n_0 ),
        .I3(\old_grant[0]_i_5__3_n_0 ),
        .O(content_reg_bram_0_i_60__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \cur_state[0]_i_7 
       (.I0(FETCH_REC_Instr_valid),
        .I1(EXE2_Instr_valid),
        .I2(EXE1_Instr_valid),
        .I3(FETCH_REC_Instr_valid_reg_1),
        .I4(\cur_state[0]_i_3 ),
        .O(bb_running));
  LUT6 #(
    .INIT(64'h000000000000F002)) 
    \cur_state[2]_i_10 
       (.I0(\cur_state[1]_i_2 ),
        .I1(\cur_state[1]_i_2_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__4_n_0 ),
        .I5(p_0_in[0]),
        .O(bb_accepts));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_115 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(EXE1_Instr_valid),
        .I2(EXE2_Instr_valid),
        .I3(FETCH_REC_Instr_valid),
        .O(EXE1_Instr_valid_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \head[6]_i_13__2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(\old_grant[0]_i_2__4_n_0 ),
        .O(\head[6]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \head[6]_i_6__3 
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__3_n_0 ),
        .I2(\old_grant[0]_i_6__3_n_0 ),
        .I3(\old_grant[0]_i_5__3_n_0 ),
        .I4(p_0_in[0]),
        .I5(\head[6]_i_13__2_n_0 ),
        .O(\EXE1_Instr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \old_grant[0]_i_2__4 
       (.I0(EXE1_Instr[11]),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[14]),
        .I5(EXE1_Instr_valid),
        .O(\old_grant[0]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \old_grant[0]_i_3__3 
       (.I0(p_0_in[0]),
        .I1(\old_grant[0]_i_5__3_n_0 ),
        .I2(\old_grant[0]_i_6__3_n_0 ),
        .I3(\old_grant[0]_i_7__3_n_0 ),
        .I4(p_0_in[1]),
        .O(\old_grant[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \old_grant[0]_i_4__3 
       (.I0(EXE2_Instr_valid),
        .I1(\old_grant[0]_i_8__3_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(EXE2_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_5__3 
       (.I0(EXE1_Instr[0]),
        .I1(\head[6]_i_6__3_2 ),
        .I2(\head[6]_i_6__3_3 ),
        .I3(EXE1_Instr[1]),
        .I4(\head[6]_i_6__3_4 ),
        .I5(EXE1_Instr[2]),
        .O(\old_grant[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_6__3 
       (.I0(EXE1_Instr[3]),
        .I1(\head[6]_i_6__3_5 ),
        .I2(\head[6]_i_6__3_6 ),
        .I3(EXE1_Instr[4]),
        .I4(\head[6]_i_6__3_7 ),
        .I5(EXE1_Instr[5]),
        .O(\old_grant[0]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \old_grant[0]_i_7__3 
       (.I0(EXE1_Instr[7]),
        .I1(\head[6]_i_6__3_0 ),
        .I2(EXE1_Instr[6]),
        .I3(\head[6]_i_6__3_1 ),
        .O(\old_grant[0]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[0]_i_8__3 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\old_grant[0]_i_8__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined_53
   (in_ready_packed,
    FETCH_REC_Instr_valid,
    \EXE1_Instr_reg[9]_0 ,
    EXE2_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    bb_running,
    EXE1_Instr_valid_reg_1,
    \EXE1_Instr_reg[9]_1 ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[0]_1 ,
    \EXE1_Pc_reg[2]_0 ,
    \EXE1_Pc_reg[3]_0 ,
    \EXE1_Instr_reg[4]_0 ,
    \EXE1_Pc_reg[5]_0 ,
    \EXE1_Instr_reg[6]_0 ,
    EXE1_Instr_valid_reg_2,
    EXE1_Instr_valid_reg_3,
    bb_accepts,
    \EXE1_Instr_reg[8]_0 ,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    E,
    FETCH_REC_Instr_valid_reg_0,
    curState,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ,
    \switch2channel\.ready ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ,
    content_reg_bram_0,
    EXE2_Instr_valid_reg_1,
    bbs_go,
    FETCH_REC_Instr_valid_reg_1,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__2_0 ,
    \head[6]_i_6__2_1 ,
    \head[6]_i_6__2_2 ,
    \head[6]_i_6__2_3 ,
    \head[6]_i_6__2_4 ,
    \head[6]_i_6__2_5 ,
    \head[6]_i_6__2_6 ,
    \head[6]_i_6__2_7 ,
    \EXE1_Instr_reg[0]_0 ,
    \EXE1_Instr_reg[1]_0 ,
    \EXE1_Instr_reg[2]_0 ,
    \EXE1_Instr_reg[3]_0 ,
    \EXE1_Instr_reg[4]_1 ,
    \EXE1_Instr_reg[5]_0 ,
    \EXE1_Instr_reg[6]_1 ,
    \EXE1_Instr_reg[7]_0 ,
    \EXE1_Instr_reg[8]_1 ,
    \EXE1_Instr_reg[9]_2 ,
    \EXE1_Instr_reg[10]_0 ,
    \EXE1_Instr_reg[11]_0 ,
    \EXE1_Instr_reg[12]_0 ,
    \EXE1_Instr_reg[13]_0 ,
    \EXE1_Instr_reg[14]_0 ,
    \EXE1_Instr_reg[15]_0 ,
    \FETCH_REC_Instr[15]_i_3__2 ,
    D);
  output [0:0]in_ready_packed;
  output FETCH_REC_Instr_valid;
  output \EXE1_Instr_reg[9]_0 ;
  output EXE2_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg_1;
  output \EXE1_Instr_reg[9]_1 ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[0]_1 ;
  output \EXE1_Pc_reg[2]_0 ;
  output \EXE1_Pc_reg[3]_0 ;
  output \EXE1_Instr_reg[4]_0 ;
  output \EXE1_Pc_reg[5]_0 ;
  output \EXE1_Instr_reg[6]_0 ;
  output EXE1_Instr_valid_reg_2;
  output EXE1_Instr_valid_reg_3;
  output [0:0]bb_accepts;
  output \EXE1_Instr_reg[8]_0 ;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]E;
  input FETCH_REC_Instr_valid_reg_0;
  input [0:0]curState;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ;
  input \switch2channel\.ready ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ;
  input content_reg_bram_0;
  input EXE2_Instr_valid_reg_1;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_1;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__2_0 ;
  input \head[6]_i_6__2_1 ;
  input \head[6]_i_6__2_2 ;
  input \head[6]_i_6__2_3 ;
  input \head[6]_i_6__2_4 ;
  input \head[6]_i_6__2_5 ;
  input \head[6]_i_6__2_6 ;
  input \head[6]_i_6__2_7 ;
  input \EXE1_Instr_reg[0]_0 ;
  input \EXE1_Instr_reg[1]_0 ;
  input \EXE1_Instr_reg[2]_0 ;
  input \EXE1_Instr_reg[3]_0 ;
  input \EXE1_Instr_reg[4]_1 ;
  input \EXE1_Instr_reg[5]_0 ;
  input \EXE1_Instr_reg[6]_1 ;
  input \EXE1_Instr_reg[7]_0 ;
  input \EXE1_Instr_reg[8]_1 ;
  input \EXE1_Instr_reg[9]_2 ;
  input \EXE1_Instr_reg[10]_0 ;
  input \EXE1_Instr_reg[11]_0 ;
  input \EXE1_Instr_reg[12]_0 ;
  input \EXE1_Instr_reg[13]_0 ;
  input \EXE1_Instr_reg[14]_0 ;
  input \EXE1_Instr_reg[15]_0 ;
  input \FETCH_REC_Instr[15]_i_3__2 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr_reg[0]_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[11]_0 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire \EXE1_Instr_reg[13]_0 ;
  wire \EXE1_Instr_reg[14]_0 ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[1]_0 ;
  wire \EXE1_Instr_reg[2]_0 ;
  wire \EXE1_Instr_reg[3]_0 ;
  wire \EXE1_Instr_reg[4]_0 ;
  wire \EXE1_Instr_reg[4]_1 ;
  wire \EXE1_Instr_reg[5]_0 ;
  wire \EXE1_Instr_reg[6]_0 ;
  wire \EXE1_Instr_reg[6]_1 ;
  wire \EXE1_Instr_reg[7]_0 ;
  wire \EXE1_Instr_reg[8]_0 ;
  wire \EXE1_Instr_reg[8]_1 ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire \EXE1_Instr_reg[9]_2 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire EXE1_Instr_valid_reg_3;
  wire [7:0]EXE1_Pc;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[0]_1 ;
  wire \EXE1_Pc_reg[2]_0 ;
  wire \EXE1_Pc_reg[3]_0 ;
  wire \EXE1_Pc_reg[5]_0 ;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid9_out;
  wire EXE2_Instr_valid_i_2__2_n_0;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire [7:0]EXE2_Pc;
  wire [15:0]FETCH_REC_Instr;
  wire \FETCH_REC_Instr[15]_i_3__2 ;
  wire \FETCH_REC_Instr[15]_i_5__2_n_0 ;
  wire \FETCH_REC_Instr[15]_i_6__2_n_0 ;
  wire \FETCH_REC_Instr[15]_i_7__2_n_0 ;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire arbiter_output_pc_port_n_2;
  wire arbiter_output_pc_port_n_4;
  wire arbiter_output_pc_port_n_8;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_i_37__2_n_0;
  wire content_reg_bram_0_i_39__2_n_0;
  wire content_reg_bram_0_i_40__3_n_0;
  wire content_reg_bram_0_i_41__2_n_0;
  wire content_reg_bram_0_i_42__2_n_0;
  wire content_reg_bram_0_i_43__3_n_0;
  wire content_reg_bram_0_i_44__2_n_0;
  wire content_reg_bram_0_i_45__3_n_0;
  wire content_reg_bram_0_i_46__2_n_0;
  wire content_reg_bram_0_i_47__2_n_0;
  wire content_reg_bram_0_i_48__2_n_0;
  wire content_reg_bram_0_i_49__2_n_0;
  wire content_reg_bram_0_i_50__2_n_0;
  wire content_reg_bram_0_i_51__2_n_0;
  wire content_reg_bram_0_i_52__2_n_0;
  wire content_reg_bram_0_i_55__2_n_0;
  wire content_reg_bram_0_i_56__1_n_0;
  wire content_reg_bram_0_i_57__3_n_0;
  wire content_reg_bram_0_i_58__1_n_0;
  wire content_reg_bram_0_i_59__3_n_0;
  wire content_reg_bram_0_i_60__2_n_0;
  wire [0:0]curState;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ;
  wire \head[6]_i_13__1_n_0 ;
  wire \head[6]_i_6__2_0 ;
  wire \head[6]_i_6__2_1 ;
  wire \head[6]_i_6__2_2 ;
  wire \head[6]_i_6__2_3 ;
  wire \head[6]_i_6__2_4 ;
  wire \head[6]_i_6__2_5 ;
  wire \head[6]_i_6__2_6 ;
  wire \head[6]_i_6__2_7 ;
  wire [0:0]in_ready_packed;
  wire \old_grant[0]_i_2__3_n_0 ;
  wire \old_grant[0]_i_3__2_n_0 ;
  wire \old_grant[0]_i_5__2_n_0 ;
  wire \old_grant[0]_i_6__2_n_0 ;
  wire \old_grant[0]_i_7__2_n_0 ;
  wire \old_grant[0]_i_8__2_n_0 ;
  wire \old_grant_reg[0] ;
  wire [2:0]p_0_in;
  wire p_12_in;
  wire s00_axi_aclk;
  wire [7:0]sel0;
  wire \switch2channel\.ready ;

  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(p_0_in[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(p_0_in[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(p_0_in[1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_4),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(\old_grant_reg[0] ));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[2]),
        .Q(sel0[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[0]),
        .Q(sel0[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[1]),
        .Q(sel0[1]),
        .R(\old_grant_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    EXE2_Instr_valid_i_2__2
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\old_grant[0]_i_8__2_n_0 ),
        .O(EXE2_Instr_valid_i_2__2_n_0));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_8),
        .Q(EXE2_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[0]_i_1__2 
       (.I0(FETCH_REC_Instr[0]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[0]_0 ),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[10]_i_1__2 
       (.I0(FETCH_REC_Instr[10]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[11]_i_1__2 
       (.I0(FETCH_REC_Instr[11]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[11]_0 ),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[12]_i_1__2 
       (.I0(FETCH_REC_Instr[12]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[13]_i_1__2 
       (.I0(FETCH_REC_Instr[13]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[13]_0 ),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[14]_i_1__2 
       (.I0(FETCH_REC_Instr[14]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[14]_0 ),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[15]_i_2__2 
       (.I0(FETCH_REC_Instr[15]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .O(FETCH_REC_Instr_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FETCH_REC_Instr[15]_i_5__2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\old_grant[0]_i_2__3_n_0 ),
        .O(\FETCH_REC_Instr[15]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \FETCH_REC_Instr[15]_i_6__2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\old_grant[0]_i_3__2_n_0 ),
        .I3(content_reg_bram_0_i_55__2_n_0),
        .O(\FETCH_REC_Instr[15]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h1313133F)) 
    \FETCH_REC_Instr[15]_i_7__2 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ),
        .I1(\switch2channel\.ready ),
        .I2(\FETCH_REC_Instr[15]_i_3__2 ),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE1_Instr_reg[9]_1 ),
        .O(\FETCH_REC_Instr[15]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[1]_i_1__2 
       (.I0(FETCH_REC_Instr[1]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[1]_0 ),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[2]_i_1__2 
       (.I0(FETCH_REC_Instr[2]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[2]_0 ),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[3]_i_1__2 
       (.I0(FETCH_REC_Instr[3]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[3]_0 ),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[4]_i_1__2 
       (.I0(FETCH_REC_Instr[4]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[4]_1 ),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[5]_i_1__2 
       (.I0(FETCH_REC_Instr[5]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[5]_0 ),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[6]_i_1__2 
       (.I0(FETCH_REC_Instr[6]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[6]_1 ),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[7]_i_1__2 
       (.I0(FETCH_REC_Instr[7]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[7]_0 ),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[8]_i_1__2 
       (.I0(FETCH_REC_Instr[8]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[8]_1 ),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[9]_i_1__2 
       (.I0(FETCH_REC_Instr[9]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[9]_2 ),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_2),
        .Q(FETCH_REC_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(FETCH_REC_has_to_save),
        .R(\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_arbiter_2_rr_54 arbiter_output_pc_port
       (.E(p_12_in),
        .\EXE1_Instr_reg[8] (EXE2_Instr_valid9_out),
        .\EXE1_Instr_reg[9] (in_ready_packed),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_3),
        .\EXE2_Instr_reg[15] (\old_grant[0]_i_2__3_n_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(arbiter_output_pc_port_n_8),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_i_2__2_n_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(arbiter_output_pc_port_n_4),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_not_stall),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_4(\FETCH_REC_Instr[15]_i_7__2_n_0 ),
        .FETCH_REC_Instr_valid_reg_5(\FETCH_REC_Instr[15]_i_6__2_n_0 ),
        .FETCH_REC_Instr_valid_reg_6(\FETCH_REC_Instr[15]_i_5__2_n_0 ),
        .Q(p_0_in),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (arbiter_output_pc_port_n_2),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (EXE2_Instr_valid_reg_0),
        .\old_grant_reg[0]_1 (\old_grant[0]_i_3__2_n_0 ),
        .s00_axi_aclk(s00_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h55555540)) 
    content_reg_bram_0_i_19__14
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(\old_grant[0]_i_2__3_n_0 ),
        .I4(\old_grant[0]_i_3__2_n_0 ),
        .O(\EXE1_Instr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    content_reg_bram_0_i_24__6
       (.I0(EXE1_Instr_valid),
        .I1(content_reg_bram_0_i_37__2_n_0),
        .I2(content_reg_bram_0),
        .I3(content_reg_bram_0_i_39__2_n_0),
        .I4(EXE2_Instr_valid_reg_1),
        .O(EXE1_Instr_valid_reg_2));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_25__6
       (.I0(EXE1_Instr[6]),
        .I1(EXE1_Pc[6]),
        .I2(content_reg_bram_0_i_40__3_n_0),
        .I3(content_reg_bram_0_i_41__2_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_42__2_n_0),
        .O(\EXE1_Instr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_26__6
       (.I0(EXE1_Pc[5]),
        .I1(content_reg_bram_0_i_43__3_n_0),
        .I2(EXE1_Instr[5]),
        .I3(content_reg_bram_0_i_41__2_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_44__2_n_0),
        .O(\EXE1_Pc_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_27__6
       (.I0(EXE1_Instr[4]),
        .I1(EXE1_Pc[4]),
        .I2(content_reg_bram_0_i_45__3_n_0),
        .I3(content_reg_bram_0_i_41__2_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_46__2_n_0),
        .O(\EXE1_Instr_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    content_reg_bram_0_i_28__6
       (.I0(content_reg_bram_0_i_47__2_n_0),
        .I1(content_reg_bram_0),
        .I2(content_reg_bram_0_i_48__2_n_0),
        .I3(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_29__6
       (.I0(EXE1_Pc[2]),
        .I1(content_reg_bram_0_i_49__2_n_0),
        .I2(EXE1_Instr[2]),
        .I3(content_reg_bram_0_i_41__2_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_50__2_n_0),
        .O(\EXE1_Pc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_30__5
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Instr[1]),
        .I3(content_reg_bram_0_i_41__2_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_51__2_n_0),
        .O(\EXE1_Pc_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3AFF00003AFF3AFF)) 
    content_reg_bram_0_i_31__5
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Instr[0]),
        .I2(content_reg_bram_0_i_41__2_n_0),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_52__2_n_0),
        .I5(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC3CCCBEEEAAAA)) 
    content_reg_bram_0_i_37__2
       (.I0(EXE1_Instr[7]),
        .I1(EXE1_Pc[7]),
        .I2(content_reg_bram_0_i_40__3_n_0),
        .I3(EXE1_Pc[6]),
        .I4(content_reg_bram_0_i_55__2_n_0),
        .I5(content_reg_bram_0_i_56__1_n_0),
        .O(content_reg_bram_0_i_37__2_n_0));
  LUT5 #(
    .INIT(32'h0087FF87)) 
    content_reg_bram_0_i_39__2
       (.I0(content_reg_bram_0_i_57__3_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(content_reg_bram_0_i_39__2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_40__3
       (.I0(EXE1_Pc[4]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Pc[3]),
        .I5(EXE1_Pc[5]),
        .O(content_reg_bram_0_i_40__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_41__2
       (.I0(\old_grant[0]_i_2__3_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .O(content_reg_bram_0_i_41__2_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_42__2
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[6] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[6]),
        .I4(content_reg_bram_0_i_57__3_n_0),
        .O(content_reg_bram_0_i_42__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_43__3
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_43__3_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_44__2
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[5] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[5]),
        .I4(content_reg_bram_0_i_58__1_n_0),
        .O(content_reg_bram_0_i_44__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_45__3
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .O(content_reg_bram_0_i_45__3_n_0));
  LUT5 #(
    .INIT(32'hAA280028)) 
    content_reg_bram_0_i_46__2
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(content_reg_bram_0_i_59__3_n_0),
        .I2(EXE2_Pc[4]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[4] ),
        .O(content_reg_bram_0_i_46__2_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF95559555)) 
    content_reg_bram_0_i_47__2
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Instr[3]),
        .I5(content_reg_bram_0_i_41__2_n_0),
        .O(content_reg_bram_0_i_47__2_n_0));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    content_reg_bram_0_i_48__2
       (.I0(\EXE2_Instr_reg_n_0_[3] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[3]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[1]),
        .I5(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_48__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_49__2
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(content_reg_bram_0_i_49__2_n_0));
  LUT6 #(
    .INIT(64'hAAAA2A8000002A80)) 
    content_reg_bram_0_i_50__2
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Pc[0]),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[2]),
        .I4(EXE2_Instr_valid_reg_0),
        .I5(\EXE2_Instr_reg_n_0_[2] ),
        .O(content_reg_bram_0_i_50__2_n_0));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    content_reg_bram_0_i_51__2
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[0]),
        .I4(\EXE2_Instr_reg_n_0_[1] ),
        .O(content_reg_bram_0_i_51__2_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_52__2
       (.I0(\EXE2_Instr_reg_n_0_[0] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_52__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h000002C2)) 
    content_reg_bram_0_i_53__1
       (.I0(content_reg_bram_0_i_60__2_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__3_n_0 ),
        .O(\EXE1_Instr_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    content_reg_bram_0_i_55__2
       (.I0(EXE1_Instr[14]),
        .I1(EXE1_Instr[13]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[15]),
        .I4(EXE1_Instr[11]),
        .O(content_reg_bram_0_i_55__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    content_reg_bram_0_i_56__1
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .O(content_reg_bram_0_i_56__1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_57__3
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .I4(EXE2_Pc[4]),
        .I5(EXE2_Pc[5]),
        .O(content_reg_bram_0_i_57__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_58__1
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_58__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_59__3
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_59__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    content_reg_bram_0_i_60__2
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__2_n_0 ),
        .I2(\old_grant[0]_i_6__2_n_0 ),
        .I3(\old_grant[0]_i_5__2_n_0 ),
        .O(content_reg_bram_0_i_60__2_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cur_state[0]_i_12 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(EXE1_Instr_valid),
        .I2(EXE2_Instr_valid),
        .I3(FETCH_REC_Instr_valid),
        .O(EXE1_Instr_valid_reg_1));
  LUT6 #(
    .INIT(64'h000000000000F002)) 
    \cur_state[2]_i_18 
       (.I0(\cur_state[2]_i_12 ),
        .I1(\cur_state[2]_i_12_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__3_n_0 ),
        .I5(p_0_in[0]),
        .O(bb_accepts));
  LUT6 #(
    .INIT(64'hAAFEAAAAFEFFFEFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_112 
       (.I0(EXE1_Instr_valid_reg_1),
        .I1(\EXE1_Instr_reg[9]_1 ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ),
        .I4(\switch2channel\.ready ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ),
        .O(bb_running));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \head[6]_i_13__1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(\old_grant[0]_i_2__3_n_0 ),
        .O(\head[6]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \head[6]_i_6__2 
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__2_n_0 ),
        .I2(\old_grant[0]_i_6__2_n_0 ),
        .I3(\old_grant[0]_i_5__2_n_0 ),
        .I4(p_0_in[0]),
        .I5(\head[6]_i_13__1_n_0 ),
        .O(\EXE1_Instr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \old_grant[0]_i_2__3 
       (.I0(EXE1_Instr[11]),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[14]),
        .I5(EXE1_Instr_valid),
        .O(\old_grant[0]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \old_grant[0]_i_3__2 
       (.I0(p_0_in[0]),
        .I1(\old_grant[0]_i_5__2_n_0 ),
        .I2(\old_grant[0]_i_6__2_n_0 ),
        .I3(\old_grant[0]_i_7__2_n_0 ),
        .I4(p_0_in[1]),
        .O(\old_grant[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \old_grant[0]_i_4__2 
       (.I0(EXE2_Instr_valid),
        .I1(\old_grant[0]_i_8__2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(EXE2_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_5__2 
       (.I0(EXE1_Instr[0]),
        .I1(\head[6]_i_6__2_2 ),
        .I2(\head[6]_i_6__2_3 ),
        .I3(EXE1_Instr[1]),
        .I4(\head[6]_i_6__2_4 ),
        .I5(EXE1_Instr[2]),
        .O(\old_grant[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_6__2 
       (.I0(EXE1_Instr[3]),
        .I1(\head[6]_i_6__2_5 ),
        .I2(\head[6]_i_6__2_6 ),
        .I3(EXE1_Instr[4]),
        .I4(\head[6]_i_6__2_7 ),
        .I5(EXE1_Instr[5]),
        .O(\old_grant[0]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \old_grant[0]_i_7__2 
       (.I0(EXE1_Instr[7]),
        .I1(\head[6]_i_6__2_0 ),
        .I2(EXE1_Instr[6]),
        .I3(\head[6]_i_6__2_1 ),
        .O(\old_grant[0]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[0]_i_8__2 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\old_grant[0]_i_8__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined_66
   (in_ready_packed,
    FETCH_REC_Instr_valid,
    \EXE1_Instr_reg[9]_0 ,
    EXE2_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    bb_running,
    EXE1_Instr_valid_reg_1,
    \EXE1_Instr_reg[9]_1 ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[0]_1 ,
    \EXE1_Pc_reg[2]_0 ,
    \EXE1_Pc_reg[3]_0 ,
    \EXE1_Instr_reg[4]_0 ,
    \EXE1_Pc_reg[5]_0 ,
    \EXE1_Instr_reg[6]_0 ,
    EXE1_Instr_valid_reg_2,
    EXE1_Instr_valid_reg_3,
    bb_accepts,
    \EXE1_Instr_reg[8]_0 ,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    E,
    FETCH_REC_Instr_valid_reg_0,
    curState,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ,
    \switch2channel\.ready ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ,
    content_reg_bram_0,
    EXE2_Instr_valid_reg_1,
    bbs_go,
    FETCH_REC_Instr_valid_reg_1,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__1_0 ,
    \head[6]_i_6__1_1 ,
    \head[6]_i_6__1_2 ,
    \head[6]_i_6__1_3 ,
    \head[6]_i_6__1_4 ,
    \head[6]_i_6__1_5 ,
    \head[6]_i_6__1_6 ,
    \head[6]_i_6__1_7 ,
    \EXE1_Instr_reg[0]_0 ,
    \EXE1_Instr_reg[1]_0 ,
    \EXE1_Instr_reg[2]_0 ,
    \EXE1_Instr_reg[3]_0 ,
    \EXE1_Instr_reg[4]_1 ,
    \EXE1_Instr_reg[5]_0 ,
    \EXE1_Instr_reg[6]_1 ,
    \EXE1_Instr_reg[7]_0 ,
    \EXE1_Instr_reg[8]_1 ,
    \EXE1_Instr_reg[9]_2 ,
    \EXE1_Instr_reg[10]_0 ,
    \EXE1_Instr_reg[11]_0 ,
    \EXE1_Instr_reg[12]_0 ,
    \EXE1_Instr_reg[13]_0 ,
    \EXE1_Instr_reg[14]_0 ,
    \EXE1_Instr_reg[15]_0 ,
    \FETCH_REC_Instr[15]_i_3__1 ,
    D);
  output [0:0]in_ready_packed;
  output FETCH_REC_Instr_valid;
  output \EXE1_Instr_reg[9]_0 ;
  output EXE2_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output [0:0]bb_running;
  output EXE1_Instr_valid_reg_1;
  output \EXE1_Instr_reg[9]_1 ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[0]_1 ;
  output \EXE1_Pc_reg[2]_0 ;
  output \EXE1_Pc_reg[3]_0 ;
  output \EXE1_Instr_reg[4]_0 ;
  output \EXE1_Pc_reg[5]_0 ;
  output \EXE1_Instr_reg[6]_0 ;
  output EXE1_Instr_valid_reg_2;
  output EXE1_Instr_valid_reg_3;
  output [0:0]bb_accepts;
  output \EXE1_Instr_reg[8]_0 ;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]E;
  input FETCH_REC_Instr_valid_reg_0;
  input [0:0]curState;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ;
  input \switch2channel\.ready ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ;
  input content_reg_bram_0;
  input EXE2_Instr_valid_reg_1;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_1;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__1_0 ;
  input \head[6]_i_6__1_1 ;
  input \head[6]_i_6__1_2 ;
  input \head[6]_i_6__1_3 ;
  input \head[6]_i_6__1_4 ;
  input \head[6]_i_6__1_5 ;
  input \head[6]_i_6__1_6 ;
  input \head[6]_i_6__1_7 ;
  input \EXE1_Instr_reg[0]_0 ;
  input \EXE1_Instr_reg[1]_0 ;
  input \EXE1_Instr_reg[2]_0 ;
  input \EXE1_Instr_reg[3]_0 ;
  input \EXE1_Instr_reg[4]_1 ;
  input \EXE1_Instr_reg[5]_0 ;
  input \EXE1_Instr_reg[6]_1 ;
  input \EXE1_Instr_reg[7]_0 ;
  input \EXE1_Instr_reg[8]_1 ;
  input \EXE1_Instr_reg[9]_2 ;
  input \EXE1_Instr_reg[10]_0 ;
  input \EXE1_Instr_reg[11]_0 ;
  input \EXE1_Instr_reg[12]_0 ;
  input \EXE1_Instr_reg[13]_0 ;
  input \EXE1_Instr_reg[14]_0 ;
  input \EXE1_Instr_reg[15]_0 ;
  input \FETCH_REC_Instr[15]_i_3__1 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr_reg[0]_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[11]_0 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire \EXE1_Instr_reg[13]_0 ;
  wire \EXE1_Instr_reg[14]_0 ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[1]_0 ;
  wire \EXE1_Instr_reg[2]_0 ;
  wire \EXE1_Instr_reg[3]_0 ;
  wire \EXE1_Instr_reg[4]_0 ;
  wire \EXE1_Instr_reg[4]_1 ;
  wire \EXE1_Instr_reg[5]_0 ;
  wire \EXE1_Instr_reg[6]_0 ;
  wire \EXE1_Instr_reg[6]_1 ;
  wire \EXE1_Instr_reg[7]_0 ;
  wire \EXE1_Instr_reg[8]_0 ;
  wire \EXE1_Instr_reg[8]_1 ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire \EXE1_Instr_reg[9]_2 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire EXE1_Instr_valid_reg_3;
  wire [7:0]EXE1_Pc;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[0]_1 ;
  wire \EXE1_Pc_reg[2]_0 ;
  wire \EXE1_Pc_reg[3]_0 ;
  wire \EXE1_Pc_reg[5]_0 ;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid9_out;
  wire EXE2_Instr_valid_i_2__1_n_0;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire [7:0]EXE2_Pc;
  wire [15:0]FETCH_REC_Instr;
  wire \FETCH_REC_Instr[15]_i_3__1 ;
  wire \FETCH_REC_Instr[15]_i_5__1_n_0 ;
  wire \FETCH_REC_Instr[15]_i_6__1_n_0 ;
  wire \FETCH_REC_Instr[15]_i_7__1_n_0 ;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire arbiter_output_pc_port_n_2;
  wire arbiter_output_pc_port_n_4;
  wire arbiter_output_pc_port_n_8;
  wire [0:0]bb_accepts;
  wire [0:0]bb_running;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_i_37__1_n_0;
  wire content_reg_bram_0_i_39__1_n_0;
  wire content_reg_bram_0_i_40__2_n_0;
  wire content_reg_bram_0_i_41__1_n_0;
  wire content_reg_bram_0_i_42__1_n_0;
  wire content_reg_bram_0_i_43__2_n_0;
  wire content_reg_bram_0_i_44__1_n_0;
  wire content_reg_bram_0_i_45__2_n_0;
  wire content_reg_bram_0_i_46__1_n_0;
  wire content_reg_bram_0_i_47__1_n_0;
  wire content_reg_bram_0_i_48__1_n_0;
  wire content_reg_bram_0_i_49__1_n_0;
  wire content_reg_bram_0_i_50__1_n_0;
  wire content_reg_bram_0_i_51__1_n_0;
  wire content_reg_bram_0_i_52__1_n_0;
  wire content_reg_bram_0_i_55__1_n_0;
  wire content_reg_bram_0_i_56__0_n_0;
  wire content_reg_bram_0_i_57__2_n_0;
  wire content_reg_bram_0_i_58__0_n_0;
  wire content_reg_bram_0_i_59__2_n_0;
  wire content_reg_bram_0_i_60__1_n_0;
  wire [0:0]curState;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ;
  wire \head[6]_i_13__0_n_0 ;
  wire \head[6]_i_6__1_0 ;
  wire \head[6]_i_6__1_1 ;
  wire \head[6]_i_6__1_2 ;
  wire \head[6]_i_6__1_3 ;
  wire \head[6]_i_6__1_4 ;
  wire \head[6]_i_6__1_5 ;
  wire \head[6]_i_6__1_6 ;
  wire \head[6]_i_6__1_7 ;
  wire [0:0]in_ready_packed;
  wire \old_grant[0]_i_2__2_n_0 ;
  wire \old_grant[0]_i_3__1_n_0 ;
  wire \old_grant[0]_i_5__1_n_0 ;
  wire \old_grant[0]_i_6__1_n_0 ;
  wire \old_grant[0]_i_7__1_n_0 ;
  wire \old_grant[0]_i_8__1_n_0 ;
  wire \old_grant_reg[0] ;
  wire [2:0]p_0_in;
  wire p_12_in;
  wire s00_axi_aclk;
  wire [7:0]sel0;
  wire \switch2channel\.ready ;

  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(p_0_in[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(p_0_in[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(p_0_in[1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_4),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(\old_grant_reg[0] ));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[2]),
        .Q(sel0[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[0]),
        .Q(sel0[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[1]),
        .Q(sel0[1]),
        .R(\old_grant_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    EXE2_Instr_valid_i_2__1
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\old_grant[0]_i_8__1_n_0 ),
        .O(EXE2_Instr_valid_i_2__1_n_0));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_8),
        .Q(EXE2_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[0]_i_1__1 
       (.I0(FETCH_REC_Instr[0]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[0]_0 ),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[10]_i_1__1 
       (.I0(FETCH_REC_Instr[10]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[11]_i_1__1 
       (.I0(FETCH_REC_Instr[11]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[11]_0 ),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[12]_i_1__1 
       (.I0(FETCH_REC_Instr[12]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[13]_i_1__1 
       (.I0(FETCH_REC_Instr[13]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[13]_0 ),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[14]_i_1__1 
       (.I0(FETCH_REC_Instr[14]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[14]_0 ),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[15]_i_2__1 
       (.I0(FETCH_REC_Instr[15]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .O(FETCH_REC_Instr_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FETCH_REC_Instr[15]_i_5__1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\old_grant[0]_i_2__2_n_0 ),
        .O(\FETCH_REC_Instr[15]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \FETCH_REC_Instr[15]_i_6__1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\old_grant[0]_i_3__1_n_0 ),
        .I3(content_reg_bram_0_i_55__1_n_0),
        .O(\FETCH_REC_Instr[15]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h1313133F)) 
    \FETCH_REC_Instr[15]_i_7__1 
       (.I0(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ),
        .I1(\switch2channel\.ready ),
        .I2(\FETCH_REC_Instr[15]_i_3__1 ),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE1_Instr_reg[9]_1 ),
        .O(\FETCH_REC_Instr[15]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[1]_i_1__1 
       (.I0(FETCH_REC_Instr[1]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[1]_0 ),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[2]_i_1__1 
       (.I0(FETCH_REC_Instr[2]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[2]_0 ),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[3]_i_1__1 
       (.I0(FETCH_REC_Instr[3]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[3]_0 ),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[4]_i_1__1 
       (.I0(FETCH_REC_Instr[4]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[4]_1 ),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[5]_i_1__1 
       (.I0(FETCH_REC_Instr[5]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[5]_0 ),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[6]_i_1__1 
       (.I0(FETCH_REC_Instr[6]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[6]_1 ),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[7]_i_1__1 
       (.I0(FETCH_REC_Instr[7]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[7]_0 ),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[8]_i_1__1 
       (.I0(FETCH_REC_Instr[8]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[8]_1 ),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[9]_i_1__1 
       (.I0(FETCH_REC_Instr[9]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[9]_2 ),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_2),
        .Q(FETCH_REC_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(FETCH_REC_has_to_save),
        .R(\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_arbiter_2_rr_67 arbiter_output_pc_port
       (.E(p_12_in),
        .\EXE1_Instr_reg[8] (EXE2_Instr_valid9_out),
        .\EXE1_Instr_reg[9] (in_ready_packed),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_3),
        .\EXE2_Instr_reg[15] (\old_grant[0]_i_2__2_n_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(arbiter_output_pc_port_n_8),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_i_2__1_n_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(arbiter_output_pc_port_n_4),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_not_stall),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_4(\FETCH_REC_Instr[15]_i_7__1_n_0 ),
        .FETCH_REC_Instr_valid_reg_5(\FETCH_REC_Instr[15]_i_6__1_n_0 ),
        .FETCH_REC_Instr_valid_reg_6(\FETCH_REC_Instr[15]_i_5__1_n_0 ),
        .Q(p_0_in),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (arbiter_output_pc_port_n_2),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (EXE2_Instr_valid_reg_0),
        .\old_grant_reg[0]_1 (\old_grant[0]_i_3__1_n_0 ),
        .s00_axi_aclk(s00_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h55555540)) 
    content_reg_bram_0_i_19__12
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(\old_grant[0]_i_2__2_n_0 ),
        .I4(\old_grant[0]_i_3__1_n_0 ),
        .O(\EXE1_Instr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    content_reg_bram_0_i_24__4
       (.I0(EXE1_Instr_valid),
        .I1(content_reg_bram_0_i_37__1_n_0),
        .I2(content_reg_bram_0),
        .I3(content_reg_bram_0_i_39__1_n_0),
        .I4(EXE2_Instr_valid_reg_1),
        .O(EXE1_Instr_valid_reg_2));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_25__4
       (.I0(EXE1_Instr[6]),
        .I1(EXE1_Pc[6]),
        .I2(content_reg_bram_0_i_40__2_n_0),
        .I3(content_reg_bram_0_i_41__1_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_42__1_n_0),
        .O(\EXE1_Instr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_26__4
       (.I0(EXE1_Pc[5]),
        .I1(content_reg_bram_0_i_43__2_n_0),
        .I2(EXE1_Instr[5]),
        .I3(content_reg_bram_0_i_41__1_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_44__1_n_0),
        .O(\EXE1_Pc_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_27__4
       (.I0(EXE1_Instr[4]),
        .I1(EXE1_Pc[4]),
        .I2(content_reg_bram_0_i_45__2_n_0),
        .I3(content_reg_bram_0_i_41__1_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_46__1_n_0),
        .O(\EXE1_Instr_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    content_reg_bram_0_i_28__4
       (.I0(content_reg_bram_0_i_47__1_n_0),
        .I1(content_reg_bram_0),
        .I2(content_reg_bram_0_i_48__1_n_0),
        .I3(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_29__4
       (.I0(EXE1_Pc[2]),
        .I1(content_reg_bram_0_i_49__1_n_0),
        .I2(EXE1_Instr[2]),
        .I3(content_reg_bram_0_i_41__1_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_50__1_n_0),
        .O(\EXE1_Pc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_30__3
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Instr[1]),
        .I3(content_reg_bram_0_i_41__1_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_51__1_n_0),
        .O(\EXE1_Pc_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3AFF00003AFF3AFF)) 
    content_reg_bram_0_i_31__3
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Instr[0]),
        .I2(content_reg_bram_0_i_41__1_n_0),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_52__1_n_0),
        .I5(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC3CCCBEEEAAAA)) 
    content_reg_bram_0_i_37__1
       (.I0(EXE1_Instr[7]),
        .I1(EXE1_Pc[7]),
        .I2(content_reg_bram_0_i_40__2_n_0),
        .I3(EXE1_Pc[6]),
        .I4(content_reg_bram_0_i_55__1_n_0),
        .I5(content_reg_bram_0_i_56__0_n_0),
        .O(content_reg_bram_0_i_37__1_n_0));
  LUT5 #(
    .INIT(32'h0087FF87)) 
    content_reg_bram_0_i_39__1
       (.I0(content_reg_bram_0_i_57__2_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(content_reg_bram_0_i_39__1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_40__2
       (.I0(EXE1_Pc[4]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Pc[3]),
        .I5(EXE1_Pc[5]),
        .O(content_reg_bram_0_i_40__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_41__1
       (.I0(\old_grant[0]_i_2__2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .O(content_reg_bram_0_i_41__1_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_42__1
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[6] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[6]),
        .I4(content_reg_bram_0_i_57__2_n_0),
        .O(content_reg_bram_0_i_42__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_43__2
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_43__2_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_44__1
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[5] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[5]),
        .I4(content_reg_bram_0_i_58__0_n_0),
        .O(content_reg_bram_0_i_44__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_45__2
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .O(content_reg_bram_0_i_45__2_n_0));
  LUT5 #(
    .INIT(32'hAA280028)) 
    content_reg_bram_0_i_46__1
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(content_reg_bram_0_i_59__2_n_0),
        .I2(EXE2_Pc[4]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[4] ),
        .O(content_reg_bram_0_i_46__1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF95559555)) 
    content_reg_bram_0_i_47__1
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Instr[3]),
        .I5(content_reg_bram_0_i_41__1_n_0),
        .O(content_reg_bram_0_i_47__1_n_0));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    content_reg_bram_0_i_48__1
       (.I0(\EXE2_Instr_reg_n_0_[3] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[3]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[1]),
        .I5(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_48__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_49__1
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(content_reg_bram_0_i_49__1_n_0));
  LUT6 #(
    .INIT(64'hAAAA2A8000002A80)) 
    content_reg_bram_0_i_50__1
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Pc[0]),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[2]),
        .I4(EXE2_Instr_valid_reg_0),
        .I5(\EXE2_Instr_reg_n_0_[2] ),
        .O(content_reg_bram_0_i_50__1_n_0));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    content_reg_bram_0_i_51__1
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[0]),
        .I4(\EXE2_Instr_reg_n_0_[1] ),
        .O(content_reg_bram_0_i_51__1_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_52__1
       (.I0(\EXE2_Instr_reg_n_0_[0] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_52__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h000002C2)) 
    content_reg_bram_0_i_53__0
       (.I0(content_reg_bram_0_i_60__1_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__2_n_0 ),
        .O(\EXE1_Instr_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    content_reg_bram_0_i_55__1
       (.I0(EXE1_Instr[14]),
        .I1(EXE1_Instr[13]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[15]),
        .I4(EXE1_Instr[11]),
        .O(content_reg_bram_0_i_55__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    content_reg_bram_0_i_56__0
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .O(content_reg_bram_0_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_57__2
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .I4(EXE2_Pc[4]),
        .I5(EXE2_Pc[5]),
        .O(content_reg_bram_0_i_57__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_58__0
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_58__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_59__2
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_59__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    content_reg_bram_0_i_60__1
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__1_n_0 ),
        .I2(\old_grant[0]_i_6__1_n_0 ),
        .I3(\old_grant[0]_i_5__1_n_0 ),
        .O(content_reg_bram_0_i_60__1_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cur_state[0]_i_10 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(EXE1_Instr_valid),
        .I2(EXE2_Instr_valid),
        .I3(FETCH_REC_Instr_valid),
        .O(EXE1_Instr_valid_reg_1));
  LUT6 #(
    .INIT(64'h000000000000F002)) 
    \cur_state[2]_i_19 
       (.I0(\cur_state[2]_i_12 ),
        .I1(\cur_state[2]_i_12_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__2_n_0 ),
        .I5(p_0_in[0]),
        .O(bb_accepts));
  LUT6 #(
    .INIT(64'hAAFEAAAAFEFFFEFE)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_113 
       (.I0(EXE1_Instr_valid_reg_1),
        .I1(\EXE1_Instr_reg[9]_1 ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 ),
        .I4(\switch2channel\.ready ),
        .I5(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_0 ),
        .O(bb_running));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \head[6]_i_13__0 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(\old_grant[0]_i_2__2_n_0 ),
        .O(\head[6]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \head[6]_i_6__1 
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__1_n_0 ),
        .I2(\old_grant[0]_i_6__1_n_0 ),
        .I3(\old_grant[0]_i_5__1_n_0 ),
        .I4(p_0_in[0]),
        .I5(\head[6]_i_13__0_n_0 ),
        .O(\EXE1_Instr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \old_grant[0]_i_2__2 
       (.I0(EXE1_Instr[11]),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[14]),
        .I5(EXE1_Instr_valid),
        .O(\old_grant[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \old_grant[0]_i_3__1 
       (.I0(p_0_in[0]),
        .I1(\old_grant[0]_i_5__1_n_0 ),
        .I2(\old_grant[0]_i_6__1_n_0 ),
        .I3(\old_grant[0]_i_7__1_n_0 ),
        .I4(p_0_in[1]),
        .O(\old_grant[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \old_grant[0]_i_4__1 
       (.I0(EXE2_Instr_valid),
        .I1(\old_grant[0]_i_8__1_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(EXE2_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_5__1 
       (.I0(EXE1_Instr[0]),
        .I1(\head[6]_i_6__1_2 ),
        .I2(\head[6]_i_6__1_3 ),
        .I3(EXE1_Instr[1]),
        .I4(\head[6]_i_6__1_4 ),
        .I5(EXE1_Instr[2]),
        .O(\old_grant[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_6__1 
       (.I0(EXE1_Instr[3]),
        .I1(\head[6]_i_6__1_5 ),
        .I2(\head[6]_i_6__1_6 ),
        .I3(EXE1_Instr[4]),
        .I4(\head[6]_i_6__1_7 ),
        .I5(EXE1_Instr[5]),
        .O(\old_grant[0]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \old_grant[0]_i_7__1 
       (.I0(EXE1_Instr[7]),
        .I1(\head[6]_i_6__1_0 ),
        .I2(EXE1_Instr[6]),
        .I3(\head[6]_i_6__1_1 ),
        .O(\old_grant[0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[0]_i_8__1 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\old_grant[0]_i_8__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined_79
   (in_ready_packed,
    FETCH_REC_Instr_valid,
    \EXE1_Instr_reg[9]_0 ,
    EXE2_Instr_valid_reg_0,
    EXE1_Instr_valid_reg_0,
    \cur_state_reg[2] ,
    \cur_state_reg[1] ,
    \EXE1_Pc_reg[0]_0 ,
    \EXE1_Pc_reg[0]_1 ,
    \EXE1_Pc_reg[2]_0 ,
    \EXE1_Pc_reg[3]_0 ,
    \EXE1_Instr_reg[4]_0 ,
    \EXE1_Pc_reg[5]_0 ,
    \EXE1_Instr_reg[6]_0 ,
    EXE1_Instr_valid_reg_1,
    EXE1_Instr_valid_reg_2,
    \EXE1_Instr_reg[9]_1 ,
    bb_accepts,
    \EXE1_Instr_reg[8]_0 ,
    EXE1_Instr_valid_reg_3,
    \old_grant_reg[0] ,
    s00_axi_aclk,
    E,
    FETCH_REC_Instr_valid_reg_0,
    curState,
    any_bb_accept,
    all_bb_full,
    Q,
    \cur_state_reg[1]_0 ,
    any_bb_running,
    \cur_state_reg[0] ,
    content_reg_bram_0,
    EXE2_Instr_valid_reg_1,
    bbs_go,
    FETCH_REC_Instr_valid_reg_1,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    \head[6]_i_6__0_0 ,
    \head[6]_i_6__0_1 ,
    \head[6]_i_6__0_2 ,
    \head[6]_i_6__0_3 ,
    \head[6]_i_6__0_4 ,
    \head[6]_i_6__0_5 ,
    \head[6]_i_6__0_6 ,
    \head[6]_i_6__0_7 ,
    \EXE1_Instr_reg[0]_0 ,
    \EXE1_Instr_reg[1]_0 ,
    \EXE1_Instr_reg[2]_0 ,
    \EXE1_Instr_reg[3]_0 ,
    \EXE1_Instr_reg[4]_1 ,
    \EXE1_Instr_reg[5]_0 ,
    \EXE1_Instr_reg[6]_1 ,
    \EXE1_Instr_reg[7]_0 ,
    \EXE1_Instr_reg[8]_1 ,
    \EXE1_Instr_reg[9]_2 ,
    \EXE1_Instr_reg[10]_0 ,
    \EXE1_Instr_reg[11]_0 ,
    \EXE1_Instr_reg[12]_0 ,
    \EXE1_Instr_reg[13]_0 ,
    \EXE1_Instr_reg[14]_0 ,
    \EXE1_Instr_reg[15]_0 ,
    \FETCH_REC_Instr[15]_i_3__0 ,
    \switch2channel\.ready ,
    \FETCH_REC_Instr[15]_i_3__0_0 ,
    D);
  output [0:0]in_ready_packed;
  output FETCH_REC_Instr_valid;
  output \EXE1_Instr_reg[9]_0 ;
  output EXE2_Instr_valid_reg_0;
  output EXE1_Instr_valid_reg_0;
  output [1:0]\cur_state_reg[2] ;
  output \cur_state_reg[1] ;
  output \EXE1_Pc_reg[0]_0 ;
  output \EXE1_Pc_reg[0]_1 ;
  output \EXE1_Pc_reg[2]_0 ;
  output \EXE1_Pc_reg[3]_0 ;
  output \EXE1_Instr_reg[4]_0 ;
  output \EXE1_Pc_reg[5]_0 ;
  output \EXE1_Instr_reg[6]_0 ;
  output EXE1_Instr_valid_reg_1;
  output EXE1_Instr_valid_reg_2;
  output \EXE1_Instr_reg[9]_1 ;
  output [0:0]bb_accepts;
  output \EXE1_Instr_reg[8]_0 ;
  output EXE1_Instr_valid_reg_3;
  input \old_grant_reg[0] ;
  input s00_axi_aclk;
  input [0:0]E;
  input FETCH_REC_Instr_valid_reg_0;
  input [0:0]curState;
  input any_bb_accept;
  input all_bb_full;
  input [2:0]Q;
  input [0:0]\cur_state_reg[1]_0 ;
  input any_bb_running;
  input \cur_state_reg[0] ;
  input content_reg_bram_0;
  input EXE2_Instr_valid_reg_1;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_1;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input \head[6]_i_6__0_0 ;
  input \head[6]_i_6__0_1 ;
  input \head[6]_i_6__0_2 ;
  input \head[6]_i_6__0_3 ;
  input \head[6]_i_6__0_4 ;
  input \head[6]_i_6__0_5 ;
  input \head[6]_i_6__0_6 ;
  input \head[6]_i_6__0_7 ;
  input \EXE1_Instr_reg[0]_0 ;
  input \EXE1_Instr_reg[1]_0 ;
  input \EXE1_Instr_reg[2]_0 ;
  input \EXE1_Instr_reg[3]_0 ;
  input \EXE1_Instr_reg[4]_1 ;
  input \EXE1_Instr_reg[5]_0 ;
  input \EXE1_Instr_reg[6]_1 ;
  input \EXE1_Instr_reg[7]_0 ;
  input \EXE1_Instr_reg[8]_1 ;
  input \EXE1_Instr_reg[9]_2 ;
  input \EXE1_Instr_reg[10]_0 ;
  input \EXE1_Instr_reg[11]_0 ;
  input \EXE1_Instr_reg[12]_0 ;
  input \EXE1_Instr_reg[13]_0 ;
  input \EXE1_Instr_reg[14]_0 ;
  input \EXE1_Instr_reg[15]_0 ;
  input \FETCH_REC_Instr[15]_i_3__0 ;
  input \switch2channel\.ready ;
  input \FETCH_REC_Instr[15]_i_3__0_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr_reg[0]_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[11]_0 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire \EXE1_Instr_reg[13]_0 ;
  wire \EXE1_Instr_reg[14]_0 ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[1]_0 ;
  wire \EXE1_Instr_reg[2]_0 ;
  wire \EXE1_Instr_reg[3]_0 ;
  wire \EXE1_Instr_reg[4]_0 ;
  wire \EXE1_Instr_reg[4]_1 ;
  wire \EXE1_Instr_reg[5]_0 ;
  wire \EXE1_Instr_reg[6]_0 ;
  wire \EXE1_Instr_reg[6]_1 ;
  wire \EXE1_Instr_reg[7]_0 ;
  wire \EXE1_Instr_reg[8]_0 ;
  wire \EXE1_Instr_reg[8]_1 ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire \EXE1_Instr_reg[9]_2 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg_0;
  wire EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire EXE1_Instr_valid_reg_3;
  wire [7:0]EXE1_Pc;
  wire \EXE1_Pc_reg[0]_0 ;
  wire \EXE1_Pc_reg[0]_1 ;
  wire \EXE1_Pc_reg[2]_0 ;
  wire \EXE1_Pc_reg[3]_0 ;
  wire \EXE1_Pc_reg[5]_0 ;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid9_out;
  wire EXE2_Instr_valid_i_2__0_n_0;
  wire EXE2_Instr_valid_reg_0;
  wire EXE2_Instr_valid_reg_1;
  wire [7:0]EXE2_Pc;
  wire [15:0]FETCH_REC_Instr;
  wire \FETCH_REC_Instr[15]_i_3__0 ;
  wire \FETCH_REC_Instr[15]_i_3__0_0 ;
  wire \FETCH_REC_Instr[15]_i_5__0_n_0 ;
  wire \FETCH_REC_Instr[15]_i_6__0_n_0 ;
  wire \FETCH_REC_Instr[15]_i_7__0_n_0 ;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire [2:0]Q;
  wire all_bb_full;
  wire any_bb_accept;
  wire any_bb_running;
  wire arbiter_output_pc_port_n_2;
  wire arbiter_output_pc_port_n_4;
  wire arbiter_output_pc_port_n_8;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire content_reg_bram_0;
  wire content_reg_bram_0_i_37__0_n_0;
  wire content_reg_bram_0_i_39__0_n_0;
  wire content_reg_bram_0_i_40__1_n_0;
  wire content_reg_bram_0_i_41__0_n_0;
  wire content_reg_bram_0_i_42__0_n_0;
  wire content_reg_bram_0_i_43__1_n_0;
  wire content_reg_bram_0_i_44__0_n_0;
  wire content_reg_bram_0_i_45__1_n_0;
  wire content_reg_bram_0_i_46__0_n_0;
  wire content_reg_bram_0_i_47__0_n_0;
  wire content_reg_bram_0_i_48__0_n_0;
  wire content_reg_bram_0_i_49__0_n_0;
  wire content_reg_bram_0_i_50__0_n_0;
  wire content_reg_bram_0_i_51__0_n_0;
  wire content_reg_bram_0_i_52__0_n_0;
  wire content_reg_bram_0_i_55__0_n_0;
  wire content_reg_bram_0_i_56_n_0;
  wire content_reg_bram_0_i_57__1_n_0;
  wire content_reg_bram_0_i_58_n_0;
  wire content_reg_bram_0_i_59__1_n_0;
  wire content_reg_bram_0_i_60__0_n_0;
  wire [0:0]curState;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[0] ;
  wire \cur_state_reg[1] ;
  wire [0:0]\cur_state_reg[1]_0 ;
  wire [1:0]\cur_state_reg[2] ;
  wire \head[6]_i_13_n_0 ;
  wire \head[6]_i_6__0_0 ;
  wire \head[6]_i_6__0_1 ;
  wire \head[6]_i_6__0_2 ;
  wire \head[6]_i_6__0_3 ;
  wire \head[6]_i_6__0_4 ;
  wire \head[6]_i_6__0_5 ;
  wire \head[6]_i_6__0_6 ;
  wire \head[6]_i_6__0_7 ;
  wire [0:0]in_ready_packed;
  wire \old_grant[0]_i_2__1_n_0 ;
  wire \old_grant[0]_i_3__0_n_0 ;
  wire \old_grant[0]_i_5__0_n_0 ;
  wire \old_grant[0]_i_6__0_n_0 ;
  wire \old_grant[0]_i_7__0_n_0 ;
  wire \old_grant[0]_i_8__0_n_0 ;
  wire \old_grant_reg[0] ;
  wire [2:0]p_0_in;
  wire p_12_in;
  wire s00_axi_aclk;
  wire [7:0]sel0;
  wire \switch2channel\.ready ;

  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(p_0_in[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(p_0_in[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(p_0_in[1]),
        .R(\old_grant_reg[0] ));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_4),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(\old_grant_reg[0] ));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[2]),
        .Q(sel0[2]),
        .S(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[0]),
        .Q(sel0[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in[1]),
        .Q(sel0[1]),
        .R(\old_grant_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    EXE2_Instr_valid_i_2__0
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\old_grant[0]_i_8__0_n_0 ),
        .O(EXE2_Instr_valid_i_2__0_n_0));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_8),
        .Q(EXE2_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(\old_grant_reg[0] ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[0]_i_1__0 
       (.I0(FETCH_REC_Instr[0]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[0]_0 ),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[10]_i_1__0 
       (.I0(FETCH_REC_Instr[10]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[11]_i_1__0 
       (.I0(FETCH_REC_Instr[11]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[11]_0 ),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[12]_i_1__0 
       (.I0(FETCH_REC_Instr[12]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[13]_i_1__0 
       (.I0(FETCH_REC_Instr[13]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[13]_0 ),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[14]_i_1__0 
       (.I0(FETCH_REC_Instr[14]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[14]_0 ),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[15]_i_2__0 
       (.I0(FETCH_REC_Instr[15]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .O(FETCH_REC_Instr_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FETCH_REC_Instr[15]_i_5__0 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(\old_grant[0]_i_2__1_n_0 ),
        .O(\FETCH_REC_Instr[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \FETCH_REC_Instr[15]_i_6__0 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(\old_grant[0]_i_3__0_n_0 ),
        .I3(content_reg_bram_0_i_55__0_n_0),
        .O(\FETCH_REC_Instr[15]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h1313133F)) 
    \FETCH_REC_Instr[15]_i_7__0 
       (.I0(\FETCH_REC_Instr[15]_i_3__0 ),
        .I1(\switch2channel\.ready ),
        .I2(\FETCH_REC_Instr[15]_i_3__0_0 ),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE1_Instr_reg[9]_1 ),
        .O(\FETCH_REC_Instr[15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[1]_i_1__0 
       (.I0(FETCH_REC_Instr[1]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[1]_0 ),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[2]_i_1__0 
       (.I0(FETCH_REC_Instr[2]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[2]_0 ),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[3]_i_1__0 
       (.I0(FETCH_REC_Instr[3]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[3]_0 ),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[4]_i_1__0 
       (.I0(FETCH_REC_Instr[4]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[4]_1 ),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[5]_i_1__0 
       (.I0(FETCH_REC_Instr[5]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[5]_0 ),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[6]_i_1__0 
       (.I0(FETCH_REC_Instr[6]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[6]_1 ),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[7]_i_1__0 
       (.I0(FETCH_REC_Instr[7]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[7]_0 ),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[8]_i_1__0 
       (.I0(FETCH_REC_Instr[8]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[8]_1 ),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[9]_i_1__0 
       (.I0(FETCH_REC_Instr[9]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[9]_2 ),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(\old_grant_reg[0] ));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_2),
        .Q(FETCH_REC_Instr_valid),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(\old_grant_reg[0] ));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(\old_grant_reg[0] ));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(FETCH_REC_has_to_save),
        .R(\old_grant_reg[0] ));
  re2_copro_re2_copro_0_1_arbiter_2_rr_80 arbiter_output_pc_port
       (.E(p_12_in),
        .\EXE1_Instr_reg[8] (EXE2_Instr_valid9_out),
        .\EXE1_Instr_reg[9] (in_ready_packed),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_2),
        .\EXE2_Instr_reg[15] (\old_grant[0]_i_2__1_n_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(arbiter_output_pc_port_n_8),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_i_2__0_n_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg(arbiter_output_pc_port_n_4),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_not_stall),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_4(\FETCH_REC_Instr[15]_i_7__0_n_0 ),
        .FETCH_REC_Instr_valid_reg_5(\FETCH_REC_Instr[15]_i_6__0_n_0 ),
        .FETCH_REC_Instr_valid_reg_6(\FETCH_REC_Instr[15]_i_5__0_n_0 ),
        .Q(p_0_in),
        .bbs_go(bbs_go),
        .curState(curState),
        .\curState_reg[0] (arbiter_output_pc_port_n_2),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (EXE2_Instr_valid_reg_0),
        .\old_grant_reg[0]_1 (\old_grant[0]_i_3__0_n_0 ),
        .s00_axi_aclk(s00_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h55555540)) 
    content_reg_bram_0_i_19__10
       (.I0(EXE2_Instr_valid_reg_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(\old_grant[0]_i_2__1_n_0 ),
        .I4(\old_grant[0]_i_3__0_n_0 ),
        .O(\EXE1_Instr_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    content_reg_bram_0_i_24__2
       (.I0(EXE1_Instr_valid),
        .I1(content_reg_bram_0_i_37__0_n_0),
        .I2(content_reg_bram_0),
        .I3(content_reg_bram_0_i_39__0_n_0),
        .I4(EXE2_Instr_valid_reg_1),
        .O(EXE1_Instr_valid_reg_1));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_25__2
       (.I0(EXE1_Instr[6]),
        .I1(EXE1_Pc[6]),
        .I2(content_reg_bram_0_i_40__1_n_0),
        .I3(content_reg_bram_0_i_41__0_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_42__0_n_0),
        .O(\EXE1_Instr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_26__2
       (.I0(EXE1_Pc[5]),
        .I1(content_reg_bram_0_i_43__1_n_0),
        .I2(EXE1_Instr[5]),
        .I3(content_reg_bram_0_i_41__0_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_44__0_n_0),
        .O(\EXE1_Pc_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000055C3FFFF)) 
    content_reg_bram_0_i_27__2
       (.I0(EXE1_Instr[4]),
        .I1(EXE1_Pc[4]),
        .I2(content_reg_bram_0_i_45__1_n_0),
        .I3(content_reg_bram_0_i_41__0_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_46__0_n_0),
        .O(\EXE1_Instr_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    content_reg_bram_0_i_28__2
       (.I0(content_reg_bram_0_i_47__0_n_0),
        .I1(content_reg_bram_0),
        .I2(content_reg_bram_0_i_48__0_n_0),
        .I3(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_29__2
       (.I0(EXE1_Pc[2]),
        .I1(content_reg_bram_0_i_49__0_n_0),
        .I2(EXE1_Instr[2]),
        .I3(content_reg_bram_0_i_41__0_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_50__0_n_0),
        .O(\EXE1_Pc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000000F99FFFF)) 
    content_reg_bram_0_i_30__1
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Instr[1]),
        .I3(content_reg_bram_0_i_41__0_n_0),
        .I4(content_reg_bram_0),
        .I5(content_reg_bram_0_i_51__0_n_0),
        .O(\EXE1_Pc_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3AFF00003AFF3AFF)) 
    content_reg_bram_0_i_31__1
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Instr[0]),
        .I2(content_reg_bram_0_i_41__0_n_0),
        .I3(content_reg_bram_0),
        .I4(content_reg_bram_0_i_52__0_n_0),
        .I5(EXE2_Instr_valid_reg_1),
        .O(\EXE1_Pc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3CCC3CCCBEEEAAAA)) 
    content_reg_bram_0_i_37__0
       (.I0(EXE1_Instr[7]),
        .I1(EXE1_Pc[7]),
        .I2(content_reg_bram_0_i_40__1_n_0),
        .I3(EXE1_Pc[6]),
        .I4(content_reg_bram_0_i_55__0_n_0),
        .I5(content_reg_bram_0_i_56_n_0),
        .O(content_reg_bram_0_i_37__0_n_0));
  LUT5 #(
    .INIT(32'h0087FF87)) 
    content_reg_bram_0_i_39__0
       (.I0(content_reg_bram_0_i_57__1_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(content_reg_bram_0_i_39__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_40__1
       (.I0(EXE1_Pc[4]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Pc[3]),
        .I5(EXE1_Pc[5]),
        .O(content_reg_bram_0_i_40__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_41__0
       (.I0(\old_grant[0]_i_2__1_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .O(content_reg_bram_0_i_41__0_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_42__0
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[6] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[6]),
        .I4(content_reg_bram_0_i_57__1_n_0),
        .O(content_reg_bram_0_i_42__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_43__1
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_43__1_n_0));
  LUT5 #(
    .INIT(32'h808A8A80)) 
    content_reg_bram_0_i_44__0
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(\EXE2_Instr_reg_n_0_[5] ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(EXE2_Pc[5]),
        .I4(content_reg_bram_0_i_58_n_0),
        .O(content_reg_bram_0_i_44__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_45__1
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .O(content_reg_bram_0_i_45__1_n_0));
  LUT5 #(
    .INIT(32'hAA280028)) 
    content_reg_bram_0_i_46__0
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(content_reg_bram_0_i_59__1_n_0),
        .I2(EXE2_Pc[4]),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\EXE2_Instr_reg_n_0_[4] ),
        .O(content_reg_bram_0_i_46__0_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF95559555)) 
    content_reg_bram_0_i_47__0
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Instr[3]),
        .I5(content_reg_bram_0_i_41__0_n_0),
        .O(content_reg_bram_0_i_47__0_n_0));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    content_reg_bram_0_i_48__0
       (.I0(\EXE2_Instr_reg_n_0_[3] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[3]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[1]),
        .I5(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_48__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_49__0
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(content_reg_bram_0_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hAAAA2A8000002A80)) 
    content_reg_bram_0_i_50__0
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Pc[0]),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[2]),
        .I4(EXE2_Instr_valid_reg_0),
        .I5(\EXE2_Instr_reg_n_0_[2] ),
        .O(content_reg_bram_0_i_50__0_n_0));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    content_reg_bram_0_i_51__0
       (.I0(EXE2_Instr_valid_reg_1),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[1]),
        .I3(EXE2_Pc[0]),
        .I4(\EXE2_Instr_reg_n_0_[1] ),
        .O(content_reg_bram_0_i_51__0_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_52__0
       (.I0(\EXE2_Instr_reg_n_0_[0] ),
        .I1(EXE2_Instr_valid_reg_0),
        .I2(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_52__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h000002C2)) 
    content_reg_bram_0_i_53
       (.I0(content_reg_bram_0_i_60__0_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__1_n_0 ),
        .O(\EXE1_Instr_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    content_reg_bram_0_i_55__0
       (.I0(EXE1_Instr[14]),
        .I1(EXE1_Instr[13]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[15]),
        .I4(EXE1_Instr[11]),
        .O(content_reg_bram_0_i_55__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    content_reg_bram_0_i_56
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .O(content_reg_bram_0_i_56_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_57__1
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .I4(EXE2_Pc[4]),
        .I5(EXE2_Pc[5]),
        .O(content_reg_bram_0_i_57__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_58
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_59__1
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_59__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    content_reg_bram_0_i_60__0
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__0_n_0 ),
        .I2(\old_grant[0]_i_6__0_n_0 ),
        .I3(\old_grant[0]_i_5__0_n_0 ),
        .O(content_reg_bram_0_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h0300001103000333)) 
    \cur_state[0]_i_1 
       (.I0(any_bb_accept),
        .I1(\cur_state_reg[0] ),
        .I2(any_bb_running),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\cur_state_reg[2] [0]));
  LUT6 #(
    .INIT(64'h000000E0000000F0)) 
    \cur_state[1]_i_1 
       (.I0(any_bb_accept),
        .I1(all_bb_full),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\cur_state_reg[1]_0 ),
        .O(\cur_state_reg[2] [1]));
  LUT6 #(
    .INIT(64'h000000000000F002)) 
    \cur_state[2]_i_16 
       (.I0(\cur_state[2]_i_12 ),
        .I1(\cur_state[2]_i_12_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\old_grant[0]_i_2__1_n_0 ),
        .I5(p_0_in[0]),
        .O(bb_accepts));
  LUT5 #(
    .INIT(32'hF1FFF0FF)) 
    \cur_state[2]_i_6 
       (.I0(any_bb_accept),
        .I1(all_bb_full),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(any_bb_running),
        .O(\cur_state_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_108 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(EXE1_Instr_valid),
        .I2(EXE2_Instr_valid),
        .I3(FETCH_REC_Instr_valid),
        .O(EXE1_Instr_valid_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \head[6]_i_13 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(\old_grant[0]_i_2__1_n_0 ),
        .O(\head[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \head[6]_i_6__0 
       (.I0(p_0_in[1]),
        .I1(\old_grant[0]_i_7__0_n_0 ),
        .I2(\old_grant[0]_i_6__0_n_0 ),
        .I3(\old_grant[0]_i_5__0_n_0 ),
        .I4(p_0_in[0]),
        .I5(\head[6]_i_13_n_0 ),
        .O(\EXE1_Instr_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \old_grant[0]_i_2__1 
       (.I0(EXE1_Instr[11]),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[14]),
        .I5(EXE1_Instr_valid),
        .O(\old_grant[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \old_grant[0]_i_3__0 
       (.I0(p_0_in[0]),
        .I1(\old_grant[0]_i_5__0_n_0 ),
        .I2(\old_grant[0]_i_6__0_n_0 ),
        .I3(\old_grant[0]_i_7__0_n_0 ),
        .I4(p_0_in[1]),
        .O(\old_grant[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \old_grant[0]_i_4__0 
       (.I0(EXE2_Instr_valid),
        .I1(\old_grant[0]_i_8__0_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(EXE2_Instr_valid_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_5__0 
       (.I0(EXE1_Instr[0]),
        .I1(\head[6]_i_6__0_2 ),
        .I2(\head[6]_i_6__0_3 ),
        .I3(EXE1_Instr[1]),
        .I4(\head[6]_i_6__0_4 ),
        .I5(EXE1_Instr[2]),
        .O(\old_grant[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_6__0 
       (.I0(EXE1_Instr[3]),
        .I1(\head[6]_i_6__0_5 ),
        .I2(\head[6]_i_6__0_6 ),
        .I3(EXE1_Instr[4]),
        .I4(\head[6]_i_6__0_7 ),
        .I5(EXE1_Instr[5]),
        .O(\old_grant[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \old_grant[0]_i_7__0 
       (.I0(EXE1_Instr[7]),
        .I1(\head[6]_i_6__0_0 ),
        .I2(EXE1_Instr[6]),
        .I3(\head[6]_i_6__0_1 ),
        .O(\old_grant[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[0]_i_8__0 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\old_grant[0]_i_8__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "regex_cpu_pipelined" *) 
module re2_copro_re2_copro_0_1_regex_cpu_pipelined_92
   (SR,
    FETCH_REC_Instr_valid,
    \EXE1_Instr_reg[9]_0 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    content_reg_bram_0,
    \cur_state_reg[2] ,
    EXE1_Instr_valid_reg_0,
    DINADIN,
    cur_is_even_character_reg_1,
    EXE1_Instr_valid_reg_1,
    cur_is_even_character_reg_rep__1,
    cur_is_even_character_reg_rep__1_0,
    cur_is_even_character_reg_rep__1_1,
    cur_is_even_character_reg_rep__1_2,
    \switch2channel\.valid ,
    p_0_in,
    \cur_state_reg[2]_0 ,
    EXE1_Instr_valid_reg_2,
    bb_accepts,
    EXE1_Instr_valid_reg_3,
    s00_axi_aclk,
    E,
    \old_grant_reg[0] ,
    \old_grant_reg[0]_0 ,
    s00_axi_aresetn,
    cur_is_even_character,
    DOUTBDOUT,
    \middle_reg[7] ,
    \middle_reg[7]_0 ,
    \middle_reg[7]_1 ,
    \channel_i\.data102_in ,
    \middle_reg[8] ,
    \middle_reg[8]_0 ,
    FETCH_REC_Instr_valid_reg_0,
    curState,
    \tail_reg[4] ,
    \tail_reg[0] ,
    \switch2channel\.ready ,
    CO,
    EXE2_Instr_valid_reg_0,
    bbs_go,
    FETCH_REC_Instr_valid_reg_1,
    \cur_state[2]_i_12 ,
    \cur_state[2]_i_12_0 ,
    content_reg_bram_0_i_49_0,
    content_reg_bram_0_i_49_1,
    content_reg_bram_0_i_49_2,
    content_reg_bram_0_i_49_3,
    content_reg_bram_0_i_49_4,
    content_reg_bram_0_i_49_5,
    content_reg_bram_0_i_49_6,
    content_reg_bram_0_i_49_7,
    \EXE1_Instr_reg[0]_0 ,
    \EXE1_Instr_reg[1]_0 ,
    \EXE1_Instr_reg[2]_0 ,
    \EXE1_Instr_reg[3]_0 ,
    \EXE1_Instr_reg[4]_0 ,
    \EXE1_Instr_reg[5]_0 ,
    \EXE1_Instr_reg[6]_0 ,
    \EXE1_Instr_reg[7]_0 ,
    \EXE1_Instr_reg[8]_0 ,
    \EXE1_Instr_reg[9]_1 ,
    \EXE1_Instr_reg[10]_0 ,
    \EXE1_Instr_reg[11]_0 ,
    \EXE1_Instr_reg[12]_0 ,
    \EXE1_Instr_reg[13]_0 ,
    \EXE1_Instr_reg[14]_0 ,
    \EXE1_Instr_reg[15]_0 ,
    D);
  output [0:0]SR;
  output FETCH_REC_Instr_valid;
  output \EXE1_Instr_reg[9]_0 ;
  output [7:0]cur_is_even_character_reg;
  output [7:0]cur_is_even_character_reg_0;
  output [8:0]content_reg_bram_0;
  output \cur_state_reg[2] ;
  output EXE1_Instr_valid_reg_0;
  output [7:0]DINADIN;
  output [7:0]cur_is_even_character_reg_1;
  output [8:0]EXE1_Instr_valid_reg_1;
  output [0:0]cur_is_even_character_reg_rep__1;
  output cur_is_even_character_reg_rep__1_0;
  output [0:0]cur_is_even_character_reg_rep__1_1;
  output cur_is_even_character_reg_rep__1_2;
  output \switch2channel\.valid ;
  output [0:0]p_0_in;
  output \cur_state_reg[2]_0 ;
  output EXE1_Instr_valid_reg_2;
  output [0:0]bb_accepts;
  output EXE1_Instr_valid_reg_3;
  input s00_axi_aclk;
  input [0:0]E;
  input [2:0]\old_grant_reg[0] ;
  input \old_grant_reg[0]_0 ;
  input s00_axi_aresetn;
  input cur_is_even_character;
  input [7:0]DOUTBDOUT;
  input \middle_reg[7] ;
  input [7:0]\middle_reg[7]_0 ;
  input \middle_reg[7]_1 ;
  input [8:0]\channel_i\.data102_in ;
  input [8:0]\middle_reg[8] ;
  input \middle_reg[8]_0 ;
  input FETCH_REC_Instr_valid_reg_0;
  input [0:0]curState;
  input \tail_reg[4] ;
  input \tail_reg[0] ;
  input \switch2channel\.ready ;
  input [0:0]CO;
  input EXE2_Instr_valid_reg_0;
  input bbs_go;
  input FETCH_REC_Instr_valid_reg_1;
  input \cur_state[2]_i_12 ;
  input \cur_state[2]_i_12_0 ;
  input content_reg_bram_0_i_49_0;
  input content_reg_bram_0_i_49_1;
  input content_reg_bram_0_i_49_2;
  input content_reg_bram_0_i_49_3;
  input content_reg_bram_0_i_49_4;
  input content_reg_bram_0_i_49_5;
  input content_reg_bram_0_i_49_6;
  input content_reg_bram_0_i_49_7;
  input \EXE1_Instr_reg[0]_0 ;
  input \EXE1_Instr_reg[1]_0 ;
  input \EXE1_Instr_reg[2]_0 ;
  input \EXE1_Instr_reg[3]_0 ;
  input \EXE1_Instr_reg[4]_0 ;
  input \EXE1_Instr_reg[5]_0 ;
  input \EXE1_Instr_reg[6]_0 ;
  input \EXE1_Instr_reg[7]_0 ;
  input \EXE1_Instr_reg[8]_0 ;
  input \EXE1_Instr_reg[9]_1 ;
  input \EXE1_Instr_reg[10]_0 ;
  input \EXE1_Instr_reg[11]_0 ;
  input \EXE1_Instr_reg[12]_0 ;
  input \EXE1_Instr_reg[13]_0 ;
  input \EXE1_Instr_reg[14]_0 ;
  input \EXE1_Instr_reg[15]_0 ;
  input [7:0]D;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [15:0]EXE1_Instr;
  wire \EXE1_Instr_reg[0]_0 ;
  wire \EXE1_Instr_reg[10]_0 ;
  wire \EXE1_Instr_reg[11]_0 ;
  wire \EXE1_Instr_reg[12]_0 ;
  wire \EXE1_Instr_reg[13]_0 ;
  wire \EXE1_Instr_reg[14]_0 ;
  wire \EXE1_Instr_reg[15]_0 ;
  wire \EXE1_Instr_reg[1]_0 ;
  wire \EXE1_Instr_reg[2]_0 ;
  wire \EXE1_Instr_reg[3]_0 ;
  wire \EXE1_Instr_reg[4]_0 ;
  wire \EXE1_Instr_reg[5]_0 ;
  wire \EXE1_Instr_reg[6]_0 ;
  wire \EXE1_Instr_reg[7]_0 ;
  wire \EXE1_Instr_reg[8]_0 ;
  wire \EXE1_Instr_reg[9]_0 ;
  wire \EXE1_Instr_reg[9]_1 ;
  wire EXE1_Instr_valid;
  wire EXE1_Instr_valid_reg_0;
  wire [8:0]EXE1_Instr_valid_reg_1;
  wire EXE1_Instr_valid_reg_2;
  wire EXE1_Instr_valid_reg_3;
  wire [7:0]EXE1_Pc;
  wire \EXE2_Instr_reg_n_0_[0] ;
  wire \EXE2_Instr_reg_n_0_[1] ;
  wire \EXE2_Instr_reg_n_0_[2] ;
  wire \EXE2_Instr_reg_n_0_[3] ;
  wire \EXE2_Instr_reg_n_0_[4] ;
  wire \EXE2_Instr_reg_n_0_[5] ;
  wire \EXE2_Instr_reg_n_0_[6] ;
  wire \EXE2_Instr_reg_n_0_[7] ;
  wire EXE2_Instr_valid;
  wire EXE2_Instr_valid9_out;
  wire EXE2_Instr_valid_i_2_n_0;
  wire EXE2_Instr_valid_reg_0;
  wire [7:0]EXE2_Pc;
  wire [15:0]FETCH_REC_Instr;
  wire \FETCH_REC_Instr[15]_i_5_n_0 ;
  wire \FETCH_REC_Instr[15]_i_6_n_0 ;
  wire \FETCH_REC_Instr[15]_i_7_n_0 ;
  wire [15:0]FETCH_REC_Instr_next;
  wire FETCH_REC_Instr_valid;
  wire FETCH_REC_Instr_valid_reg_0;
  wire FETCH_REC_Instr_valid_reg_1;
  wire [7:0]FETCH_REC_Pc;
  wire FETCH_REC_has_to_save;
  wire FETCH_REC_not_stall;
  wire [0:0]SR;
  wire arbiter_output_pc_port_n_27;
  wire arbiter_output_pc_port_n_58;
  wire arbiter_output_pc_port_n_62;
  wire [0:0]bb_accepts;
  wire bbs_go;
  wire [8:0]\channel_i\.data102_in ;
  wire [8:0]content_reg_bram_0;
  wire content_reg_bram_0_i_32_n_0;
  wire content_reg_bram_0_i_49_0;
  wire content_reg_bram_0_i_49_1;
  wire content_reg_bram_0_i_49_2;
  wire content_reg_bram_0_i_49_3;
  wire content_reg_bram_0_i_49_4;
  wire content_reg_bram_0_i_49_5;
  wire content_reg_bram_0_i_49_6;
  wire content_reg_bram_0_i_49_7;
  wire content_reg_bram_0_i_49_n_0;
  wire content_reg_bram_0_i_50_n_0;
  wire content_reg_bram_0_i_52_n_0;
  wire content_reg_bram_0_i_53__6_n_0;
  wire content_reg_bram_0_i_54_n_0;
  wire content_reg_bram_0_i_56__6_n_0;
  wire content_reg_bram_0_i_58__6_n_0;
  wire content_reg_bram_0_i_60_n_0;
  wire content_reg_bram_0_i_61_n_0;
  wire content_reg_bram_0_i_62_n_0;
  wire content_reg_bram_0_i_65_n_0;
  wire content_reg_bram_0_i_66_n_0;
  wire content_reg_bram_0_i_75_n_0;
  wire content_reg_bram_0_i_76_n_0;
  wire content_reg_bram_0_i_77_n_0;
  wire content_reg_bram_0_i_78_n_0;
  wire content_reg_bram_0_i_79_n_0;
  wire content_reg_bram_0_i_80_n_0;
  wire content_reg_bram_0_i_81_n_0;
  wire [0:0]curState;
  wire cur_is_even_character;
  wire [7:0]cur_is_even_character_reg;
  wire [7:0]cur_is_even_character_reg_0;
  wire [7:0]cur_is_even_character_reg_1;
  wire [0:0]cur_is_even_character_reg_rep__1;
  wire cur_is_even_character_reg_rep__1_0;
  wire [0:0]cur_is_even_character_reg_rep__1_1;
  wire cur_is_even_character_reg_rep__1_2;
  wire \cur_state[2]_i_12 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state_reg[2] ;
  wire \cur_state_reg[2]_0 ;
  wire \middle_reg[7] ;
  wire [7:0]\middle_reg[7]_0 ;
  wire \middle_reg[7]_1 ;
  wire [8:0]\middle_reg[8] ;
  wire \middle_reg[8]_0 ;
  wire \old_grant[0]_i_2__0_n_0 ;
  wire \old_grant[0]_i_3_n_0 ;
  wire \old_grant[0]_i_4_n_0 ;
  wire \old_grant[0]_i_5_n_0 ;
  wire \old_grant[0]_i_6_n_0 ;
  wire \old_grant[0]_i_7_n_0 ;
  wire \old_grant[0]_i_8_n_0 ;
  wire [2:0]\old_grant_reg[0] ;
  wire \old_grant_reg[0]_0 ;
  wire [0:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire p_12_in;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [7:0]sel0;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \tail_reg[0] ;
  wire \tail_reg[4] ;

  FDRE \EXE1_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[0]),
        .Q(EXE1_Instr[0]),
        .R(SR));
  FDSE \EXE1_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[10]),
        .Q(p_0_in_0[2]),
        .S(SR));
  FDRE \EXE1_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[11]),
        .Q(EXE1_Instr[11]),
        .R(SR));
  FDRE \EXE1_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[12]),
        .Q(EXE1_Instr[12]),
        .R(SR));
  FDRE \EXE1_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[13]),
        .Q(EXE1_Instr[13]),
        .R(SR));
  FDRE \EXE1_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[14]),
        .Q(EXE1_Instr[14]),
        .R(SR));
  FDRE \EXE1_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[15]),
        .Q(EXE1_Instr[15]),
        .R(SR));
  FDRE \EXE1_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[1]),
        .Q(EXE1_Instr[1]),
        .R(SR));
  FDRE \EXE1_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[2]),
        .Q(EXE1_Instr[2]),
        .R(SR));
  FDRE \EXE1_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[3]),
        .Q(EXE1_Instr[3]),
        .R(SR));
  FDRE \EXE1_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[4]),
        .Q(EXE1_Instr[4]),
        .R(SR));
  FDRE \EXE1_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[5]),
        .Q(EXE1_Instr[5]),
        .R(SR));
  FDRE \EXE1_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[6]),
        .Q(EXE1_Instr[6]),
        .R(SR));
  FDRE \EXE1_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[7]),
        .Q(EXE1_Instr[7]),
        .R(SR));
  FDRE \EXE1_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[8]),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \EXE1_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Instr_next[9]),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE EXE1_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_58),
        .Q(EXE1_Instr_valid),
        .R(1'b0));
  FDRE \EXE1_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[0]),
        .Q(EXE1_Pc[0]),
        .R(SR));
  FDRE \EXE1_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[1]),
        .Q(EXE1_Pc[1]),
        .R(SR));
  FDRE \EXE1_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[2]),
        .Q(EXE1_Pc[2]),
        .R(SR));
  FDRE \EXE1_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[3]),
        .Q(EXE1_Pc[3]),
        .R(SR));
  FDRE \EXE1_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[4]),
        .Q(EXE1_Pc[4]),
        .R(SR));
  FDRE \EXE1_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[5]),
        .Q(EXE1_Pc[5]),
        .R(SR));
  FDRE \EXE1_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[6]),
        .Q(EXE1_Pc[6]),
        .R(SR));
  FDRE \EXE1_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(FETCH_REC_not_stall),
        .D(FETCH_REC_Pc[7]),
        .Q(EXE1_Pc[7]),
        .R(SR));
  FDRE \EXE2_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[0]),
        .Q(\EXE2_Instr_reg_n_0_[0] ),
        .R(SR));
  FDSE \EXE2_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in_0[2]),
        .Q(sel0[2]),
        .S(SR));
  FDRE \EXE2_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[11]),
        .Q(sel0[3]),
        .R(SR));
  FDRE \EXE2_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[12]),
        .Q(sel0[4]),
        .R(SR));
  FDRE \EXE2_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[13]),
        .Q(sel0[5]),
        .R(SR));
  FDRE \EXE2_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[14]),
        .Q(sel0[6]),
        .R(SR));
  FDRE \EXE2_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[15]),
        .Q(sel0[7]),
        .R(SR));
  FDRE \EXE2_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[1]),
        .Q(\EXE2_Instr_reg_n_0_[1] ),
        .R(SR));
  FDRE \EXE2_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[2]),
        .Q(\EXE2_Instr_reg_n_0_[2] ),
        .R(SR));
  FDRE \EXE2_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[3]),
        .Q(\EXE2_Instr_reg_n_0_[3] ),
        .R(SR));
  FDRE \EXE2_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[4]),
        .Q(\EXE2_Instr_reg_n_0_[4] ),
        .R(SR));
  FDRE \EXE2_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[5]),
        .Q(\EXE2_Instr_reg_n_0_[5] ),
        .R(SR));
  FDRE \EXE2_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[6]),
        .Q(\EXE2_Instr_reg_n_0_[6] ),
        .R(SR));
  FDRE \EXE2_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Instr[7]),
        .Q(\EXE2_Instr_reg_n_0_[7] ),
        .R(SR));
  FDRE \EXE2_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in_0[0]),
        .Q(sel0[0]),
        .R(SR));
  FDRE \EXE2_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(p_0_in_0[1]),
        .Q(sel0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    EXE2_Instr_valid_i_2
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .I4(\old_grant[0]_i_8_n_0 ),
        .O(EXE2_Instr_valid_i_2_n_0));
  FDRE EXE2_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_62),
        .Q(EXE2_Instr_valid),
        .R(SR));
  FDRE \EXE2_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[0]),
        .Q(EXE2_Pc[0]),
        .R(SR));
  FDRE \EXE2_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[1]),
        .Q(EXE2_Pc[1]),
        .R(SR));
  FDRE \EXE2_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[2]),
        .Q(EXE2_Pc[2]),
        .R(SR));
  FDRE \EXE2_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[3]),
        .Q(EXE2_Pc[3]),
        .R(SR));
  FDRE \EXE2_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[4]),
        .Q(EXE2_Pc[4]),
        .R(SR));
  FDRE \EXE2_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[5]),
        .Q(EXE2_Pc[5]),
        .R(SR));
  FDRE \EXE2_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[6]),
        .Q(EXE2_Pc[6]),
        .R(SR));
  FDRE \EXE2_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(EXE2_Instr_valid9_out),
        .D(EXE1_Pc[7]),
        .Q(EXE2_Pc[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[0]_i_1 
       (.I0(FETCH_REC_Instr[0]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[0]_0 ),
        .O(FETCH_REC_Instr_next[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[10]_i_1 
       (.I0(FETCH_REC_Instr[10]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[10]_0 ),
        .O(FETCH_REC_Instr_next[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[11]_i_1 
       (.I0(FETCH_REC_Instr[11]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[11]_0 ),
        .O(FETCH_REC_Instr_next[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[12]_i_1 
       (.I0(FETCH_REC_Instr[12]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[12]_0 ),
        .O(FETCH_REC_Instr_next[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[13]_i_1 
       (.I0(FETCH_REC_Instr[13]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[13]_0 ),
        .O(FETCH_REC_Instr_next[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[14]_i_1 
       (.I0(FETCH_REC_Instr[14]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[14]_0 ),
        .O(FETCH_REC_Instr_next[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[15]_i_2 
       (.I0(FETCH_REC_Instr[15]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[15]_0 ),
        .O(FETCH_REC_Instr_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FETCH_REC_Instr[15]_i_5 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[0]),
        .I3(\old_grant[0]_i_2__0_n_0 ),
        .O(\FETCH_REC_Instr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0007)) 
    \FETCH_REC_Instr[15]_i_6 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[1]),
        .I2(\old_grant[0]_i_3_n_0 ),
        .I3(content_reg_bram_0_i_76_n_0),
        .O(\FETCH_REC_Instr[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h2323233F)) 
    \FETCH_REC_Instr[15]_i_7 
       (.I0(\tail_reg[0] ),
        .I1(\switch2channel\.ready ),
        .I2(EXE2_Instr_valid_reg_0),
        .I3(\old_grant[0]_i_4_n_0 ),
        .I4(content_reg_bram_0_i_49_n_0),
        .O(\FETCH_REC_Instr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[1]_i_1 
       (.I0(FETCH_REC_Instr[1]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[1]_0 ),
        .O(FETCH_REC_Instr_next[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[2]_i_1 
       (.I0(FETCH_REC_Instr[2]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[2]_0 ),
        .O(FETCH_REC_Instr_next[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[3]_i_1 
       (.I0(FETCH_REC_Instr[3]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[3]_0 ),
        .O(FETCH_REC_Instr_next[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[4]_i_1 
       (.I0(FETCH_REC_Instr[4]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[4]_0 ),
        .O(FETCH_REC_Instr_next[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[5]_i_1 
       (.I0(FETCH_REC_Instr[5]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[5]_0 ),
        .O(FETCH_REC_Instr_next[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[6]_i_1 
       (.I0(FETCH_REC_Instr[6]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[6]_0 ),
        .O(FETCH_REC_Instr_next[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[7]_i_1 
       (.I0(FETCH_REC_Instr[7]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[7]_0 ),
        .O(FETCH_REC_Instr_next[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[8]_i_1 
       (.I0(FETCH_REC_Instr[8]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[8]_0 ),
        .O(FETCH_REC_Instr_next[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \FETCH_REC_Instr[9]_i_1 
       (.I0(FETCH_REC_Instr[9]),
        .I1(FETCH_REC_Instr_valid),
        .I2(FETCH_REC_has_to_save),
        .I3(\EXE1_Instr_reg[9]_1 ),
        .O(FETCH_REC_Instr_next[9]));
  FDRE \FETCH_REC_Instr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[0]),
        .Q(FETCH_REC_Instr[0]),
        .R(SR));
  FDSE \FETCH_REC_Instr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[10]),
        .Q(FETCH_REC_Instr[10]),
        .S(SR));
  FDRE \FETCH_REC_Instr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[11]),
        .Q(FETCH_REC_Instr[11]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[12]),
        .Q(FETCH_REC_Instr[12]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[13]),
        .Q(FETCH_REC_Instr[13]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[14]),
        .Q(FETCH_REC_Instr[14]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[15]),
        .Q(FETCH_REC_Instr[15]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[1]),
        .Q(FETCH_REC_Instr[1]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[2]),
        .Q(FETCH_REC_Instr[2]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[3]),
        .Q(FETCH_REC_Instr[3]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[4]),
        .Q(FETCH_REC_Instr[4]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[5]),
        .Q(FETCH_REC_Instr[5]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[6]),
        .Q(FETCH_REC_Instr[6]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[7]),
        .Q(FETCH_REC_Instr[7]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[8]),
        .Q(FETCH_REC_Instr[8]),
        .R(SR));
  FDRE \FETCH_REC_Instr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_12_in),
        .D(FETCH_REC_Instr_next[9]),
        .Q(FETCH_REC_Instr[9]),
        .R(SR));
  FDRE FETCH_REC_Instr_valid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arbiter_output_pc_port_n_27),
        .Q(FETCH_REC_Instr_valid),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(FETCH_REC_Pc[0]),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(FETCH_REC_Pc[1]),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(FETCH_REC_Pc[2]),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(FETCH_REC_Pc[3]),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(FETCH_REC_Pc[4]),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(FETCH_REC_Pc[5]),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(FETCH_REC_Pc[6]),
        .R(SR));
  FDRE \FETCH_REC_Pc_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(FETCH_REC_Pc[7]),
        .R(SR));
  FDRE FETCH_REC_has_to_save_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(FETCH_REC_has_to_save),
        .R(SR));
  re2_copro_re2_copro_0_1_arbiter_2_rr_93 arbiter_output_pc_port
       (.DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(p_12_in),
        .\EXE1_Instr_reg[8] (EXE2_Instr_valid9_out),
        .EXE1_Instr_valid(EXE1_Instr_valid),
        .EXE1_Instr_valid_reg(EXE1_Instr_valid_reg_0),
        .EXE1_Instr_valid_reg_0(EXE1_Instr_valid_reg_1),
        .EXE1_Instr_valid_reg_1(EXE1_Instr_valid_reg_2),
        .\EXE2_Instr_reg[15] ({p_0_in_0,EXE1_Instr[6:4],EXE1_Instr[2:0]}),
        .\EXE2_Instr_reg[15]_0 (\old_grant[0]_i_2__0_n_0 ),
        .EXE2_Instr_valid(EXE2_Instr_valid),
        .EXE2_Instr_valid_reg(arbiter_output_pc_port_n_62),
        .EXE2_Instr_valid_reg_0(EXE2_Instr_valid_reg_0),
        .EXE2_Instr_valid_reg_1(EXE2_Instr_valid_i_2_n_0),
        .FETCH_REC_Instr_valid_reg(arbiter_output_pc_port_n_58),
        .FETCH_REC_Instr_valid_reg_0(FETCH_REC_not_stall),
        .FETCH_REC_Instr_valid_reg_1(FETCH_REC_Instr_valid),
        .FETCH_REC_Instr_valid_reg_2(FETCH_REC_Instr_valid_reg_0),
        .FETCH_REC_Instr_valid_reg_3(FETCH_REC_Instr_valid_reg_1),
        .FETCH_REC_Instr_valid_reg_4(\FETCH_REC_Instr[15]_i_7_n_0 ),
        .FETCH_REC_Instr_valid_reg_5(\FETCH_REC_Instr[15]_i_6_n_0 ),
        .FETCH_REC_Instr_valid_reg_6(\FETCH_REC_Instr[15]_i_5_n_0 ),
        .Q({EXE1_Pc[6:4],EXE1_Pc[2:0]}),
        .SR(SR),
        .bbs_go(bbs_go),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .content_reg_bram_0(content_reg_bram_0),
        .content_reg_bram_0_0(\cur_state_reg[2] ),
        .content_reg_bram_0_i_28__0({EXE2_Pc[6:4],EXE2_Pc[2:0]}),
        .content_reg_bram_0_i_28__0_0({\EXE2_Instr_reg_n_0_[6] ,\EXE2_Instr_reg_n_0_[5] ,\EXE2_Instr_reg_n_0_[4] ,\EXE2_Instr_reg_n_0_[2] ,\EXE2_Instr_reg_n_0_[1] }),
        .content_reg_bram_0_i_28__0_1(content_reg_bram_0_i_78_n_0),
        .content_reg_bram_0_i_31(content_reg_bram_0_i_79_n_0),
        .content_reg_bram_0_i_32__0(content_reg_bram_0_i_80_n_0),
        .curState(curState),
        .\curState_reg[0] (arbiter_output_pc_port_n_27),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_rep__1(cur_is_even_character_reg_rep__1),
        .cur_is_even_character_reg_rep__1_0(cur_is_even_character_reg_rep__1_0),
        .cur_is_even_character_reg_rep__1_1(cur_is_even_character_reg_rep__1_1),
        .cur_is_even_character_reg_rep__1_2(cur_is_even_character_reg_rep__1_2),
        .\middle_reg[0] (content_reg_bram_0_i_66_n_0),
        .\middle_reg[1] (content_reg_bram_0_i_54_n_0),
        .\middle_reg[1]_0 (content_reg_bram_0_i_65_n_0),
        .\middle_reg[3] (content_reg_bram_0_i_62_n_0),
        .\middle_reg[4] (content_reg_bram_0_i_60_n_0),
        .\middle_reg[4]_0 (content_reg_bram_0_i_61_n_0),
        .\middle_reg[5] (content_reg_bram_0_i_58__6_n_0),
        .\middle_reg[6] (content_reg_bram_0_i_56__6_n_0),
        .\middle_reg[7] (\middle_reg[7] ),
        .\middle_reg[7]_0 (\middle_reg[7]_0 ),
        .\middle_reg[7]_1 (\middle_reg[7]_1 ),
        .\middle_reg[7]_2 (content_reg_bram_0_i_53__6_n_0),
        .\middle_reg[8] (\middle_reg[8] ),
        .\middle_reg[8]_0 (\middle_reg[8]_0 ),
        .\middle_reg[8]_1 (content_reg_bram_0_i_50_n_0),
        .\middle_reg[8]_2 (content_reg_bram_0_i_52_n_0),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\old_grant_reg[0]_0 ),
        .\old_grant_reg[0]_1 (\old_grant[0]_i_4_n_0 ),
        .\old_grant_reg[0]_2 (\old_grant[0]_i_3_n_0 ),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\tail_reg[4] (\tail_reg[4] ),
        .\tail_reg[4]_0 (content_reg_bram_0_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    content_reg_bram_0_i_1__1
       (.I0(\tail_reg[0] ),
        .I1(\cur_state_reg[2] ),
        .I2(\EXE1_Instr_reg[9]_0 ),
        .O(\switch2channel\.valid ));
  LUT6 #(
    .INIT(64'hAEEEAEEEAEEEF333)) 
    content_reg_bram_0_i_20__0
       (.I0(\tail_reg[0] ),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\old_grant[0]_i_4_n_0 ),
        .I5(content_reg_bram_0_i_49_n_0),
        .O(\cur_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h55555540)) 
    content_reg_bram_0_i_21__22
       (.I0(\old_grant[0]_i_4_n_0 ),
        .I1(p_0_in_0[1]),
        .I2(p_0_in_0[2]),
        .I3(\old_grant[0]_i_2__0_n_0 ),
        .I4(\old_grant[0]_i_3_n_0 ),
        .O(\EXE1_Instr_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h2EFF)) 
    content_reg_bram_0_i_32
       (.I0(\EXE1_Instr_reg[9]_0 ),
        .I1(\cur_state_reg[2] ),
        .I2(\tail_reg[0] ),
        .I3(EXE2_Instr_valid_reg_0),
        .O(content_reg_bram_0_i_32_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    content_reg_bram_0_i_49
       (.I0(p_0_in_0[1]),
        .I1(\old_grant[0]_i_7_n_0 ),
        .I2(\old_grant[0]_i_6_n_0 ),
        .I3(\old_grant[0]_i_5_n_0 ),
        .I4(p_0_in_0[0]),
        .I5(content_reg_bram_0_i_75_n_0),
        .O(content_reg_bram_0_i_49_n_0));
  LUT6 #(
    .INIT(64'h3CCC3CCCBEEEAAAA)) 
    content_reg_bram_0_i_50
       (.I0(EXE1_Instr[7]),
        .I1(EXE1_Pc[7]),
        .I2(content_reg_bram_0_i_53__6_n_0),
        .I3(EXE1_Pc[6]),
        .I4(content_reg_bram_0_i_76_n_0),
        .I5(content_reg_bram_0_i_77_n_0),
        .O(content_reg_bram_0_i_50_n_0));
  LUT5 #(
    .INIT(32'h0087FF87)) 
    content_reg_bram_0_i_52
       (.I0(content_reg_bram_0_i_78_n_0),
        .I1(EXE2_Pc[6]),
        .I2(EXE2_Pc[7]),
        .I3(\old_grant[0]_i_4_n_0 ),
        .I4(\EXE2_Instr_reg_n_0_[7] ),
        .O(content_reg_bram_0_i_52_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_53__6
       (.I0(EXE1_Pc[4]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Pc[3]),
        .I5(EXE1_Pc[5]),
        .O(content_reg_bram_0_i_53__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    content_reg_bram_0_i_54
       (.I0(\old_grant[0]_i_2__0_n_0 ),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .O(content_reg_bram_0_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_56__6
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[1]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[2]),
        .I4(EXE1_Pc[4]),
        .O(content_reg_bram_0_i_56__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_58__6
       (.I0(EXE1_Pc[2]),
        .I1(EXE1_Pc[0]),
        .I2(EXE1_Pc[1]),
        .I3(EXE1_Pc[3]),
        .O(content_reg_bram_0_i_58__6_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF95559555)) 
    content_reg_bram_0_i_60
       (.I0(EXE1_Pc[3]),
        .I1(EXE1_Pc[2]),
        .I2(EXE1_Pc[0]),
        .I3(EXE1_Pc[1]),
        .I4(EXE1_Instr[3]),
        .I5(content_reg_bram_0_i_54_n_0),
        .O(content_reg_bram_0_i_60_n_0));
  LUT6 #(
    .INIT(64'h7447474747474747)) 
    content_reg_bram_0_i_61
       (.I0(\EXE2_Instr_reg_n_0_[3] ),
        .I1(\old_grant[0]_i_4_n_0 ),
        .I2(EXE2_Pc[3]),
        .I3(EXE2_Pc[0]),
        .I4(EXE2_Pc[1]),
        .I5(EXE2_Pc[2]),
        .O(content_reg_bram_0_i_61_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    content_reg_bram_0_i_62
       (.I0(EXE1_Pc[0]),
        .I1(EXE1_Pc[1]),
        .O(content_reg_bram_0_i_62_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    content_reg_bram_0_i_65
       (.I0(\EXE2_Instr_reg_n_0_[0] ),
        .I1(\old_grant[0]_i_4_n_0 ),
        .I2(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h000002C2)) 
    content_reg_bram_0_i_66
       (.I0(content_reg_bram_0_i_81_n_0),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(\old_grant[0]_i_2__0_n_0 ),
        .O(content_reg_bram_0_i_66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    content_reg_bram_0_i_75
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[2]),
        .I2(\old_grant[0]_i_2__0_n_0 ),
        .O(content_reg_bram_0_i_75_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    content_reg_bram_0_i_76
       (.I0(EXE1_Instr[14]),
        .I1(EXE1_Instr[13]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[15]),
        .I4(EXE1_Instr[11]),
        .O(content_reg_bram_0_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    content_reg_bram_0_i_77
       (.I0(p_0_in_0[1]),
        .I1(p_0_in_0[2]),
        .I2(p_0_in_0[0]),
        .O(content_reg_bram_0_i_77_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    content_reg_bram_0_i_78
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .I4(EXE2_Pc[4]),
        .I5(EXE2_Pc[5]),
        .O(content_reg_bram_0_i_78_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    content_reg_bram_0_i_79
       (.I0(EXE2_Pc[4]),
        .I1(EXE2_Pc[3]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[1]),
        .I4(EXE2_Pc[0]),
        .O(content_reg_bram_0_i_79_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    content_reg_bram_0_i_80
       (.I0(EXE2_Pc[0]),
        .I1(EXE2_Pc[1]),
        .I2(EXE2_Pc[2]),
        .I3(EXE2_Pc[3]),
        .O(content_reg_bram_0_i_80_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    content_reg_bram_0_i_81
       (.I0(p_0_in_0[1]),
        .I1(\old_grant[0]_i_7_n_0 ),
        .I2(\old_grant[0]_i_6_n_0 ),
        .I3(\old_grant[0]_i_5_n_0 ),
        .O(content_reg_bram_0_i_81_n_0));
  LUT6 #(
    .INIT(64'h000000000000F002)) 
    \cur_state[2]_i_17 
       (.I0(\cur_state[2]_i_12 ),
        .I1(\cur_state[2]_i_12_0 ),
        .I2(p_0_in_0[2]),
        .I3(p_0_in_0[1]),
        .I4(\old_grant[0]_i_2__0_n_0 ),
        .I5(p_0_in_0[0]),
        .O(bb_accepts));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_110 
       (.I0(FETCH_REC_Instr_valid_reg_1),
        .I1(EXE1_Instr_valid),
        .I2(EXE2_Instr_valid),
        .I3(FETCH_REC_Instr_valid),
        .O(EXE1_Instr_valid_reg_3));
  LUT6 #(
    .INIT(64'h511151115111F777)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_111 
       (.I0(\tail_reg[0] ),
        .I1(\switch2channel\.ready ),
        .I2(CO),
        .I3(EXE2_Instr_valid_reg_0),
        .I4(\old_grant[0]_i_4_n_0 ),
        .I5(content_reg_bram_0_i_49_n_0),
        .O(\cur_state_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \old_grant[0]_i_2__0 
       (.I0(EXE1_Instr[11]),
        .I1(EXE1_Instr[15]),
        .I2(EXE1_Instr[12]),
        .I3(EXE1_Instr[13]),
        .I4(EXE1_Instr[14]),
        .I5(EXE1_Instr_valid),
        .O(\old_grant[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h55545555)) 
    \old_grant[0]_i_3 
       (.I0(p_0_in_0[0]),
        .I1(\old_grant[0]_i_5_n_0 ),
        .I2(\old_grant[0]_i_6_n_0 ),
        .I3(\old_grant[0]_i_7_n_0 ),
        .I4(p_0_in_0[1]),
        .O(\old_grant[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \old_grant[0]_i_4 
       (.I0(EXE2_Instr_valid),
        .I1(\old_grant[0]_i_8_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[6]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\old_grant[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_5 
       (.I0(EXE1_Instr[0]),
        .I1(content_reg_bram_0_i_49_2),
        .I2(content_reg_bram_0_i_49_3),
        .I3(EXE1_Instr[1]),
        .I4(content_reg_bram_0_i_49_4),
        .I5(EXE1_Instr[2]),
        .O(\old_grant[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \old_grant[0]_i_6 
       (.I0(EXE1_Instr[3]),
        .I1(content_reg_bram_0_i_49_5),
        .I2(content_reg_bram_0_i_49_6),
        .I3(EXE1_Instr[4]),
        .I4(content_reg_bram_0_i_49_7),
        .I5(EXE1_Instr[5]),
        .O(\old_grant[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \old_grant[0]_i_7 
       (.I0(EXE1_Instr[7]),
        .I1(content_reg_bram_0_i_49_0),
        .I2(EXE1_Instr[6]),
        .I3(content_reg_bram_0_i_49_1),
        .O(\old_grant[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \old_grant[0]_i_8 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(\old_grant[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h08A8)) 
    \tail[6]_i_1 
       (.I0(\switch2channel\.ready ),
        .I1(\tail_reg[0] ),
        .I2(\cur_state_reg[2] ),
        .I3(\EXE1_Instr_reg[9]_0 ),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch_10
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch_23
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch_36
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch_49
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch_62
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch_75
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "switch" *) 
module re2_copro_re2_copro_0_1_switch_88
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [2:0]DI;
  input [3:0]S;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [3:0]S;
  wire min_latency1_carry_n_5;
  wire min_latency1_carry_n_6;
  wire min_latency1_carry_n_7;
  wire [7:4]NLW_min_latency1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_min_latency1_carry_O_UNCONNECTED;

  CARRY8 min_latency1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_min_latency1_carry_CO_UNCONNECTED[7:4],CO,min_latency1_carry_n_5,min_latency1_carry_n_6,min_latency1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,DI}),
        .O(NLW_min_latency1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "topology_token_ring" *) 
module re2_copro_re2_copro_0_1_topology_token_ring
   (SR,
    D,
    E,
    ADDRARDADDR,
    \cur_state_reg[1] ,
    \slv_reg4_reg[2] ,
    bram_r_valid,
    \cur_cc_pointer_reg[2] ,
    \cur_cc_pointer_reg[2]_0 ,
    \cur_cc_pointer_reg[2]_1 ,
    \cur_cc_pointer_reg[2]_2 ,
    \cur_cc_pointer_reg[2]_3 ,
    \cur_cc_pointer_reg[2]_4 ,
    \cur_cc_pointer_reg[2]_5 ,
    \cur_cc_pointer_reg[2]_6 ,
    cur_is_even_character_reg,
    cur_is_even_character_reg_0,
    cur_is_even_character_reg_1,
    cur_is_even_character_reg_2,
    s00_axi_aclk,
    \memory\.data ,
    cur_is_even_character,
    \FETCH_REC_Pc_reg[0] ,
    \FETCH_REC_Pc_reg[7] ,
    \FETCH_REC_Pc_reg[0]_0 ,
    Q,
    \old_grant_reg[0] ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ,
    s00_axi_aresetn,
    CO,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ,
    \cur_state_reg[0] ,
    \cur_state_reg[0]_0 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ,
    \cur_state_reg[0]_1 ,
    O,
    \FSM_sequential_status_register_reg[0] ,
    \FSM_sequential_status_register_reg[0]_0 ,
    \FSM_sequential_status_register_reg[0]_1 ,
    \FSM_sequential_status_register_reg[0]_2 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ,
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15 ,
    \old_grant_reg[0]_i_15 ,
    \cur_state[2]_i_11_0 ,
    \cur_state[1]_i_5 ,
    \cur_state[2]_i_12_0 ,
    \cur_state[2]_i_12_1 );
  output [0:0]SR;
  output [2:0]D;
  output [0:0]E;
  output [8:0]ADDRARDADDR;
  output [0:0]\cur_state_reg[1] ;
  output [0:0]\slv_reg4_reg[2] ;
  output bram_r_valid;
  output \cur_cc_pointer_reg[2] ;
  output \cur_cc_pointer_reg[2]_0 ;
  output \cur_cc_pointer_reg[2]_1 ;
  output \cur_cc_pointer_reg[2]_2 ;
  output \cur_cc_pointer_reg[2]_3 ;
  output \cur_cc_pointer_reg[2]_4 ;
  output \cur_cc_pointer_reg[2]_5 ;
  output \cur_cc_pointer_reg[2]_6 ;
  output cur_is_even_character_reg;
  output cur_is_even_character_reg_0;
  output cur_is_even_character_reg_1;
  output cur_is_even_character_reg_2;
  input s00_axi_aclk;
  input [63:0]\memory\.data ;
  input cur_is_even_character;
  input \FETCH_REC_Pc_reg[0] ;
  input \FETCH_REC_Pc_reg[7] ;
  input \FETCH_REC_Pc_reg[0]_0 ;
  input [2:0]Q;
  input [2:0]\old_grant_reg[0] ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  input s00_axi_aresetn;
  input [0:0]CO;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  input \cur_state_reg[0] ;
  input \cur_state_reg[0]_0 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  input [3:0]\cur_state_reg[0]_1 ;
  input [5:0]O;
  input \FSM_sequential_status_register_reg[0] ;
  input \FSM_sequential_status_register_reg[0]_0 ;
  input \FSM_sequential_status_register_reg[0]_1 ;
  input \FSM_sequential_status_register_reg[0]_2 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  input [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  input [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  input \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15 ;
  input [63:0]\old_grant_reg[0]_i_15 ;
  input \cur_state[2]_i_11_0 ;
  input \cur_state[1]_i_5 ;
  input \cur_state[2]_i_12_0 ;
  input \cur_state[2]_i_12_1 ;

  wire [8:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire \FETCH_REC_Pc_reg[0] ;
  wire \FETCH_REC_Pc_reg[0]_0 ;
  wire \FETCH_REC_Pc_reg[7] ;
  wire \FSM_sequential_status_register_reg[0] ;
  wire \FSM_sequential_status_register_reg[0]_0 ;
  wire \FSM_sequential_status_register_reg[0]_1 ;
  wire \FSM_sequential_status_register_reg[0]_2 ;
  wire [5:0]O;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\aChannel/fifo_channel/p_0_in ;
  wire [0:0]\aChannel/fifo_channel/p_0_in_12 ;
  wire [0:0]\aChannel/fifo_channel/p_0_in_22 ;
  wire [0:0]\aChannel/fifo_channel/p_0_in_32 ;
  wire [0:0]\aChannel/fifo_channel/p_0_in_42 ;
  wire [0:0]\aChannel/fifo_channel/p_0_in_47 ;
  wire [0:0]\aChannel/fifo_channel/p_0_in_53 ;
  wire all_bb_full;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even/from_memory ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even/from_memory_16 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even/from_memory_26 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even/from_memory_36 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even/from_memory_46 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even/from_memory_52 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even_data_in ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even_data_in_19 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even_data_in_2 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even_data_in_29 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even_data_in_39 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_even_data_in_9 ;
  wire \anEngine/anEngine/buffer/fifo_even_data_in_valid ;
  wire \anEngine/anEngine/buffer/fifo_even_data_in_valid_10 ;
  wire \anEngine/anEngine/buffer/fifo_even_data_in_valid_20 ;
  wire \anEngine/anEngine/buffer/fifo_even_data_in_valid_3 ;
  wire \anEngine/anEngine/buffer/fifo_even_data_in_valid_30 ;
  wire \anEngine/anEngine/buffer/fifo_even_data_in_valid_40 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd/from_memory ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd/from_memory_15 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd/from_memory_25 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd/from_memory_35 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd/from_memory_45 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd/from_memory_51 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd_data_in ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd_data_in_1 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd_data_in_18 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd_data_in_28 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd_data_in_38 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd_data_in_48 ;
  wire [7:0]\anEngine/anEngine/buffer/fifo_odd_data_in_8 ;
  wire \anEngine/anEngine/buffer/fifo_odd_data_in_valid ;
  wire \anEngine/anEngine/buffer/fifo_odd_data_in_valid_11 ;
  wire \anEngine/anEngine/buffer/fifo_odd_data_in_valid_21 ;
  wire \anEngine/anEngine/buffer/fifo_odd_data_in_valid_31 ;
  wire \anEngine/anEngine/buffer/fifo_odd_data_in_valid_4 ;
  wire \anEngine/anEngine/buffer/fifo_odd_data_in_valid_41 ;
  wire [2:0]\anEngine/anEngine/g.aregex_cpu/p_0_in ;
  wire any_bb_accept;
  wire any_bb_running;
  wire arbiter_tree_to_cope_with_memory_contention_n_0;
  wire arbiter_tree_to_cope_with_memory_contention_n_1;
  wire arbiter_tree_to_cope_with_memory_contention_n_10;
  wire arbiter_tree_to_cope_with_memory_contention_n_11;
  wire arbiter_tree_to_cope_with_memory_contention_n_2;
  wire arbiter_tree_to_cope_with_memory_contention_n_3;
  wire arbiter_tree_to_cope_with_memory_contention_n_4;
  wire arbiter_tree_to_cope_with_memory_contention_n_5;
  wire arbiter_tree_to_cope_with_memory_contention_n_6;
  wire arbiter_tree_to_cope_with_memory_contention_n_7;
  wire arbiter_tree_to_cope_with_memory_contention_n_8;
  wire arbiter_tree_to_cope_with_memory_contention_n_9;
  wire [7:0]bb_accepts;
  wire [6:6]bb_full;
  wire [6:2]bb_running;
  wire bbs_go;
  wire bram_r_valid;
  wire [8:0]\channel_i\.data102_in ;
  wire [6:0]channel_old_latency_next;
  wire [6:0]channel_old_latency_next_14;
  wire [6:0]channel_old_latency_next_24;
  wire [6:0]channel_old_latency_next_34;
  wire [6:0]channel_old_latency_next_44;
  wire [6:0]channel_old_latency_next_50;
  wire [6:0]channel_old_latency_next_54;
  wire [6:0]channel_old_latency_next_6;
  wire \cpu2switch\.valid ;
  wire \cur_cc_pointer_reg[2] ;
  wire \cur_cc_pointer_reg[2]_0 ;
  wire \cur_cc_pointer_reg[2]_1 ;
  wire \cur_cc_pointer_reg[2]_2 ;
  wire \cur_cc_pointer_reg[2]_3 ;
  wire \cur_cc_pointer_reg[2]_4 ;
  wire \cur_cc_pointer_reg[2]_5 ;
  wire \cur_cc_pointer_reg[2]_6 ;
  wire cur_is_even_character;
  wire cur_is_even_character_reg;
  wire cur_is_even_character_reg_0;
  wire cur_is_even_character_reg_1;
  wire cur_is_even_character_reg_2;
  wire \cur_state[0]_i_4_n_0 ;
  wire \cur_state[0]_i_5_n_0 ;
  wire \cur_state[0]_i_6_n_0 ;
  wire \cur_state[1]_i_5 ;
  wire \cur_state[1]_i_6_n_0 ;
  wire \cur_state[1]_i_7_n_0 ;
  wire \cur_state[1]_i_9_n_0 ;
  wire \cur_state[2]_i_11_0 ;
  wire \cur_state[2]_i_11_n_0 ;
  wire \cur_state[2]_i_12_0 ;
  wire \cur_state[2]_i_12_1 ;
  wire \cur_state[2]_i_12_n_0 ;
  wire \cur_state_reg[0] ;
  wire \cur_state_reg[0]_0 ;
  wire [3:0]\cur_state_reg[0]_1 ;
  wire [0:0]\cur_state_reg[1] ;
  wire \genblk1[0].engine_and_station_i_n_11 ;
  wire \genblk1[0].engine_and_station_i_n_19 ;
  wire \genblk1[0].engine_and_station_i_n_20 ;
  wire \genblk1[0].engine_and_station_i_n_21 ;
  wire \genblk1[0].engine_and_station_i_n_22 ;
  wire \genblk1[0].engine_and_station_i_n_23 ;
  wire \genblk1[0].engine_and_station_i_n_24 ;
  wire \genblk1[0].engine_and_station_i_n_25 ;
  wire \genblk1[0].engine_and_station_i_n_26 ;
  wire \genblk1[0].engine_and_station_i_n_35 ;
  wire \genblk1[0].engine_and_station_i_n_38 ;
  wire \genblk1[0].engine_and_station_i_n_39 ;
  wire \genblk1[0].engine_and_station_i_n_41 ;
  wire \genblk1[0].engine_and_station_i_n_42 ;
  wire \genblk1[0].engine_and_station_i_n_43 ;
  wire \genblk1[0].engine_and_station_i_n_44 ;
  wire \genblk1[0].engine_and_station_i_n_46 ;
  wire \genblk1[0].engine_and_station_i_n_48 ;
  wire \genblk1[0].engine_and_station_i_n_6 ;
  wire \genblk1[0].engine_and_station_i_n_8 ;
  wire \genblk1[0].engine_and_station_i_n_9 ;
  wire \genblk1[1].engine_and_station_i_n_0 ;
  wire \genblk1[1].engine_and_station_i_n_23 ;
  wire \genblk1[1].engine_and_station_i_n_31 ;
  wire \genblk1[1].engine_and_station_i_n_32 ;
  wire \genblk1[1].engine_and_station_i_n_33 ;
  wire \genblk1[1].engine_and_station_i_n_34 ;
  wire \genblk1[1].engine_and_station_i_n_35 ;
  wire \genblk1[1].engine_and_station_i_n_36 ;
  wire \genblk1[1].engine_and_station_i_n_37 ;
  wire \genblk1[1].engine_and_station_i_n_38 ;
  wire \genblk1[1].engine_and_station_i_n_49 ;
  wire \genblk1[1].engine_and_station_i_n_50 ;
  wire \genblk1[1].engine_and_station_i_n_52 ;
  wire \genblk1[1].engine_and_station_i_n_53 ;
  wire \genblk1[1].engine_and_station_i_n_54 ;
  wire \genblk1[1].engine_and_station_i_n_55 ;
  wire \genblk1[1].engine_and_station_i_n_56 ;
  wire \genblk1[1].engine_and_station_i_n_57 ;
  wire \genblk1[1].engine_and_station_i_n_58 ;
  wire \genblk1[1].engine_and_station_i_n_59 ;
  wire \genblk1[1].engine_and_station_i_n_60 ;
  wire \genblk1[1].engine_and_station_i_n_61 ;
  wire \genblk1[1].engine_and_station_i_n_62 ;
  wire \genblk1[1].engine_and_station_i_n_63 ;
  wire \genblk1[1].engine_and_station_i_n_64 ;
  wire \genblk1[1].engine_and_station_i_n_65 ;
  wire \genblk1[1].engine_and_station_i_n_66 ;
  wire \genblk1[1].engine_and_station_i_n_68 ;
  wire \genblk1[1].engine_and_station_i_n_69 ;
  wire \genblk1[1].engine_and_station_i_n_70 ;
  wire \genblk1[1].engine_and_station_i_n_71 ;
  wire \genblk1[1].engine_and_station_i_n_73 ;
  wire \genblk1[1].engine_and_station_i_n_75 ;
  wire \genblk1[2].engine_and_station_i_n_23 ;
  wire \genblk1[2].engine_and_station_i_n_24 ;
  wire \genblk1[2].engine_and_station_i_n_25 ;
  wire \genblk1[2].engine_and_station_i_n_33 ;
  wire \genblk1[2].engine_and_station_i_n_34 ;
  wire \genblk1[2].engine_and_station_i_n_35 ;
  wire \genblk1[2].engine_and_station_i_n_36 ;
  wire \genblk1[2].engine_and_station_i_n_37 ;
  wire \genblk1[2].engine_and_station_i_n_38 ;
  wire \genblk1[2].engine_and_station_i_n_39 ;
  wire \genblk1[2].engine_and_station_i_n_40 ;
  wire \genblk1[2].engine_and_station_i_n_49 ;
  wire \genblk1[2].engine_and_station_i_n_51 ;
  wire \genblk1[2].engine_and_station_i_n_53 ;
  wire \genblk1[2].engine_and_station_i_n_54 ;
  wire \genblk1[2].engine_and_station_i_n_55 ;
  wire \genblk1[2].engine_and_station_i_n_56 ;
  wire \genblk1[2].engine_and_station_i_n_57 ;
  wire \genblk1[2].engine_and_station_i_n_58 ;
  wire \genblk1[2].engine_and_station_i_n_59 ;
  wire \genblk1[2].engine_and_station_i_n_6 ;
  wire \genblk1[2].engine_and_station_i_n_60 ;
  wire \genblk1[2].engine_and_station_i_n_61 ;
  wire \genblk1[2].engine_and_station_i_n_62 ;
  wire \genblk1[2].engine_and_station_i_n_63 ;
  wire \genblk1[2].engine_and_station_i_n_64 ;
  wire \genblk1[2].engine_and_station_i_n_65 ;
  wire \genblk1[2].engine_and_station_i_n_67 ;
  wire \genblk1[2].engine_and_station_i_n_68 ;
  wire \genblk1[2].engine_and_station_i_n_69 ;
  wire \genblk1[2].engine_and_station_i_n_71 ;
  wire \genblk1[2].engine_and_station_i_n_73 ;
  wire \genblk1[3].engine_and_station_i_n_23 ;
  wire \genblk1[3].engine_and_station_i_n_24 ;
  wire \genblk1[3].engine_and_station_i_n_32 ;
  wire \genblk1[3].engine_and_station_i_n_33 ;
  wire \genblk1[3].engine_and_station_i_n_34 ;
  wire \genblk1[3].engine_and_station_i_n_35 ;
  wire \genblk1[3].engine_and_station_i_n_36 ;
  wire \genblk1[3].engine_and_station_i_n_37 ;
  wire \genblk1[3].engine_and_station_i_n_38 ;
  wire \genblk1[3].engine_and_station_i_n_39 ;
  wire \genblk1[3].engine_and_station_i_n_48 ;
  wire \genblk1[3].engine_and_station_i_n_50 ;
  wire \genblk1[3].engine_and_station_i_n_52 ;
  wire \genblk1[3].engine_and_station_i_n_53 ;
  wire \genblk1[3].engine_and_station_i_n_54 ;
  wire \genblk1[3].engine_and_station_i_n_55 ;
  wire \genblk1[3].engine_and_station_i_n_56 ;
  wire \genblk1[3].engine_and_station_i_n_57 ;
  wire \genblk1[3].engine_and_station_i_n_58 ;
  wire \genblk1[3].engine_and_station_i_n_59 ;
  wire \genblk1[3].engine_and_station_i_n_6 ;
  wire \genblk1[3].engine_and_station_i_n_60 ;
  wire \genblk1[3].engine_and_station_i_n_61 ;
  wire \genblk1[3].engine_and_station_i_n_62 ;
  wire \genblk1[3].engine_and_station_i_n_63 ;
  wire \genblk1[3].engine_and_station_i_n_64 ;
  wire \genblk1[3].engine_and_station_i_n_65 ;
  wire \genblk1[3].engine_and_station_i_n_67 ;
  wire \genblk1[3].engine_and_station_i_n_68 ;
  wire \genblk1[3].engine_and_station_i_n_69 ;
  wire \genblk1[3].engine_and_station_i_n_71 ;
  wire \genblk1[3].engine_and_station_i_n_73 ;
  wire \genblk1[4].engine_and_station_i_n_23 ;
  wire \genblk1[4].engine_and_station_i_n_31 ;
  wire \genblk1[4].engine_and_station_i_n_32 ;
  wire \genblk1[4].engine_and_station_i_n_33 ;
  wire \genblk1[4].engine_and_station_i_n_34 ;
  wire \genblk1[4].engine_and_station_i_n_35 ;
  wire \genblk1[4].engine_and_station_i_n_36 ;
  wire \genblk1[4].engine_and_station_i_n_37 ;
  wire \genblk1[4].engine_and_station_i_n_38 ;
  wire \genblk1[4].engine_and_station_i_n_47 ;
  wire \genblk1[4].engine_and_station_i_n_49 ;
  wire \genblk1[4].engine_and_station_i_n_50 ;
  wire \genblk1[4].engine_and_station_i_n_52 ;
  wire \genblk1[4].engine_and_station_i_n_53 ;
  wire \genblk1[4].engine_and_station_i_n_54 ;
  wire \genblk1[4].engine_and_station_i_n_55 ;
  wire \genblk1[4].engine_and_station_i_n_56 ;
  wire \genblk1[4].engine_and_station_i_n_57 ;
  wire \genblk1[4].engine_and_station_i_n_58 ;
  wire \genblk1[4].engine_and_station_i_n_59 ;
  wire \genblk1[4].engine_and_station_i_n_6 ;
  wire \genblk1[4].engine_and_station_i_n_60 ;
  wire \genblk1[4].engine_and_station_i_n_61 ;
  wire \genblk1[4].engine_and_station_i_n_62 ;
  wire \genblk1[4].engine_and_station_i_n_63 ;
  wire \genblk1[4].engine_and_station_i_n_64 ;
  wire \genblk1[4].engine_and_station_i_n_66 ;
  wire \genblk1[4].engine_and_station_i_n_67 ;
  wire \genblk1[4].engine_and_station_i_n_68 ;
  wire \genblk1[4].engine_and_station_i_n_69 ;
  wire \genblk1[4].engine_and_station_i_n_71 ;
  wire \genblk1[4].engine_and_station_i_n_73 ;
  wire \genblk1[5].engine_and_station_i_n_22 ;
  wire \genblk1[5].engine_and_station_i_n_23 ;
  wire \genblk1[5].engine_and_station_i_n_31 ;
  wire \genblk1[5].engine_and_station_i_n_32 ;
  wire \genblk1[5].engine_and_station_i_n_33 ;
  wire \genblk1[5].engine_and_station_i_n_34 ;
  wire \genblk1[5].engine_and_station_i_n_35 ;
  wire \genblk1[5].engine_and_station_i_n_36 ;
  wire \genblk1[5].engine_and_station_i_n_37 ;
  wire \genblk1[5].engine_and_station_i_n_38 ;
  wire \genblk1[5].engine_and_station_i_n_47 ;
  wire \genblk1[5].engine_and_station_i_n_49 ;
  wire \genblk1[5].engine_and_station_i_n_51 ;
  wire \genblk1[5].engine_and_station_i_n_52 ;
  wire \genblk1[5].engine_and_station_i_n_53 ;
  wire \genblk1[5].engine_and_station_i_n_54 ;
  wire \genblk1[5].engine_and_station_i_n_55 ;
  wire \genblk1[5].engine_and_station_i_n_56 ;
  wire \genblk1[5].engine_and_station_i_n_57 ;
  wire \genblk1[5].engine_and_station_i_n_58 ;
  wire \genblk1[5].engine_and_station_i_n_59 ;
  wire \genblk1[5].engine_and_station_i_n_60 ;
  wire \genblk1[5].engine_and_station_i_n_61 ;
  wire \genblk1[5].engine_and_station_i_n_62 ;
  wire \genblk1[5].engine_and_station_i_n_63 ;
  wire \genblk1[5].engine_and_station_i_n_64 ;
  wire \genblk1[5].engine_and_station_i_n_66 ;
  wire \genblk1[5].engine_and_station_i_n_67 ;
  wire \genblk1[5].engine_and_station_i_n_68 ;
  wire \genblk1[5].engine_and_station_i_n_70 ;
  wire \genblk1[5].engine_and_station_i_n_72 ;
  wire \genblk1[6].engine_and_station_i_n_0 ;
  wire \genblk1[6].engine_and_station_i_n_23 ;
  wire \genblk1[6].engine_and_station_i_n_24 ;
  wire \genblk1[6].engine_and_station_i_n_25 ;
  wire \genblk1[6].engine_and_station_i_n_26 ;
  wire \genblk1[6].engine_and_station_i_n_27 ;
  wire \genblk1[6].engine_and_station_i_n_28 ;
  wire \genblk1[6].engine_and_station_i_n_29 ;
  wire \genblk1[6].engine_and_station_i_n_30 ;
  wire \genblk1[6].engine_and_station_i_n_31 ;
  wire \genblk1[6].engine_and_station_i_n_40 ;
  wire \genblk1[6].engine_and_station_i_n_65 ;
  wire \genblk1[6].engine_and_station_i_n_66 ;
  wire \genblk1[6].engine_and_station_i_n_68 ;
  wire \genblk1[6].engine_and_station_i_n_70 ;
  wire \genblk1[6].engine_and_station_i_n_71 ;
  wire \genblk1[6].engine_and_station_i_n_72 ;
  wire \genblk1[6].engine_and_station_i_n_73 ;
  wire \genblk1[6].engine_and_station_i_n_74 ;
  wire \genblk1[6].engine_and_station_i_n_75 ;
  wire \genblk1[6].engine_and_station_i_n_76 ;
  wire \genblk1[6].engine_and_station_i_n_77 ;
  wire \genblk1[6].engine_and_station_i_n_78 ;
  wire \genblk1[6].engine_and_station_i_n_79 ;
  wire \genblk1[6].engine_and_station_i_n_80 ;
  wire \genblk1[6].engine_and_station_i_n_81 ;
  wire \genblk1[6].engine_and_station_i_n_82 ;
  wire \genblk1[6].engine_and_station_i_n_83 ;
  wire \genblk1[6].engine_and_station_i_n_86 ;
  wire \genblk1[7].engine_and_station_i_n_0 ;
  wire \genblk1[7].engine_and_station_i_n_24 ;
  wire \genblk1[7].engine_and_station_i_n_32 ;
  wire \genblk1[7].engine_and_station_i_n_33 ;
  wire \genblk1[7].engine_and_station_i_n_35 ;
  wire \genblk1[7].engine_and_station_i_n_44 ;
  wire \genblk1[7].engine_and_station_i_n_59 ;
  wire \genblk1[7].engine_and_station_i_n_60 ;
  wire \genblk1[7].engine_and_station_i_n_70 ;
  wire \genblk1[7].engine_and_station_i_n_71 ;
  wire \genblk1[7].engine_and_station_i_n_9 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ;
  wire [2:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ;
  wire [5:0]\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_n_0 ;
  wire \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_n_0 ;
  wire [8:0]\in_0\.data ;
  wire [0:0]in_ready_packed;
  wire [7:0]input_pc;
  wire [63:0]\memory\.data ;
  wire [5:0]\memory_bb\.addr ;
  wire \memory_bb\.valid ;
  wire [5:0]\memory_for_cc\.addr ;
  wire [7:0]middle_next;
  wire [7:0]middle_next_13;
  wire [7:0]middle_next_23;
  wire [7:0]middle_next_33;
  wire [7:0]middle_next_43;
  wire [7:0]middle_next_5;
  wire [2:0]\old_grant_reg[0] ;
  wire [63:0]\old_grant_reg[0]_i_15 ;
  wire \override_pc\.ready ;
  wire p_101_out;
  wire [5:0]p_105_out;
  wire [5:0]p_21_out;
  wire [5:0]p_35_out;
  wire [5:0]p_49_out;
  wire [5:0]p_63_out;
  wire [5:0]p_77_out;
  wire [5:0]p_91_out;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg4_reg[2] ;
  wire \station/in_0_out_01_out ;
  wire [8:0]\switch2channel\.data ;
  wire [8:0]\switch2channel\.data_0 ;
  wire [8:0]\switch2channel\.data_17 ;
  wire [8:0]\switch2channel\.data_27 ;
  wire [8:0]\switch2channel\.data_37 ;
  wire [8:0]\switch2channel\.data_49 ;
  wire [8:0]\switch2channel\.data_7 ;
  wire \switch2channel\.ready ;
  wire \switch2channel\.valid ;
  wire \switch2cpu\.ready ;

  re2_copro_re2_copro_0_1_arbiter_rr_n__parameterized0 arbiter_tree_to_cope_with_memory_contention
       (.ADDRARDADDR(ADDRARDADDR[5:0]),
        .D(in_ready_packed),
        .E(E),
        .\FSM_sequential_status_register_reg[0] (\FSM_sequential_status_register_reg[0] ),
        .\FSM_sequential_status_register_reg[0]_0 (\old_grant_reg[0] [2]),
        .\FSM_sequential_status_register_reg[0]_1 (\FSM_sequential_status_register_reg[0]_0 ),
        .\FSM_sequential_status_register_reg[0]_2 (\FSM_sequential_status_register_reg[0]_1 ),
        .\FSM_sequential_status_register_reg[0]_3 (\FSM_sequential_status_register_reg[0]_2 ),
        .\FSM_sequential_status_register_reg[0]_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .O(O[0]),
        .Q(Q),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(cur_is_even_character_reg),
        .cur_is_even_character_reg_0(cur_is_even_character_reg_0),
        .cur_is_even_character_reg_1(cur_is_even_character_reg_1),
        .cur_is_even_character_reg_2(cur_is_even_character_reg_2),
        .cur_is_even_character_reg_rep__1(\cur_state_reg[0]_1 [3]),
        .cur_is_even_character_reg_rep__1_0(\genblk1[7].engine_and_station_i_n_33 ),
        .\cur_state_reg[0] (\genblk1[0].engine_and_station_i_n_35 ),
        .\cur_state_reg[0]_0 (\cur_state_reg[0] ),
        .\cur_state_reg[0]_1 (\genblk1[1].engine_and_station_i_n_49 ),
        .\cur_state_reg[0]_2 (\cur_state_reg[0]_0 ),
        .\cur_state_reg[0]_3 (\genblk1[7].engine_and_station_i_n_32 ),
        .\cur_state_reg[1] (\cur_state_reg[1] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (p_91_out),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk1[7].engine_and_station_i_n_24 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (p_21_out),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (p_35_out),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (p_105_out),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (\genblk1[7].engine_and_station_i_n_71 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (p_63_out),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 ),
        .\memory_bb\.addr (\memory_bb\.addr ),
        .\memory_bb\.valid (\memory_bb\.valid ),
        .\memory_for_cc\.addr (\memory_for_cc\.addr ),
        .\old_grant_reg[0] (arbiter_tree_to_cope_with_memory_contention_n_2),
        .\old_grant_reg[1] (\genblk1[0].engine_and_station_i_n_8 ),
        .\old_grant_reg[1]_0 (\genblk1[1].engine_and_station_i_n_23 ),
        .\old_grant_reg[1]_1 (\genblk1[6].engine_and_station_i_n_65 ),
        .\old_grant_reg[1]_2 (\genblk1[7].engine_and_station_i_n_70 ),
        .\old_grant_reg[2] (\genblk1[1].engine_and_station_i_n_50 ),
        .\old_grant_reg[2]_0 (\genblk1[2].engine_and_station_i_n_23 ),
        .\old_grant_reg[3] (\genblk1[2].engine_and_station_i_n_49 ),
        .\old_grant_reg[3]_0 (\genblk1[3].engine_and_station_i_n_23 ),
        .\old_grant_reg[4] (arbiter_tree_to_cope_with_memory_contention_n_1),
        .\old_grant_reg[4]_0 (\genblk1[3].engine_and_station_i_n_48 ),
        .\old_grant_reg[4]_1 (\genblk1[4].engine_and_station_i_n_23 ),
        .\old_grant_reg[5] (\genblk1[4].engine_and_station_i_n_47 ),
        .\old_grant_reg[5]_0 (\genblk1[5].engine_and_station_i_n_22 ),
        .\old_grant_reg[6] (arbiter_tree_to_cope_with_memory_contention_n_4),
        .\old_grant_reg[6]_0 (\genblk1[5].engine_and_station_i_n_47 ),
        .\old_grant_reg[6]_1 (\genblk1[6].engine_and_station_i_n_23 ),
        .\old_grant_reg[7] (arbiter_tree_to_cope_with_memory_contention_n_0),
        .\old_grant_reg[7]_0 (arbiter_tree_to_cope_with_memory_contention_n_3),
        .\old_grant_reg[7]_1 (\genblk1[6].engine_and_station_i_n_66 ),
        .\old_grant_reg[7]_2 (SR),
        .p_49_out(p_49_out),
        .p_77_out(p_77_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (arbiter_tree_to_cope_with_memory_contention_n_5),
        .\slv_reg4_reg[0]_0 (arbiter_tree_to_cope_with_memory_contention_n_6),
        .\slv_reg4_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_7),
        .\slv_reg4_reg[0]_2 (arbiter_tree_to_cope_with_memory_contention_n_8),
        .\slv_reg4_reg[0]_3 (arbiter_tree_to_cope_with_memory_contention_n_9),
        .\slv_reg4_reg[0]_4 (arbiter_tree_to_cope_with_memory_contention_n_10),
        .\slv_reg4_reg[0]_5 (arbiter_tree_to_cope_with_memory_contention_n_11),
        .\slv_reg4_reg[2] (\slv_reg4_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \cur_state[0]_i_3 
       (.I0(\cur_state[0]_i_4_n_0 ),
        .I1(\cur_state[0]_i_5_n_0 ),
        .I2(\cur_state[0]_i_6_n_0 ),
        .I3(bb_running[4]),
        .I4(\genblk1[5].engine_and_station_i_n_52 ),
        .I5(\genblk1[5].engine_and_station_i_n_51 ),
        .O(any_bb_running));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF47FFFF)) 
    \cur_state[0]_i_4 
       (.I0(\genblk1[2].engine_and_station_i_n_24 ),
        .I1(\genblk1[2].engine_and_station_i_n_51 ),
        .I2(\genblk1[1].engine_and_station_i_n_71 ),
        .I3(\genblk1[2].engine_and_station_i_n_53 ),
        .I4(\genblk1[3].engine_and_station_i_n_53 ),
        .I5(\genblk1[3].engine_and_station_i_n_52 ),
        .O(\cur_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF74FFFF)) 
    \cur_state[0]_i_5 
       (.I0(\genblk1[0].engine_and_station_i_n_9 ),
        .I1(\genblk1[0].engine_and_station_i_n_11 ),
        .I2(\genblk1[7].engine_and_station_i_n_9 ),
        .I3(\genblk1[0].engine_and_station_i_n_41 ),
        .I4(\genblk1[1].engine_and_station_i_n_54 ),
        .I5(\genblk1[1].engine_and_station_i_n_68 ),
        .O(\cur_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFDFDD)) 
    \cur_state[0]_i_6 
       (.I0(\genblk1[6].engine_and_station_i_n_71 ),
        .I1(\genblk1[6].engine_and_station_i_n_70 ),
        .I2(\genblk1[6].engine_and_station_i_n_86 ),
        .I3(\station/in_0_out_01_out ),
        .I4(\cpu2switch\.valid ),
        .I5(\genblk1[7].engine_and_station_i_n_60 ),
        .O(\cur_state[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cur_state[1]_i_2 
       (.I0(\cur_state[2]_i_12_n_0 ),
        .I1(bb_accepts[6]),
        .I2(bb_accepts[7]),
        .I3(bb_accepts[4]),
        .I4(bb_accepts[5]),
        .O(any_bb_accept));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \cur_state[1]_i_3 
       (.I0(\cur_state[1]_i_6_n_0 ),
        .I1(\cur_state[1]_i_7_n_0 ),
        .I2(bb_full),
        .I3(\switch2cpu\.ready ),
        .I4(\switch2channel\.ready ),
        .I5(\cur_state[1]_i_9_n_0 ),
        .O(all_bb_full));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \cur_state[1]_i_6 
       (.I0(\genblk1[2].engine_and_station_i_n_25 ),
        .I1(\genblk1[2].engine_and_station_i_n_67 ),
        .I2(\genblk1[2].engine_and_station_i_n_68 ),
        .I3(\genblk1[3].engine_and_station_i_n_24 ),
        .I4(\genblk1[3].engine_and_station_i_n_67 ),
        .I5(\genblk1[3].engine_and_station_i_n_68 ),
        .O(\cur_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \cur_state[1]_i_7 
       (.I0(\genblk1[0].engine_and_station_i_n_38 ),
        .I1(\genblk1[0].engine_and_station_i_n_42 ),
        .I2(\genblk1[0].engine_and_station_i_n_43 ),
        .I3(\genblk1[1].engine_and_station_i_n_53 ),
        .I4(\genblk1[1].engine_and_station_i_n_69 ),
        .I5(\genblk1[1].engine_and_station_i_n_70 ),
        .O(\cur_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \cur_state[1]_i_9 
       (.I0(\genblk1[4].engine_and_station_i_n_50 ),
        .I1(\genblk1[4].engine_and_station_i_n_67 ),
        .I2(\genblk1[4].engine_and_station_i_n_68 ),
        .I3(\genblk1[5].engine_and_station_i_n_23 ),
        .I4(\genblk1[5].engine_and_station_i_n_66 ),
        .I5(\genblk1[5].engine_and_station_i_n_67 ),
        .O(\cur_state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEEE)) 
    \cur_state[2]_i_11 
       (.I0(bb_accepts[6]),
        .I1(\genblk1[7].engine_and_station_i_n_59 ),
        .I2(\anEngine/anEngine/g.aregex_cpu/p_0_in [1]),
        .I3(\anEngine/anEngine/g.aregex_cpu/p_0_in [2]),
        .I4(\anEngine/anEngine/g.aregex_cpu/p_0_in [0]),
        .I5(\genblk1[7].engine_and_station_i_n_44 ),
        .O(\cur_state[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cur_state[2]_i_12 
       (.I0(bb_accepts[1]),
        .I1(bb_accepts[0]),
        .I2(bb_accepts[3]),
        .I3(bb_accepts[2]),
        .O(\cur_state[2]_i_12_n_0 ));
  re2_copro_re2_copro_0_1_engine_and_station \genblk1[0].engine_and_station_i 
       (.D(in_ready_packed),
        .DINADIN(\anEngine/anEngine/buffer/fifo_even_data_in ),
        .DOUTBDOUT(\anEngine/anEngine/buffer/fifo_even/from_memory ),
        .E(\anEngine/anEngine/buffer/fifo_odd_data_in_valid ),
        .\EXE1_Instr_reg[9] (\genblk1[0].engine_and_station_i_n_9 ),
        .EXE1_Instr_valid_reg(\genblk1[0].engine_and_station_i_n_41 ),
        .Q(Q),
        .WEBWE(\genblk1[0].engine_and_station_i_n_6 ),
        .bb_accepts(bb_accepts[0]),
        .bbs_go(bbs_go),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .\channel_old_latency_reg[5] (channel_old_latency_next),
        .\channel_old_latency_reg[6] (channel_old_latency_next_6),
        .content_reg_bram_0(p_105_out),
        .content_reg_bram_0_0(\switch2channel\.data ),
        .content_reg_bram_0_1(\genblk1[1].engine_and_station_i_n_55 ),
        .content_reg_bram_0_10(\genblk1[1].engine_and_station_i_n_56 ),
        .content_reg_bram_0_11(\genblk1[1].engine_and_station_i_n_64 ),
        .content_reg_bram_0_2(\genblk1[1].engine_and_station_i_n_63 ),
        .content_reg_bram_0_3(\genblk1[1].engine_and_station_i_n_52 ),
        .content_reg_bram_0_4(\genblk1[1].engine_and_station_i_n_62 ),
        .content_reg_bram_0_5(\genblk1[1].engine_and_station_i_n_61 ),
        .content_reg_bram_0_6(\genblk1[1].engine_and_station_i_n_60 ),
        .content_reg_bram_0_7(\genblk1[1].engine_and_station_i_n_59 ),
        .content_reg_bram_0_8(\genblk1[1].engine_and_station_i_n_58 ),
        .content_reg_bram_0_9(\genblk1[1].engine_and_station_i_n_57 ),
        .content_reg_bram_0_i_49(\cur_cc_pointer_reg[2] ),
        .content_reg_bram_0_i_49_0(\cur_cc_pointer_reg[2]_0 ),
        .content_reg_bram_0_i_49_1(\cur_cc_pointer_reg[2]_6 ),
        .content_reg_bram_0_i_49_2(\cur_cc_pointer_reg[2]_5 ),
        .content_reg_bram_0_i_49_3(\cur_cc_pointer_reg[2]_4 ),
        .content_reg_bram_0_i_49_4(\cur_cc_pointer_reg[2]_3 ),
        .content_reg_bram_0_i_49_5(\cur_cc_pointer_reg[2]_2 ),
        .content_reg_bram_0_i_49_6(\cur_cc_pointer_reg[2]_1 ),
        .\curState_reg[0] (\genblk1[0].engine_and_station_i_n_8 ),
        .\curState_reg[0]_0 (arbiter_tree_to_cope_with_memory_contention_n_5),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg({\genblk1[0].engine_and_station_i_n_19 ,\genblk1[0].engine_and_station_i_n_20 ,\genblk1[0].engine_and_station_i_n_21 ,\genblk1[0].engine_and_station_i_n_22 ,\genblk1[0].engine_and_station_i_n_23 ,\genblk1[0].engine_and_station_i_n_24 ,\genblk1[0].engine_and_station_i_n_25 ,\genblk1[0].engine_and_station_i_n_26 }),
        .cur_is_even_character_reg_0(middle_next),
        .cur_is_even_character_reg_1(\anEngine/anEngine/buffer/fifo_odd_data_in ),
        .cur_is_even_character_reg_rep__1(\genblk1[0].engine_and_station_i_n_46 ),
        .cur_is_even_character_reg_rep__1_0(\anEngine/anEngine/buffer/fifo_even_data_in_valid ),
        .cur_is_even_character_reg_rep__1_1(\genblk1[0].engine_and_station_i_n_48 ),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12_0 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_1 ),
        .\cur_state_reg[1] (\genblk1[0].engine_and_station_i_n_35 ),
        .\cur_state_reg[2] (\genblk1[0].engine_and_station_i_n_11 ),
        .\cur_state_reg[2]_0 (\genblk1[0].engine_and_station_i_n_39 ),
        .\head_reg[0] (\genblk1[0].engine_and_station_i_n_38 ),
        .\head_reg[0]_0 (\FETCH_REC_Pc_reg[0] ),
        .\head_reg[2] (\genblk1[0].engine_and_station_i_n_44 ),
        .\head_reg[5] (\genblk1[0].engine_and_station_i_n_43 ),
        .\head_reg[6] (\aChannel/fifo_channel/p_0_in ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\genblk1[1].engine_and_station_i_n_66 ),
        .\middle_reg[7]_0 (\anEngine/anEngine/buffer/fifo_odd/from_memory ),
        .\middle_reg[7]_1 (\genblk1[1].engine_and_station_i_n_65 ),
        .\old_grant_reg[0] (\old_grant_reg[0] ),
        .\old_grant_reg[0]_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\old_grant_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_0),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg4_reg[0] (SR),
        .\tail_reg[0] (\genblk1[7].engine_and_station_i_n_9 ),
        .\tail_reg[6] (\genblk1[0].engine_and_station_i_n_42 ));
  re2_copro_re2_copro_0_1_engine_and_station_0 \genblk1[1].engine_and_station_i 
       (.CO(CO),
        .D({\genblk1[1].engine_and_station_i_n_31 ,\genblk1[1].engine_and_station_i_n_32 ,\genblk1[1].engine_and_station_i_n_33 ,\genblk1[1].engine_and_station_i_n_34 ,\genblk1[1].engine_and_station_i_n_35 ,\genblk1[1].engine_and_station_i_n_36 ,\genblk1[1].engine_and_station_i_n_37 ,\genblk1[1].engine_and_station_i_n_38 }),
        .DINADIN(\anEngine/anEngine/buffer/fifo_even_data_in ),
        .DOUTBDOUT(\anEngine/anEngine/buffer/fifo_even/from_memory ),
        .E(\anEngine/anEngine/buffer/fifo_even_data_in_valid ),
        .\EXE1_Instr_reg[4] (\genblk1[1].engine_and_station_i_n_60 ),
        .\EXE1_Instr_reg[6] (\genblk1[1].engine_and_station_i_n_62 ),
        .\EXE1_Instr_reg[8] (\genblk1[1].engine_and_station_i_n_64 ),
        .\EXE1_Instr_reg[9] (\genblk1[1].engine_and_station_i_n_55 ),
        .EXE1_Instr_valid_reg(\genblk1[1].engine_and_station_i_n_63 ),
        .EXE1_Instr_valid_reg_0(\genblk1[1].engine_and_station_i_n_68 ),
        .\EXE1_Pc_reg[0] (\genblk1[1].engine_and_station_i_n_56 ),
        .\EXE1_Pc_reg[0]_0 (\genblk1[1].engine_and_station_i_n_57 ),
        .\EXE1_Pc_reg[2] (\genblk1[1].engine_and_station_i_n_58 ),
        .\EXE1_Pc_reg[3] (\genblk1[1].engine_and_station_i_n_59 ),
        .\EXE1_Pc_reg[5] (\genblk1[1].engine_and_station_i_n_61 ),
        .Q(Q),
        .WEBWE(\genblk1[1].engine_and_station_i_n_0 ),
        .all_bb_full(all_bb_full),
        .any_bb_accept(any_bb_accept),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts[1]),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (channel_old_latency_next_6),
        .\channel_old_latency_reg[6] (channel_old_latency_next_14),
        .content_reg_bram_0(p_91_out),
        .content_reg_bram_0_0(\anEngine/anEngine/buffer/fifo_odd/from_memory ),
        .content_reg_bram_0_1(\switch2channel\.data_0 ),
        .content_reg_bram_0_10(\genblk1[2].engine_and_station_i_n_61 ),
        .content_reg_bram_0_11(\genblk1[2].engine_and_station_i_n_60 ),
        .content_reg_bram_0_12(\genblk1[2].engine_and_station_i_n_59 ),
        .content_reg_bram_0_13(\genblk1[2].engine_and_station_i_n_58 ),
        .content_reg_bram_0_14(\genblk1[2].engine_and_station_i_n_57 ),
        .content_reg_bram_0_15(\genblk1[2].engine_and_station_i_n_56 ),
        .content_reg_bram_0_16(\genblk1[2].engine_and_station_i_n_55 ),
        .content_reg_bram_0_17(\genblk1[2].engine_and_station_i_n_63 ),
        .content_reg_bram_0_2(\anEngine/anEngine/buffer/fifo_odd_data_in_valid ),
        .content_reg_bram_0_3(\anEngine/anEngine/buffer/fifo_odd_data_in ),
        .content_reg_bram_0_4(\switch2channel\.data ),
        .content_reg_bram_0_5(\genblk1[0].engine_and_station_i_n_44 ),
        .content_reg_bram_0_6(\FETCH_REC_Pc_reg[7] ),
        .content_reg_bram_0_7(\genblk1[2].engine_and_station_i_n_54 ),
        .content_reg_bram_0_8(\genblk1[2].engine_and_station_i_n_62 ),
        .content_reg_bram_0_9(\genblk1[2].engine_and_station_i_n_51 ),
        .\curState_reg[0] (\genblk1[1].engine_and_station_i_n_23 ),
        .\curState_reg[0]_0 (\genblk1[1].engine_and_station_i_n_50 ),
        .\curState_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_2),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_4 ),
        .cur_is_even_character_reg_rep_0(\genblk1[1].engine_and_station_i_n_73 ),
        .cur_is_even_character_reg_rep_1(\anEngine/anEngine/buffer/fifo_even_data_in_valid_3 ),
        .cur_is_even_character_reg_rep_2(\genblk1[1].engine_and_station_i_n_75 ),
        .cur_is_even_character_reg_rep__1(middle_next_5),
        .cur_is_even_character_reg_rep__1_0(\anEngine/anEngine/buffer/fifo_even_data_in_2 ),
        .cur_is_even_character_reg_rep__1_1(\anEngine/anEngine/buffer/fifo_odd_data_in_1 ),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12_0 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_1 ),
        .\cur_state_reg[0] (\genblk1[7].engine_and_station_i_n_35 ),
        .\cur_state_reg[1] (\genblk1[1].engine_and_station_i_n_49 ),
        .\cur_state_reg[2] (D[1:0]),
        .\head[6]_i_6__0 (\cur_cc_pointer_reg[2] ),
        .\head[6]_i_6__0_0 (\cur_cc_pointer_reg[2]_0 ),
        .\head[6]_i_6__0_1 (\cur_cc_pointer_reg[2]_6 ),
        .\head[6]_i_6__0_2 (\cur_cc_pointer_reg[2]_5 ),
        .\head[6]_i_6__0_3 (\cur_cc_pointer_reg[2]_4 ),
        .\head[6]_i_6__0_4 (\cur_cc_pointer_reg[2]_3 ),
        .\head[6]_i_6__0_5 (\cur_cc_pointer_reg[2]_2 ),
        .\head[6]_i_6__0_6 (\cur_cc_pointer_reg[2]_1 ),
        .\head_reg[0] (\genblk1[1].engine_and_station_i_n_53 ),
        .\head_reg[0]_0 (\FETCH_REC_Pc_reg[0] ),
        .\head_reg[2] (\genblk1[1].engine_and_station_i_n_52 ),
        .\head_reg[2]_0 (\genblk1[1].engine_and_station_i_n_54 ),
        .\head_reg[2]_1 (\genblk1[1].engine_and_station_i_n_71 ),
        .\head_reg[5] (\genblk1[1].engine_and_station_i_n_70 ),
        .\head_reg[6] (\aChannel/fifo_channel/p_0_in_12 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\anEngine/anEngine/buffer/fifo_even/from_memory_16 ),
        .\middle_reg[7]_0 (\genblk1[2].engine_and_station_i_n_65 ),
        .\middle_reg[7]_1 (\anEngine/anEngine/buffer/fifo_odd/from_memory_15 ),
        .\middle_reg[7]_2 (\genblk1[2].engine_and_station_i_n_64 ),
        .\middle_reg[7]_3 (middle_next),
        .\middle_reg[7]_4 ({\genblk1[0].engine_and_station_i_n_19 ,\genblk1[0].engine_and_station_i_n_20 ,\genblk1[0].engine_and_station_i_n_21 ,\genblk1[0].engine_and_station_i_n_22 ,\genblk1[0].engine_and_station_i_n_23 ,\genblk1[0].engine_and_station_i_n_24 ,\genblk1[0].engine_and_station_i_n_25 ,\genblk1[0].engine_and_station_i_n_26 }),
        .\old_grant_reg[0] (SR),
        .\old_grant_reg[2] (\genblk1[0].engine_and_station_i_n_8 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\genblk1[0].engine_and_station_i_n_46 ),
        .\state_cur_reg[0]_0 (\genblk1[0].engine_and_station_i_n_48 ),
        .\state_cur_reg[1] (\genblk1[1].engine_and_station_i_n_65 ),
        .\state_cur_reg[1]_0 (\genblk1[1].engine_and_station_i_n_66 ),
        .\tail_reg[5] (\aChannel/fifo_channel/p_0_in ),
        .\tail_reg[6] (\genblk1[1].engine_and_station_i_n_69 ));
  re2_copro_re2_copro_0_1_engine_and_station_1 \genblk1[2].engine_and_station_i 
       (.D({\genblk1[2].engine_and_station_i_n_33 ,\genblk1[2].engine_and_station_i_n_34 ,\genblk1[2].engine_and_station_i_n_35 ,\genblk1[2].engine_and_station_i_n_36 ,\genblk1[2].engine_and_station_i_n_37 ,\genblk1[2].engine_and_station_i_n_38 ,\genblk1[2].engine_and_station_i_n_39 ,\genblk1[2].engine_and_station_i_n_40 }),
        .DINADIN(\anEngine/anEngine/buffer/fifo_even_data_in_9 ),
        .DOUTBDOUT(\anEngine/anEngine/buffer/fifo_even/from_memory_26 ),
        .E(\anEngine/anEngine/buffer/fifo_even_data_in_valid_3 ),
        .\EXE1_Instr_reg[4] (\genblk1[2].engine_and_station_i_n_59 ),
        .\EXE1_Instr_reg[6] (\genblk1[2].engine_and_station_i_n_61 ),
        .\EXE1_Instr_reg[8] (\genblk1[2].engine_and_station_i_n_63 ),
        .\EXE1_Instr_reg[9] (\genblk1[2].engine_and_station_i_n_24 ),
        .\EXE1_Instr_reg[9]_0 (\genblk1[2].engine_and_station_i_n_54 ),
        .EXE1_Instr_valid_reg(\genblk1[2].engine_and_station_i_n_53 ),
        .EXE1_Instr_valid_reg_0(\genblk1[2].engine_and_station_i_n_62 ),
        .\EXE1_Pc_reg[0] (\genblk1[2].engine_and_station_i_n_55 ),
        .\EXE1_Pc_reg[0]_0 (\genblk1[2].engine_and_station_i_n_56 ),
        .\EXE1_Pc_reg[2] (\genblk1[2].engine_and_station_i_n_57 ),
        .\EXE1_Pc_reg[3] (\genblk1[2].engine_and_station_i_n_58 ),
        .\EXE1_Pc_reg[5] (\genblk1[2].engine_and_station_i_n_60 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .WEBWE(\genblk1[1].engine_and_station_i_n_0 ),
        .bb_accepts(bb_accepts[2]),
        .bb_running(bb_running[2]),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (channel_old_latency_next_14),
        .\channel_old_latency_reg[6] (channel_old_latency_next_24),
        .content_reg_bram_0(\anEngine/anEngine/buffer/fifo_even/from_memory_16 ),
        .content_reg_bram_0_0(\anEngine/anEngine/buffer/fifo_odd/from_memory_15 ),
        .content_reg_bram_0_1(\switch2channel\.data_7 ),
        .content_reg_bram_0_10(\genblk1[3].engine_and_station_i_n_61 ),
        .content_reg_bram_0_11(\genblk1[3].engine_and_station_i_n_60 ),
        .content_reg_bram_0_12(\genblk1[3].engine_and_station_i_n_59 ),
        .content_reg_bram_0_13(\genblk1[3].engine_and_station_i_n_58 ),
        .content_reg_bram_0_14(\genblk1[3].engine_and_station_i_n_57 ),
        .content_reg_bram_0_15(\genblk1[3].engine_and_station_i_n_56 ),
        .content_reg_bram_0_16(\genblk1[3].engine_and_station_i_n_55 ),
        .content_reg_bram_0_17(\genblk1[3].engine_and_station_i_n_63 ),
        .content_reg_bram_0_2(\anEngine/anEngine/buffer/fifo_even_data_in_2 ),
        .content_reg_bram_0_3(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_4 ),
        .content_reg_bram_0_4(\anEngine/anEngine/buffer/fifo_odd_data_in_1 ),
        .content_reg_bram_0_5(\switch2channel\.data_0 ),
        .content_reg_bram_0_6(\genblk1[1].engine_and_station_i_n_71 ),
        .content_reg_bram_0_7(\genblk1[3].engine_and_station_i_n_54 ),
        .content_reg_bram_0_8(\genblk1[3].engine_and_station_i_n_62 ),
        .content_reg_bram_0_9(\genblk1[3].engine_and_station_i_n_50 ),
        .\curState_reg[0] (\genblk1[2].engine_and_station_i_n_23 ),
        .\curState_reg[0]_0 (\genblk1[2].engine_and_station_i_n_49 ),
        .\curState_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_11),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_11 ),
        .cur_is_even_character_reg_0(\genblk1[2].engine_and_station_i_n_71 ),
        .cur_is_even_character_reg_1(\anEngine/anEngine/buffer/fifo_even_data_in_valid_10 ),
        .cur_is_even_character_reg_2(\genblk1[2].engine_and_station_i_n_73 ),
        .cur_is_even_character_reg_rep(middle_next_13),
        .cur_is_even_character_reg_rep_0(\anEngine/anEngine/buffer/fifo_odd_data_in_8 ),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12_0 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_1 ),
        .\head[6]_i_6__1 (\cur_cc_pointer_reg[2] ),
        .\head[6]_i_6__1_0 (\cur_cc_pointer_reg[2]_0 ),
        .\head[6]_i_6__1_1 (\cur_cc_pointer_reg[2]_6 ),
        .\head[6]_i_6__1_2 (\cur_cc_pointer_reg[2]_5 ),
        .\head[6]_i_6__1_3 (\cur_cc_pointer_reg[2]_4 ),
        .\head[6]_i_6__1_4 (\cur_cc_pointer_reg[2]_3 ),
        .\head[6]_i_6__1_5 (\cur_cc_pointer_reg[2]_2 ),
        .\head[6]_i_6__1_6 (\cur_cc_pointer_reg[2]_1 ),
        .\head_reg[0] (\genblk1[2].engine_and_station_i_n_25 ),
        .\head_reg[0]_0 (\FETCH_REC_Pc_reg[7] ),
        .\head_reg[2] (\genblk1[2].engine_and_station_i_n_51 ),
        .\head_reg[2]_0 (\genblk1[2].engine_and_station_i_n_69 ),
        .\head_reg[5] (\genblk1[2].engine_and_station_i_n_68 ),
        .\head_reg[6] (\aChannel/fifo_channel/p_0_in_22 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\genblk1[3].engine_and_station_i_n_65 ),
        .\middle_reg[7]_0 (\anEngine/anEngine/buffer/fifo_odd/from_memory_25 ),
        .\middle_reg[7]_1 (\genblk1[3].engine_and_station_i_n_64 ),
        .\middle_reg[7]_2 (middle_next_5),
        .\middle_reg[7]_3 ({\genblk1[1].engine_and_station_i_n_31 ,\genblk1[1].engine_and_station_i_n_32 ,\genblk1[1].engine_and_station_i_n_33 ,\genblk1[1].engine_and_station_i_n_34 ,\genblk1[1].engine_and_station_i_n_35 ,\genblk1[1].engine_and_station_i_n_36 ,\genblk1[1].engine_and_station_i_n_37 ,\genblk1[1].engine_and_station_i_n_38 }),
        .\old_grant_reg[0] (SR),
        .\old_grant_reg[3] (\genblk1[0].engine_and_station_i_n_8 ),
        .\old_grant_reg[3]_0 (\genblk1[1].engine_and_station_i_n_23 ),
        .p_77_out(p_77_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\genblk1[2].engine_and_station_i_n_6 ),
        .\state_cur_reg[0] (\genblk1[1].engine_and_station_i_n_73 ),
        .\state_cur_reg[0]_0 (\genblk1[1].engine_and_station_i_n_75 ),
        .\state_cur_reg[1] (\genblk1[2].engine_and_station_i_n_64 ),
        .\state_cur_reg[1]_0 (\genblk1[2].engine_and_station_i_n_65 ),
        .\tail_reg[5] (\aChannel/fifo_channel/p_0_in_12 ),
        .\tail_reg[6] (\genblk1[2].engine_and_station_i_n_67 ));
  re2_copro_re2_copro_0_1_engine_and_station_2 \genblk1[3].engine_and_station_i 
       (.D({\genblk1[3].engine_and_station_i_n_32 ,\genblk1[3].engine_and_station_i_n_33 ,\genblk1[3].engine_and_station_i_n_34 ,\genblk1[3].engine_and_station_i_n_35 ,\genblk1[3].engine_and_station_i_n_36 ,\genblk1[3].engine_and_station_i_n_37 ,\genblk1[3].engine_and_station_i_n_38 ,\genblk1[3].engine_and_station_i_n_39 }),
        .DINADIN(\anEngine/anEngine/buffer/fifo_even_data_in_9 ),
        .DOUTBDOUT(\anEngine/anEngine/buffer/fifo_even/from_memory_26 ),
        .E(\anEngine/anEngine/buffer/fifo_even_data_in_valid_10 ),
        .\EXE1_Instr_reg[4] (\genblk1[3].engine_and_station_i_n_59 ),
        .\EXE1_Instr_reg[6] (\genblk1[3].engine_and_station_i_n_61 ),
        .\EXE1_Instr_reg[8] (\genblk1[3].engine_and_station_i_n_63 ),
        .\EXE1_Instr_reg[9] (\genblk1[3].engine_and_station_i_n_54 ),
        .EXE1_Instr_valid_reg(\genblk1[3].engine_and_station_i_n_52 ),
        .EXE1_Instr_valid_reg_0(\genblk1[3].engine_and_station_i_n_62 ),
        .\EXE1_Pc_reg[0] (\genblk1[3].engine_and_station_i_n_55 ),
        .\EXE1_Pc_reg[0]_0 (\genblk1[3].engine_and_station_i_n_56 ),
        .\EXE1_Pc_reg[2] (\genblk1[3].engine_and_station_i_n_57 ),
        .\EXE1_Pc_reg[3] (\genblk1[3].engine_and_station_i_n_58 ),
        .\EXE1_Pc_reg[5] (\genblk1[3].engine_and_station_i_n_60 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[7] ),
        .Q(Q),
        .WEBWE(\genblk1[3].engine_and_station_i_n_6 ),
        .bb_accepts(bb_accepts[3]),
        .bb_running(bb_running[3]),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (channel_old_latency_next_24),
        .\channel_old_latency_reg[6] (channel_old_latency_next_34),
        .content_reg(\genblk1[2].engine_and_station_i_n_6 ),
        .content_reg_bram_0(p_63_out),
        .content_reg_bram_0_0(\anEngine/anEngine/buffer/fifo_odd/from_memory_25 ),
        .content_reg_bram_0_1(\switch2channel\.data_17 ),
        .content_reg_bram_0_10(\genblk1[4].engine_and_station_i_n_59 ),
        .content_reg_bram_0_11(\genblk1[4].engine_and_station_i_n_58 ),
        .content_reg_bram_0_12(\genblk1[4].engine_and_station_i_n_57 ),
        .content_reg_bram_0_13(\genblk1[4].engine_and_station_i_n_56 ),
        .content_reg_bram_0_14(\genblk1[4].engine_and_station_i_n_55 ),
        .content_reg_bram_0_15(\genblk1[4].engine_and_station_i_n_54 ),
        .content_reg_bram_0_16(\genblk1[4].engine_and_station_i_n_62 ),
        .content_reg_bram_0_2(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_11 ),
        .content_reg_bram_0_3(\anEngine/anEngine/buffer/fifo_odd_data_in_8 ),
        .content_reg_bram_0_4(\switch2channel\.data_7 ),
        .content_reg_bram_0_5(\genblk1[2].engine_and_station_i_n_69 ),
        .content_reg_bram_0_6(\genblk1[4].engine_and_station_i_n_53 ),
        .content_reg_bram_0_7(\genblk1[4].engine_and_station_i_n_61 ),
        .content_reg_bram_0_8(\genblk1[4].engine_and_station_i_n_49 ),
        .content_reg_bram_0_9(\genblk1[4].engine_and_station_i_n_60 ),
        .\curState_reg[0] (\genblk1[3].engine_and_station_i_n_23 ),
        .\curState_reg[0]_0 (\genblk1[3].engine_and_station_i_n_48 ),
        .\curState_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_10),
        .cur_is_even_character(cur_is_even_character),
        .cur_is_even_character_reg_rep(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_21 ),
        .cur_is_even_character_reg_rep_0(\genblk1[3].engine_and_station_i_n_71 ),
        .cur_is_even_character_reg_rep_1(\anEngine/anEngine/buffer/fifo_even_data_in_valid_20 ),
        .cur_is_even_character_reg_rep_2(\genblk1[3].engine_and_station_i_n_73 ),
        .cur_is_even_character_reg_rep__0(middle_next_23),
        .cur_is_even_character_reg_rep__0_0(\anEngine/anEngine/buffer/fifo_even_data_in_19 ),
        .cur_is_even_character_reg_rep__0_1(\anEngine/anEngine/buffer/fifo_odd_data_in_18 ),
        .\cur_state[2]_i_12 (\cur_state[2]_i_12_0 ),
        .\cur_state[2]_i_12_0 (\cur_state[2]_i_12_1 ),
        .\head[6]_i_6__2 (\cur_cc_pointer_reg[2] ),
        .\head[6]_i_6__2_0 (\cur_cc_pointer_reg[2]_0 ),
        .\head[6]_i_6__2_1 (\cur_cc_pointer_reg[2]_6 ),
        .\head[6]_i_6__2_2 (\cur_cc_pointer_reg[2]_5 ),
        .\head[6]_i_6__2_3 (\cur_cc_pointer_reg[2]_4 ),
        .\head[6]_i_6__2_4 (\cur_cc_pointer_reg[2]_3 ),
        .\head[6]_i_6__2_5 (\cur_cc_pointer_reg[2]_2 ),
        .\head[6]_i_6__2_6 (\cur_cc_pointer_reg[2]_1 ),
        .\head_reg[0] (\genblk1[3].engine_and_station_i_n_24 ),
        .\head_reg[2] (\genblk1[3].engine_and_station_i_n_50 ),
        .\head_reg[2]_0 (\genblk1[3].engine_and_station_i_n_53 ),
        .\head_reg[2]_1 (\genblk1[3].engine_and_station_i_n_69 ),
        .\head_reg[5] (\genblk1[3].engine_and_station_i_n_68 ),
        .\head_reg[6] (\aChannel/fifo_channel/p_0_in_32 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .\middle_reg[5] (\FETCH_REC_Pc_reg[0]_0 ),
        .\middle_reg[7] (\anEngine/anEngine/buffer/fifo_even/from_memory_36 ),
        .\middle_reg[7]_0 (\genblk1[4].engine_and_station_i_n_64 ),
        .\middle_reg[7]_1 (\anEngine/anEngine/buffer/fifo_odd/from_memory_35 ),
        .\middle_reg[7]_2 (\genblk1[4].engine_and_station_i_n_63 ),
        .\middle_reg[7]_3 (middle_next_13),
        .\middle_reg[7]_4 ({\genblk1[2].engine_and_station_i_n_33 ,\genblk1[2].engine_and_station_i_n_34 ,\genblk1[2].engine_and_station_i_n_35 ,\genblk1[2].engine_and_station_i_n_36 ,\genblk1[2].engine_and_station_i_n_37 ,\genblk1[2].engine_and_station_i_n_38 ,\genblk1[2].engine_and_station_i_n_39 ,\genblk1[2].engine_and_station_i_n_40 }),
        .\old_grant_reg[0] (SR),
        .\old_grant_reg[4] (\genblk1[1].engine_and_station_i_n_23 ),
        .\old_grant_reg[4]_0 (\genblk1[0].engine_and_station_i_n_8 ),
        .\old_grant_reg[4]_1 (\genblk1[2].engine_and_station_i_n_23 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\genblk1[2].engine_and_station_i_n_71 ),
        .\state_cur_reg[0]_0 (\genblk1[2].engine_and_station_i_n_73 ),
        .\state_cur_reg[1] (\genblk1[3].engine_and_station_i_n_64 ),
        .\state_cur_reg[1]_0 (\genblk1[3].engine_and_station_i_n_65 ),
        .\tail_reg[5] (\aChannel/fifo_channel/p_0_in_22 ),
        .\tail_reg[6] (\genblk1[3].engine_and_station_i_n_67 ));
  re2_copro_re2_copro_0_1_engine_and_station_3 \genblk1[4].engine_and_station_i 
       (.D({\genblk1[4].engine_and_station_i_n_31 ,\genblk1[4].engine_and_station_i_n_32 ,\genblk1[4].engine_and_station_i_n_33 ,\genblk1[4].engine_and_station_i_n_34 ,\genblk1[4].engine_and_station_i_n_35 ,\genblk1[4].engine_and_station_i_n_36 ,\genblk1[4].engine_and_station_i_n_37 ,\genblk1[4].engine_and_station_i_n_38 }),
        .DINADIN(\anEngine/anEngine/buffer/fifo_even_data_in_29 ),
        .DOUTBDOUT(\anEngine/anEngine/buffer/fifo_even/from_memory_46 ),
        .E(\anEngine/anEngine/buffer/fifo_even_data_in_valid_20 ),
        .\EXE1_Instr_reg[4] (\genblk1[4].engine_and_station_i_n_58 ),
        .\EXE1_Instr_reg[6] (\genblk1[4].engine_and_station_i_n_60 ),
        .\EXE1_Instr_reg[8] (\genblk1[4].engine_and_station_i_n_62 ),
        .\EXE1_Instr_reg[9] (\genblk1[4].engine_and_station_i_n_53 ),
        .EXE1_Instr_valid_reg(\genblk1[4].engine_and_station_i_n_61 ),
        .EXE1_Instr_valid_reg_0(\genblk1[4].engine_and_station_i_n_66 ),
        .\EXE1_Pc_reg[0] (\genblk1[4].engine_and_station_i_n_54 ),
        .\EXE1_Pc_reg[0]_0 (\genblk1[4].engine_and_station_i_n_55 ),
        .\EXE1_Pc_reg[2] (\genblk1[4].engine_and_station_i_n_56 ),
        .\EXE1_Pc_reg[3] (\genblk1[4].engine_and_station_i_n_57 ),
        .\EXE1_Pc_reg[5] (\genblk1[4].engine_and_station_i_n_59 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0] ),
        .Q(Q),
        .WEBWE(\genblk1[3].engine_and_station_i_n_6 ),
        .bb_accepts(bb_accepts[4]),
        .bb_running(bb_running[4]),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (channel_old_latency_next_34),
        .\channel_old_latency_reg[6] (channel_old_latency_next_44),
        .content_reg_bram_0(\anEngine/anEngine/buffer/fifo_even/from_memory_36 ),
        .content_reg_bram_0_0(\anEngine/anEngine/buffer/fifo_odd/from_memory_35 ),
        .content_reg_bram_0_1(\switch2channel\.data_27 ),
        .content_reg_bram_0_10(\genblk1[5].engine_and_station_i_n_60 ),
        .content_reg_bram_0_11(\genblk1[5].engine_and_station_i_n_59 ),
        .content_reg_bram_0_12(\genblk1[5].engine_and_station_i_n_58 ),
        .content_reg_bram_0_13(\genblk1[5].engine_and_station_i_n_57 ),
        .content_reg_bram_0_14(\genblk1[5].engine_and_station_i_n_56 ),
        .content_reg_bram_0_15(\genblk1[5].engine_and_station_i_n_55 ),
        .content_reg_bram_0_16(\genblk1[5].engine_and_station_i_n_54 ),
        .content_reg_bram_0_17(\genblk1[5].engine_and_station_i_n_62 ),
        .content_reg_bram_0_2(\anEngine/anEngine/buffer/fifo_even_data_in_19 ),
        .content_reg_bram_0_3(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_21 ),
        .content_reg_bram_0_4(\anEngine/anEngine/buffer/fifo_odd_data_in_18 ),
        .content_reg_bram_0_5(\switch2channel\.data_17 ),
        .content_reg_bram_0_6(\genblk1[3].engine_and_station_i_n_69 ),
        .content_reg_bram_0_7(\genblk1[5].engine_and_station_i_n_53 ),
        .content_reg_bram_0_8(\genblk1[5].engine_and_station_i_n_61 ),
        .content_reg_bram_0_9(\genblk1[5].engine_and_station_i_n_49 ),
        .\curState_reg[0] (\genblk1[4].engine_and_station_i_n_23 ),
        .\curState_reg[0]_0 (\genblk1[4].engine_and_station_i_n_47 ),
        .\curState_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_9),
        .cur_is_even_character_reg_rep(middle_next_33),
        .cur_is_even_character_reg_rep_0(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_31 ),
        .cur_is_even_character_reg_rep_1(\genblk1[4].engine_and_station_i_n_71 ),
        .cur_is_even_character_reg_rep_2(\anEngine/anEngine/buffer/fifo_even_data_in_valid_30 ),
        .cur_is_even_character_reg_rep_3(\genblk1[4].engine_and_station_i_n_73 ),
        .cur_is_even_character_reg_rep_4(\anEngine/anEngine/buffer/fifo_odd_data_in_28 ),
        .\cur_state[1]_i_2 (\cur_state[2]_i_12_0 ),
        .\cur_state[1]_i_2_0 (\cur_state[2]_i_12_1 ),
        .\head[6]_i_6__3 (\cur_cc_pointer_reg[2] ),
        .\head[6]_i_6__3_0 (\cur_cc_pointer_reg[2]_0 ),
        .\head[6]_i_6__3_1 (\cur_cc_pointer_reg[2]_6 ),
        .\head[6]_i_6__3_2 (\cur_cc_pointer_reg[2]_5 ),
        .\head[6]_i_6__3_3 (\cur_cc_pointer_reg[2]_4 ),
        .\head[6]_i_6__3_4 (\cur_cc_pointer_reg[2]_3 ),
        .\head[6]_i_6__3_5 (\cur_cc_pointer_reg[2]_2 ),
        .\head[6]_i_6__3_6 (\cur_cc_pointer_reg[2]_1 ),
        .\head_reg[0] (\genblk1[4].engine_and_station_i_n_50 ),
        .\head_reg[0]_0 (\FETCH_REC_Pc_reg[7] ),
        .\head_reg[2] (\genblk1[4].engine_and_station_i_n_49 ),
        .\head_reg[2]_0 (\genblk1[4].engine_and_station_i_n_52 ),
        .\head_reg[2]_1 (\genblk1[4].engine_and_station_i_n_69 ),
        .\head_reg[5] (\genblk1[4].engine_and_station_i_n_68 ),
        .\head_reg[6] (\aChannel/fifo_channel/p_0_in_42 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[0] (\FETCH_REC_Pc_reg[0]_0 ),
        .\middle_reg[7] (\genblk1[5].engine_and_station_i_n_64 ),
        .\middle_reg[7]_0 (\anEngine/anEngine/buffer/fifo_odd/from_memory_45 ),
        .\middle_reg[7]_1 (\genblk1[5].engine_and_station_i_n_63 ),
        .\middle_reg[7]_2 (middle_next_23),
        .\middle_reg[7]_3 ({\genblk1[3].engine_and_station_i_n_32 ,\genblk1[3].engine_and_station_i_n_33 ,\genblk1[3].engine_and_station_i_n_34 ,\genblk1[3].engine_and_station_i_n_35 ,\genblk1[3].engine_and_station_i_n_36 ,\genblk1[3].engine_and_station_i_n_37 ,\genblk1[3].engine_and_station_i_n_38 ,\genblk1[3].engine_and_station_i_n_39 }),
        .\old_grant_reg[0] (SR),
        .\old_grant_reg[5] (\genblk1[2].engine_and_station_i_n_23 ),
        .\old_grant_reg[5]_0 (\genblk1[0].engine_and_station_i_n_8 ),
        .\old_grant_reg[5]_1 (\genblk1[1].engine_and_station_i_n_23 ),
        .\old_grant_reg[5]_2 (\genblk1[3].engine_and_station_i_n_23 ),
        .p_49_out(p_49_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\genblk1[4].engine_and_station_i_n_6 ),
        .\state_cur_reg[0] (\genblk1[3].engine_and_station_i_n_71 ),
        .\state_cur_reg[0]_0 (\genblk1[3].engine_and_station_i_n_73 ),
        .\state_cur_reg[1] (\genblk1[4].engine_and_station_i_n_63 ),
        .\state_cur_reg[1]_0 (\genblk1[4].engine_and_station_i_n_64 ),
        .\tail_reg[5] (\aChannel/fifo_channel/p_0_in_32 ),
        .\tail_reg[6] (\genblk1[4].engine_and_station_i_n_67 ));
  re2_copro_re2_copro_0_1_engine_and_station_4 \genblk1[5].engine_and_station_i 
       (.D({\genblk1[5].engine_and_station_i_n_31 ,\genblk1[5].engine_and_station_i_n_32 ,\genblk1[5].engine_and_station_i_n_33 ,\genblk1[5].engine_and_station_i_n_34 ,\genblk1[5].engine_and_station_i_n_35 ,\genblk1[5].engine_and_station_i_n_36 ,\genblk1[5].engine_and_station_i_n_37 ,\genblk1[5].engine_and_station_i_n_38 }),
        .DINADIN(\anEngine/anEngine/buffer/fifo_even_data_in_29 ),
        .DOUTBDOUT(\anEngine/anEngine/buffer/fifo_even/from_memory_46 ),
        .E(\anEngine/anEngine/buffer/fifo_even_data_in_valid_30 ),
        .\EXE1_Instr_reg[4] (\genblk1[5].engine_and_station_i_n_58 ),
        .\EXE1_Instr_reg[6] (\genblk1[5].engine_and_station_i_n_60 ),
        .\EXE1_Instr_reg[8] (\genblk1[5].engine_and_station_i_n_62 ),
        .\EXE1_Instr_reg[9] (\genblk1[5].engine_and_station_i_n_53 ),
        .EXE1_Instr_valid_reg(\genblk1[5].engine_and_station_i_n_51 ),
        .EXE1_Instr_valid_reg_0(\genblk1[5].engine_and_station_i_n_61 ),
        .\EXE1_Pc_reg[0] (\genblk1[5].engine_and_station_i_n_54 ),
        .\EXE1_Pc_reg[0]_0 (\genblk1[5].engine_and_station_i_n_55 ),
        .\EXE1_Pc_reg[2] (\genblk1[5].engine_and_station_i_n_56 ),
        .\EXE1_Pc_reg[3] (\genblk1[5].engine_and_station_i_n_57 ),
        .\EXE1_Pc_reg[5] (\genblk1[5].engine_and_station_i_n_59 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0]_0 ),
        .Q(Q),
        .WEBWE({\genblk1[6].engine_and_station_i_n_0 ,\genblk1[4].engine_and_station_i_n_6 }),
        .bb_accepts(bb_accepts[5]),
        .bb_running(bb_running[5]),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (channel_old_latency_next_44),
        .\channel_old_latency_reg[6] (channel_old_latency_next_50),
        .content_reg_bram_0(p_35_out),
        .content_reg_bram_0_0(\anEngine/anEngine/buffer/fifo_odd/from_memory_45 ),
        .content_reg_bram_0_1(\switch2channel\.data_37 ),
        .content_reg_bram_0_10(\genblk1[6].engine_and_station_i_n_78 ),
        .content_reg_bram_0_11(\genblk1[6].engine_and_station_i_n_77 ),
        .content_reg_bram_0_12(\genblk1[6].engine_and_station_i_n_76 ),
        .content_reg_bram_0_13(\genblk1[6].engine_and_station_i_n_75 ),
        .content_reg_bram_0_14(\genblk1[6].engine_and_station_i_n_74 ),
        .content_reg_bram_0_15(\genblk1[6].engine_and_station_i_n_73 ),
        .content_reg_bram_0_16(\genblk1[6].engine_and_station_i_n_81 ),
        .content_reg_bram_0_2(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_31 ),
        .content_reg_bram_0_3(\anEngine/anEngine/buffer/fifo_odd_data_in_28 ),
        .content_reg_bram_0_4(\switch2channel\.data_27 ),
        .content_reg_bram_0_5(\genblk1[4].engine_and_station_i_n_69 ),
        .content_reg_bram_0_6(\genblk1[6].engine_and_station_i_n_72 ),
        .content_reg_bram_0_7(\genblk1[6].engine_and_station_i_n_80 ),
        .content_reg_bram_0_8(\genblk1[6].engine_and_station_i_n_68 ),
        .content_reg_bram_0_9(\genblk1[6].engine_and_station_i_n_79 ),
        .\curState_reg[0] (\genblk1[5].engine_and_station_i_n_22 ),
        .\curState_reg[0]_0 (\genblk1[5].engine_and_station_i_n_47 ),
        .\curState_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_8),
        .cur_is_even_character_reg_rep(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_41 ),
        .cur_is_even_character_reg_rep_0(\genblk1[5].engine_and_station_i_n_70 ),
        .cur_is_even_character_reg_rep_1(\anEngine/anEngine/buffer/fifo_even_data_in_valid_40 ),
        .cur_is_even_character_reg_rep_2(\genblk1[5].engine_and_station_i_n_72 ),
        .cur_is_even_character_reg_rep__0(middle_next_43),
        .cur_is_even_character_reg_rep__0_0(\anEngine/anEngine/buffer/fifo_even_data_in_39 ),
        .cur_is_even_character_reg_rep__0_1(\anEngine/anEngine/buffer/fifo_odd_data_in_38 ),
        .\cur_state[1]_i_2 (\cur_state[2]_i_12_0 ),
        .\cur_state[1]_i_2_0 (\cur_state[2]_i_12_1 ),
        .\head[6]_i_6__4 (\cur_cc_pointer_reg[2] ),
        .\head[6]_i_6__4_0 (\cur_cc_pointer_reg[2]_0 ),
        .\head[6]_i_6__4_1 (\cur_cc_pointer_reg[2]_6 ),
        .\head[6]_i_6__4_2 (\cur_cc_pointer_reg[2]_5 ),
        .\head[6]_i_6__4_3 (\cur_cc_pointer_reg[2]_4 ),
        .\head[6]_i_6__4_4 (\cur_cc_pointer_reg[2]_3 ),
        .\head[6]_i_6__4_5 (\cur_cc_pointer_reg[2]_2 ),
        .\head[6]_i_6__4_6 (\cur_cc_pointer_reg[2]_1 ),
        .\head_reg[0] (\genblk1[5].engine_and_station_i_n_23 ),
        .\head_reg[0]_0 (\FETCH_REC_Pc_reg[7] ),
        .\head_reg[2] (\genblk1[5].engine_and_station_i_n_49 ),
        .\head_reg[2]_0 (\genblk1[5].engine_and_station_i_n_52 ),
        .\head_reg[2]_1 (\genblk1[5].engine_and_station_i_n_68 ),
        .\head_reg[5] (\genblk1[5].engine_and_station_i_n_67 ),
        .\head_reg[6] (\aChannel/fifo_channel/p_0_in_47 ),
        .\memory\.data (\memory\.data ),
        .\middle_reg[7] (\anEngine/anEngine/buffer/fifo_even/from_memory_52 ),
        .\middle_reg[7]_0 (\genblk1[6].engine_and_station_i_n_83 ),
        .\middle_reg[7]_1 (\anEngine/anEngine/buffer/fifo_odd/from_memory_51 ),
        .\middle_reg[7]_2 (\genblk1[6].engine_and_station_i_n_82 ),
        .\middle_reg[7]_3 (middle_next_33),
        .\middle_reg[7]_4 ({\genblk1[4].engine_and_station_i_n_31 ,\genblk1[4].engine_and_station_i_n_32 ,\genblk1[4].engine_and_station_i_n_33 ,\genblk1[4].engine_and_station_i_n_34 ,\genblk1[4].engine_and_station_i_n_35 ,\genblk1[4].engine_and_station_i_n_36 ,\genblk1[4].engine_and_station_i_n_37 ,\genblk1[4].engine_and_station_i_n_38 }),
        .min_latency1_carry_i_8__4(\FETCH_REC_Pc_reg[0] ),
        .\old_grant_reg[0] (SR),
        .\old_grant_reg[6] (\genblk1[3].engine_and_station_i_n_23 ),
        .\old_grant_reg[6]_0 (\genblk1[1].engine_and_station_i_n_23 ),
        .\old_grant_reg[6]_1 (\genblk1[0].engine_and_station_i_n_8 ),
        .\old_grant_reg[6]_2 (\genblk1[2].engine_and_station_i_n_23 ),
        .\old_grant_reg[6]_3 (\genblk1[4].engine_and_station_i_n_23 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\genblk1[4].engine_and_station_i_n_71 ),
        .\state_cur_reg[0]_0 (\genblk1[4].engine_and_station_i_n_73 ),
        .\state_cur_reg[1] (\genblk1[5].engine_and_station_i_n_63 ),
        .\state_cur_reg[1]_0 (\genblk1[5].engine_and_station_i_n_64 ),
        .\tail_reg[5] (\aChannel/fifo_channel/p_0_in_42 ),
        .\tail_reg[6] (\genblk1[5].engine_and_station_i_n_66 ));
  re2_copro_re2_copro_0_1_engine_and_station_5 \genblk1[6].engine_and_station_i 
       (.D(middle_next_43),
        .DINADIN({\genblk1[6].engine_and_station_i_n_24 ,\genblk1[6].engine_and_station_i_n_25 ,\genblk1[6].engine_and_station_i_n_26 ,\genblk1[6].engine_and_station_i_n_27 ,\genblk1[6].engine_and_station_i_n_28 ,\genblk1[6].engine_and_station_i_n_29 ,\genblk1[6].engine_and_station_i_n_30 ,\genblk1[6].engine_and_station_i_n_31 }),
        .E(\anEngine/anEngine/buffer/fifo_even_data_in_valid_40 ),
        .\EXE1_Instr_reg[4] (\genblk1[6].engine_and_station_i_n_77 ),
        .\EXE1_Instr_reg[6] (\genblk1[6].engine_and_station_i_n_79 ),
        .\EXE1_Instr_reg[8] (\genblk1[6].engine_and_station_i_n_81 ),
        .\EXE1_Instr_reg[9] (\genblk1[6].engine_and_station_i_n_72 ),
        .EXE1_Instr_valid_reg(\genblk1[6].engine_and_station_i_n_70 ),
        .EXE1_Instr_valid_reg_0(\genblk1[6].engine_and_station_i_n_80 ),
        .\EXE1_Pc_reg[0] (\genblk1[6].engine_and_station_i_n_73 ),
        .\EXE1_Pc_reg[0]_0 (\genblk1[6].engine_and_station_i_n_74 ),
        .\EXE1_Pc_reg[2] (\genblk1[6].engine_and_station_i_n_75 ),
        .\EXE1_Pc_reg[3] (\genblk1[6].engine_and_station_i_n_76 ),
        .\EXE1_Pc_reg[5] (\genblk1[6].engine_and_station_i_n_78 ),
        .FETCH_REC_Instr_valid_reg(\genblk1[6].engine_and_station_i_n_65 ),
        .\FETCH_REC_Pc_reg[0] (\FETCH_REC_Pc_reg[0]_0 ),
        .Q(Q),
        .WEBWE(\genblk1[6].engine_and_station_i_n_0 ),
        .bb_accepts(bb_accepts[6]),
        .bb_full(bb_full),
        .bb_running(bb_running[6]),
        .bbs_go(bbs_go),
        .\channel_old_latency_reg[0] (channel_old_latency_next_50),
        .\channel_old_latency_reg[6] (channel_old_latency_next_54),
        .content_reg(\genblk1[7].engine_and_station_i_n_0 ),
        .content_reg_bram_0(\anEngine/anEngine/buffer/fifo_even/from_memory_52 ),
        .content_reg_bram_0_0(\anEngine/anEngine/buffer/fifo_odd/from_memory_51 ),
        .content_reg_bram_0_1(\switch2channel\.data_49 ),
        .content_reg_bram_0_2(\anEngine/anEngine/buffer/fifo_even_data_in_39 ),
        .content_reg_bram_0_3(\anEngine/anEngine/buffer/fifo_odd_data_in_valid_41 ),
        .content_reg_bram_0_4(\anEngine/anEngine/buffer/fifo_odd_data_in_38 ),
        .content_reg_bram_0_5(\switch2channel\.data_37 ),
        .content_reg_bram_0_6(\genblk1[5].engine_and_station_i_n_68 ),
        .\curState_reg[0] (\genblk1[6].engine_and_station_i_n_23 ),
        .\curState_reg[0]_0 (\genblk1[6].engine_and_station_i_n_66 ),
        .\curState_reg[0]_1 (arbiter_tree_to_cope_with_memory_contention_n_7),
        .\cur_state[1]_i_2 (\cur_state[2]_i_12_0 ),
        .\cur_state[1]_i_2_0 (\cur_state[2]_i_12_1 ),
        .\head[6]_i_6__5 (\cur_cc_pointer_reg[2] ),
        .\head[6]_i_6__5_0 (\cur_cc_pointer_reg[2]_0 ),
        .\head[6]_i_6__5_1 (\cur_cc_pointer_reg[2]_6 ),
        .\head[6]_i_6__5_2 (\cur_cc_pointer_reg[2]_5 ),
        .\head[6]_i_6__5_3 (\cur_cc_pointer_reg[2]_4 ),
        .\head[6]_i_6__5_4 (\cur_cc_pointer_reg[2]_3 ),
        .\head[6]_i_6__5_5 (\cur_cc_pointer_reg[2]_2 ),
        .\head[6]_i_6__5_6 (\cur_cc_pointer_reg[2]_1 ),
        .\head_reg[0] (\FETCH_REC_Pc_reg[7] ),
        .\head_reg[2] (\genblk1[6].engine_and_station_i_n_68 ),
        .\head_reg[2]_0 (\genblk1[6].engine_and_station_i_n_71 ),
        .\head_reg[2]_1 (\genblk1[6].engine_and_station_i_n_86 ),
        .\head_reg[6] (\aChannel/fifo_channel/p_0_in_53 ),
        .\in_0\.data (\in_0\.data ),
        .in_0_out_01_out(\station/in_0_out_01_out ),
        .input_pc(input_pc),
        .\memory\.data (\memory\.data ),
        .\middle_reg[0] (\genblk1[6].engine_and_station_i_n_40 ),
        .\middle_reg[0]_0 (\anEngine/anEngine/buffer/fifo_odd_data_in_48 ),
        .\middle_reg[7] ({\genblk1[5].engine_and_station_i_n_31 ,\genblk1[5].engine_and_station_i_n_32 ,\genblk1[5].engine_and_station_i_n_33 ,\genblk1[5].engine_and_station_i_n_34 ,\genblk1[5].engine_and_station_i_n_35 ,\genblk1[5].engine_and_station_i_n_36 ,\genblk1[5].engine_and_station_i_n_37 ,\genblk1[5].engine_and_station_i_n_38 }),
        .\old_grant[6]_i_6 (arbiter_tree_to_cope_with_memory_contention_n_1),
        .\old_grant[7]_i_2 (\genblk1[5].engine_and_station_i_n_47 ),
        .\old_grant_reg[0] (SR),
        .s00_axi_aclk(s00_axi_aclk),
        .\state_cur_reg[0] (\genblk1[5].engine_and_station_i_n_70 ),
        .\state_cur_reg[0]_0 (\genblk1[5].engine_and_station_i_n_72 ),
        .\state_cur_reg[1] (p_21_out),
        .\state_cur_reg[1]_0 (\genblk1[6].engine_and_station_i_n_82 ),
        .\state_cur_reg[1]_1 (\genblk1[6].engine_and_station_i_n_83 ),
        .\tail_reg[5] (\aChannel/fifo_channel/p_0_in_47 ));
  re2_copro_re2_copro_0_1_engine_and_station_6 \genblk1[7].engine_and_station_i 
       (.ADDRARDADDR(ADDRARDADDR[8:6]),
        .CO(CO),
        .D(D[2]),
        .DINADIN({\genblk1[6].engine_and_station_i_n_24 ,\genblk1[6].engine_and_station_i_n_25 ,\genblk1[6].engine_and_station_i_n_26 ,\genblk1[6].engine_and_station_i_n_27 ,\genblk1[6].engine_and_station_i_n_28 ,\genblk1[6].engine_and_station_i_n_29 ,\genblk1[6].engine_and_station_i_n_30 ,\genblk1[6].engine_and_station_i_n_31 }),
        .\EXE1_Instr_reg[10] (\genblk1[7].engine_and_station_i_n_32 ),
        .\EXE1_Instr_reg[10]_0 (\anEngine/anEngine/g.aregex_cpu/p_0_in ),
        .\EXE1_Instr_reg[12] (\genblk1[7].engine_and_station_i_n_44 ),
        .\EXE1_Instr_reg[8] (bb_accepts[7]),
        .\EXE1_Instr_reg[9] (\genblk1[7].engine_and_station_i_n_59 ),
        .FETCH_REC_Instr_valid_reg(\genblk1[7].engine_and_station_i_n_60 ),
        .FETCH_REC_Instr_valid_reg_0(\genblk1[7].engine_and_station_i_n_70 ),
        .\FETCH_REC_Pc_reg[7] (\FETCH_REC_Pc_reg[7] ),
        .O(O),
        .Q(Q),
        .WEBWE(\genblk1[0].engine_and_station_i_n_6 ),
        .all_bb_full(all_bb_full),
        .any_bb_running(any_bb_running),
        .bb_accepts(bb_accepts[5:4]),
        .bbs_go(bbs_go),
        .bram_r_valid(bram_r_valid),
        .\channel_i\.data102_in (\channel_i\.data102_in ),
        .\channel_old_latency_reg[5] (channel_old_latency_next_54),
        .\channel_old_latency_reg[6] (channel_old_latency_next),
        .content_reg_bram_0(\anEngine/anEngine/buffer/fifo_odd_data_in_48 ),
        .content_reg_bram_0_0(\switch2channel\.data_49 ),
        .\cpu2switch\.valid (\cpu2switch\.valid ),
        .\curState_reg[0] (\genblk1[7].engine_and_station_i_n_71 ),
        .\curState_reg[0]_0 (arbiter_tree_to_cope_with_memory_contention_n_6),
        .\cur_cc_pointer_reg[2] (\cur_cc_pointer_reg[2] ),
        .\cur_cc_pointer_reg[2]_0 (\cur_cc_pointer_reg[2]_0 ),
        .\cur_cc_pointer_reg[2]_1 (\cur_cc_pointer_reg[2]_1 ),
        .\cur_cc_pointer_reg[2]_2 (\cur_cc_pointer_reg[2]_2 ),
        .\cur_cc_pointer_reg[2]_3 (\cur_cc_pointer_reg[2]_3 ),
        .\cur_cc_pointer_reg[2]_4 (\cur_cc_pointer_reg[2]_4 ),
        .\cur_cc_pointer_reg[2]_5 (\cur_cc_pointer_reg[2]_5 ),
        .\cur_cc_pointer_reg[2]_6 (\cur_cc_pointer_reg[2]_6 ),
        .\cur_cc_pointer_reg[3] (\genblk1[7].engine_and_station_i_n_35 ),
        .\cur_state[1]_i_5 (\cur_state[1]_i_5 ),
        .\cur_state[2]_i_11 (\cur_state[2]_i_11_0 ),
        .\cur_state_reg[0] (\cur_state_reg[0]_1 ),
        .\cur_state_reg[2] (\genblk1[7].engine_and_station_i_n_9 ),
        .\cur_state_reg[2]_0 (\genblk1[7].engine_and_station_i_n_24 ),
        .\cur_state_reg[2]_1 (\genblk1[7].engine_and_station_i_n_33 ),
        .\cur_state_reg[2]_2 (\cur_state[2]_i_11_n_0 ),
        .\cur_state_reg[2]_3 (\cur_state[2]_i_12_n_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 (\cur_state_reg[0] ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_15 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_n_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_n_0 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_2 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_10 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_3 (arbiter_tree_to_cope_with_memory_contention_n_3),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_4 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_11 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_5 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_6 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_7 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_12 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_8 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_13 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_9 (\old_grant_reg[0] [0]),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60 (\genblk1[5].engine_and_station_i_n_47 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_60_0 (\genblk1[6].engine_and_station_i_n_23 ),
        .\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 (\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_63 ),
        .\head_reg[5] (\aChannel/fifo_channel/p_0_in_53 ),
        .\in_0\.data (\in_0\.data ),
        .in_0_out_01_out(\station/in_0_out_01_out ),
        .input_pc(input_pc),
        .\memory\.data (\memory\.data ),
        .\memory_bb\.addr (\memory_bb\.addr ),
        .\memory_bb\.valid (\memory_bb\.valid ),
        .\memory_for_cc\.addr (\memory_for_cc\.addr ),
        .\old_grant[6]_i_6 (arbiter_tree_to_cope_with_memory_contention_n_4),
        .\old_grant_reg[0] (SR),
        .\old_grant_reg[0]_i_15 (\old_grant_reg[0]_i_15 ),
        .\override_pc\.ready (\override_pc\.ready ),
        .p_101_out(p_101_out),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg4_reg[0] (\genblk1[7].engine_and_station_i_n_0 ),
        .\switch2channel\.ready (\switch2channel\.ready ),
        .\switch2channel\.valid (\switch2channel\.valid ),
        .\switch2cpu\.ready (\switch2cpu\.ready ),
        .\tail_reg[0] (\genblk1[6].engine_and_station_i_n_86 ),
        .\tail_reg[0]_0 (\genblk1[6].engine_and_station_i_n_40 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97 
       (.I0(\genblk1[1].engine_and_station_i_n_68 ),
        .I1(\genblk1[1].engine_and_station_i_n_54 ),
        .I2(\genblk1[0].engine_and_station_i_n_41 ),
        .I3(\genblk1[0].engine_and_station_i_n_39 ),
        .I4(bb_running[3]),
        .I5(bb_running[2]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98 
       (.I0(bb_running[5]),
        .I1(\genblk1[4].engine_and_station_i_n_66 ),
        .I2(\genblk1[4].engine_and_station_i_n_52 ),
        .I3(\genblk1[7].engine_and_station_i_n_60 ),
        .I4(\switch2channel\.valid ),
        .I5(bb_running[6]),
        .O(\genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
