-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity digitrec_knn_vote is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    knn_set_0_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_3_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_3_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_4_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_4_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_5_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_5_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_6_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_6_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_7_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_7_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_8_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_8_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_9_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_9_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of digitrec_knn_vote is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal tmp_6_1_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_1_reg_521 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_2_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_2_reg_526 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_2_min_2_fu_240_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_2_reg_531 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_3_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_3_reg_537 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_63 : BOOLEAN;
    signal tmp_6_4_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_4_reg_543 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_2_min_4_fu_294_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_4_reg_548 : STD_LOGIC_VECTOR (6 downto 0);
    signal agg_result_V_0_agg_result_V_02_5_fu_360_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_5_reg_554 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_76 : BOOLEAN;
    signal tmp_6_6_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_6_reg_559 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_2_min_6_fu_395_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_6_reg_564 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_7_1_fu_411_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_7_1_reg_570 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_106 : BOOLEAN;
    signal tmp_8_0_1_cast_fu_182_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_cast_fu_178_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_1_1_cast_fu_196_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_1_cast_fu_192_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_1_1_fu_200_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_0_1_fu_186_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_2_1_cast_fu_224_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_2_cast_fu_220_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_2_1_fu_228_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_1_fu_212_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_3_1_cast_fu_252_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_3_cast_fu_248_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_3_1_fu_256_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_4_1_cast_fu_278_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_4_cast_fu_274_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_4_1_fu_282_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_3_fu_267_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_2_fu_305_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_0_agg_result_V_s_fu_302_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_0_agg_result_V_02_3_fu_316_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_5_1_cast_fu_332_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_5_cast_fu_328_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_5_1_fu_336_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_5_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_4_fu_347_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_1_fu_324_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_6_1_cast_fu_379_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_6_cast_fu_375_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_6_1_fu_383_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_5_fu_368_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_7_1_cast_fu_407_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_7_cast_fu_403_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_7_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_fu_421_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_7_fu_434_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_8_1_cast_fu_455_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_8_cast_fu_451_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_8_1_fu_459_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_7_fu_445_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_8_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_9_1_cast_fu_483_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_9_cast_fu_479_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sum_9_1_fu_487_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal min_2_min_8_fu_471_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_9_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_8_fu_499_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_V_0_agg_result_V_02_6_fu_441_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_V_0_agg_result_V_02_9_fu_513_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                    ap_return_preg <= agg_result_V_0_agg_result_V_02_9_fu_513_p3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                agg_result_V_0_agg_result_V_02_5_reg_554 <= agg_result_V_0_agg_result_V_02_5_fu_360_p3;
                min_2_min_6_reg_564 <= min_2_min_6_fu_395_p3;
                sum_7_1_reg_570 <= sum_7_1_fu_411_p2;
                tmp_6_6_reg_559 <= tmp_6_6_fu_389_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                min_2_min_2_reg_531 <= min_2_min_2_fu_240_p3;
                tmp_6_1_reg_521 <= tmp_6_1_fu_206_p2;
                tmp_6_2_reg_526 <= tmp_6_2_fu_234_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                min_2_min_4_reg_548 <= min_2_min_4_fu_294_p3;
                tmp_6_3_reg_537 <= tmp_6_3_fu_262_p2;
                tmp_6_4_reg_543 <= tmp_6_4_fu_288_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    agg_result_V_0_agg_result_V_02_1_fu_324_p1 <= std_logic_vector(resize(unsigned(agg_result_V_0_agg_result_V_02_3_fu_316_p3),3));
    agg_result_V_0_agg_result_V_02_2_fu_305_p3 <= 
        ap_const_lv2_3 when (tmp_6_3_reg_537(0) = '1') else 
        ap_const_lv2_2;
    agg_result_V_0_agg_result_V_02_3_fu_316_p3 <= 
        agg_result_V_0_agg_result_V_02_2_fu_305_p3 when (tmp_s_fu_312_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_s_fu_302_p1;
    agg_result_V_0_agg_result_V_02_4_fu_347_p3 <= 
        ap_const_lv3_5 when (tmp_6_5_fu_342_p2(0) = '1') else 
        ap_const_lv3_4;
    agg_result_V_0_agg_result_V_02_5_fu_360_p3 <= 
        agg_result_V_0_agg_result_V_02_4_fu_347_p3 when (tmp_1_fu_355_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_1_fu_324_p1;
    agg_result_V_0_agg_result_V_02_6_fu_441_p1 <= std_logic_vector(resize(unsigned(agg_result_V_0_agg_result_V_02_7_fu_434_p3),4));
    agg_result_V_0_agg_result_V_02_7_fu_434_p3 <= 
        agg_result_V_0_agg_result_V_02_fu_421_p3 when (tmp_2_fu_429_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_5_reg_554;
    agg_result_V_0_agg_result_V_02_8_fu_499_p3 <= 
        ap_const_lv4_9 when (tmp_6_9_fu_493_p2(0) = '1') else 
        ap_const_lv4_8;
    agg_result_V_0_agg_result_V_02_9_fu_513_p3 <= 
        agg_result_V_0_agg_result_V_02_8_fu_499_p3 when (tmp_3_fu_507_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_6_fu_441_p1;
    agg_result_V_0_agg_result_V_02_fu_421_p3 <= 
        ap_const_lv3_7 when (tmp_6_7_fu_417_p2(0) = '1') else 
        ap_const_lv3_6;
    agg_result_V_0_agg_result_V_s_fu_302_p1 <= std_logic_vector(resize(unsigned(tmp_6_1_reg_521),2));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, agg_result_V_0_agg_result_V_02_9_fu_513_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            ap_return <= agg_result_V_0_agg_result_V_02_9_fu_513_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_106_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_106 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_63_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_63 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_76_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_76 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_63)
    begin
        if (ap_sig_63) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_76)
    begin
        if (ap_sig_76) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_106)
    begin
        if (ap_sig_106) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;

    min_2_min_1_fu_212_p3 <= 
        sum_1_1_fu_200_p2 when (tmp_6_1_fu_206_p2(0) = '1') else 
        sum_0_1_fu_186_p2;
    min_2_min_2_fu_240_p3 <= 
        sum_2_1_fu_228_p2 when (tmp_6_2_fu_234_p2(0) = '1') else 
        min_2_min_1_fu_212_p3;
    min_2_min_3_fu_267_p3 <= 
        sum_3_1_fu_256_p2 when (tmp_6_3_fu_262_p2(0) = '1') else 
        min_2_min_2_reg_531;
    min_2_min_4_fu_294_p3 <= 
        sum_4_1_fu_282_p2 when (tmp_6_4_fu_288_p2(0) = '1') else 
        min_2_min_3_fu_267_p3;
    min_2_min_5_fu_368_p3 <= 
        sum_5_1_fu_336_p2 when (tmp_6_5_fu_342_p2(0) = '1') else 
        min_2_min_4_reg_548;
    min_2_min_6_fu_395_p3 <= 
        sum_6_1_fu_383_p2 when (tmp_6_6_fu_389_p2(0) = '1') else 
        min_2_min_5_fu_368_p3;
    min_2_min_7_fu_445_p3 <= 
        sum_7_1_reg_570 when (tmp_6_7_fu_417_p2(0) = '1') else 
        min_2_min_6_reg_564;
    min_2_min_8_fu_471_p3 <= 
        sum_8_1_fu_459_p2 when (tmp_6_8_fu_465_p2(0) = '1') else 
        min_2_min_7_fu_445_p3;
    sum_0_1_fu_186_p2 <= std_logic_vector(unsigned(tmp_8_0_1_cast_fu_182_p1) + unsigned(tmp_8_cast_fu_178_p1));
    sum_1_1_fu_200_p2 <= std_logic_vector(unsigned(tmp_8_1_1_cast_fu_196_p1) + unsigned(tmp_8_1_cast_fu_192_p1));
    sum_2_1_fu_228_p2 <= std_logic_vector(unsigned(tmp_8_2_1_cast_fu_224_p1) + unsigned(tmp_8_2_cast_fu_220_p1));
    sum_3_1_fu_256_p2 <= std_logic_vector(unsigned(tmp_8_3_1_cast_fu_252_p1) + unsigned(tmp_8_3_cast_fu_248_p1));
    sum_4_1_fu_282_p2 <= std_logic_vector(unsigned(tmp_8_4_1_cast_fu_278_p1) + unsigned(tmp_8_4_cast_fu_274_p1));
    sum_5_1_fu_336_p2 <= std_logic_vector(unsigned(tmp_8_5_1_cast_fu_332_p1) + unsigned(tmp_8_5_cast_fu_328_p1));
    sum_6_1_fu_383_p2 <= std_logic_vector(unsigned(tmp_8_6_1_cast_fu_379_p1) + unsigned(tmp_8_6_cast_fu_375_p1));
    sum_7_1_fu_411_p2 <= std_logic_vector(unsigned(tmp_8_7_1_cast_fu_407_p1) + unsigned(tmp_8_7_cast_fu_403_p1));
    sum_8_1_fu_459_p2 <= std_logic_vector(unsigned(tmp_8_8_1_cast_fu_455_p1) + unsigned(tmp_8_8_cast_fu_451_p1));
    sum_9_1_fu_487_p2 <= std_logic_vector(unsigned(tmp_8_9_1_cast_fu_483_p1) + unsigned(tmp_8_9_cast_fu_479_p1));
    tmp_1_fu_355_p2 <= (tmp_6_5_fu_342_p2 or tmp_6_4_reg_543);
    tmp_2_fu_429_p2 <= (tmp_6_7_fu_417_p2 or tmp_6_6_reg_559);
    tmp_3_fu_507_p2 <= (tmp_6_9_fu_493_p2 or tmp_6_8_fu_465_p2);
    tmp_6_1_fu_206_p2 <= "1" when (unsigned(sum_1_1_fu_200_p2) < unsigned(sum_0_1_fu_186_p2)) else "0";
    tmp_6_2_fu_234_p2 <= "1" when (unsigned(sum_2_1_fu_228_p2) < unsigned(min_2_min_1_fu_212_p3)) else "0";
    tmp_6_3_fu_262_p2 <= "1" when (unsigned(sum_3_1_fu_256_p2) < unsigned(min_2_min_2_reg_531)) else "0";
    tmp_6_4_fu_288_p2 <= "1" when (unsigned(sum_4_1_fu_282_p2) < unsigned(min_2_min_3_fu_267_p3)) else "0";
    tmp_6_5_fu_342_p2 <= "1" when (unsigned(sum_5_1_fu_336_p2) < unsigned(min_2_min_4_reg_548)) else "0";
    tmp_6_6_fu_389_p2 <= "1" when (unsigned(sum_6_1_fu_383_p2) < unsigned(min_2_min_5_fu_368_p3)) else "0";
    tmp_6_7_fu_417_p2 <= "1" when (unsigned(sum_7_1_reg_570) < unsigned(min_2_min_6_reg_564)) else "0";
    tmp_6_8_fu_465_p2 <= "1" when (unsigned(sum_8_1_fu_459_p2) < unsigned(min_2_min_7_fu_445_p3)) else "0";
    tmp_6_9_fu_493_p2 <= "1" when (unsigned(sum_9_1_fu_487_p2) < unsigned(min_2_min_8_fu_471_p3)) else "0";
    tmp_8_0_1_cast_fu_182_p1 <= std_logic_vector(resize(unsigned(knn_set_0_1_V_read),7));
    tmp_8_1_1_cast_fu_196_p1 <= std_logic_vector(resize(unsigned(knn_set_1_1_V_read),7));
    tmp_8_1_cast_fu_192_p1 <= std_logic_vector(resize(unsigned(knn_set_1_0_V_read),7));
    tmp_8_2_1_cast_fu_224_p1 <= std_logic_vector(resize(unsigned(knn_set_2_1_V_read),7));
    tmp_8_2_cast_fu_220_p1 <= std_logic_vector(resize(unsigned(knn_set_2_0_V_read),7));
    tmp_8_3_1_cast_fu_252_p1 <= std_logic_vector(resize(unsigned(knn_set_3_1_V_read),7));
    tmp_8_3_cast_fu_248_p1 <= std_logic_vector(resize(unsigned(knn_set_3_0_V_read),7));
    tmp_8_4_1_cast_fu_278_p1 <= std_logic_vector(resize(unsigned(knn_set_4_1_V_read),7));
    tmp_8_4_cast_fu_274_p1 <= std_logic_vector(resize(unsigned(knn_set_4_0_V_read),7));
    tmp_8_5_1_cast_fu_332_p1 <= std_logic_vector(resize(unsigned(knn_set_5_1_V_read),7));
    tmp_8_5_cast_fu_328_p1 <= std_logic_vector(resize(unsigned(knn_set_5_0_V_read),7));
    tmp_8_6_1_cast_fu_379_p1 <= std_logic_vector(resize(unsigned(knn_set_6_1_V_read),7));
    tmp_8_6_cast_fu_375_p1 <= std_logic_vector(resize(unsigned(knn_set_6_0_V_read),7));
    tmp_8_7_1_cast_fu_407_p1 <= std_logic_vector(resize(unsigned(knn_set_7_1_V_read),7));
    tmp_8_7_cast_fu_403_p1 <= std_logic_vector(resize(unsigned(knn_set_7_0_V_read),7));
    tmp_8_8_1_cast_fu_455_p1 <= std_logic_vector(resize(unsigned(knn_set_8_1_V_read),7));
    tmp_8_8_cast_fu_451_p1 <= std_logic_vector(resize(unsigned(knn_set_8_0_V_read),7));
    tmp_8_9_1_cast_fu_483_p1 <= std_logic_vector(resize(unsigned(knn_set_9_1_V_read),7));
    tmp_8_9_cast_fu_479_p1 <= std_logic_vector(resize(unsigned(knn_set_9_0_V_read),7));
    tmp_8_cast_fu_178_p1 <= std_logic_vector(resize(unsigned(knn_set_0_0_V_read),7));
    tmp_s_fu_312_p2 <= (tmp_6_3_reg_537 or tmp_6_2_reg_526);
end behav;
