library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;
entity register_10bus is
port(
     clk:in std_logic;
     data_in:in std_logic_vector(9 downto 0);
     data_out:out std_logic_vector(9 downto 0)
); 
end register_10bus;
architecture regi_behave of register_10bus is
begin 
   process(clk,data_in)
      begin 
        if(clk'event and clk='1')then 
            data_out<=data_in;
        end if;
   end process;
end regi_behave;