[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1221       tick       3104925       1444129       1395603       3104925 
      2   1221       tick       4389295       2147832       2129358       4389295 
      3   1221       tick       4392775       2149706       2133958       4392775 
      4   1221       tick       4270836       2089295       2074493       4270836 
      5   1221       tick       4494339       2199126       2179962       4494339 
      6   1221       tick       4384706       2145262       2125798       4384706 
      7   1221       tick       4389865       2148142       2122981       4389865 
      8   1221       tick       4389304       2147631       2130466       4389304 
      9   1221       tick       4392655       2148897       2132694       4392655 
     10   1221       tick       4378441       2143535       2124852       4378441 
     11   1221       tick       4380268       2144289       2128628       4380268 
     12   1221       tick       4381315       2144241       2126197       4381315 
     13   1221       tick       4383840       2144764       2129393       4383840 
     14   1221       tick       4378677       2142846       2124343       4378677 
     15   1221       tick       4386550       2146278       2126848       4386550 
     16   1221       tick       4383805       2145884       2128839       4383805 
     17   1221       tick       4386594       2147156       2123827       4386594 
     18   1221       tick       4382725       2144361       2127409       4382725 
     19   1221       tick       4389395       2148499       2129437       4389395 
     20   1221       tick       4390686       2149368       2130981       4390686 
     21   1221       exit       3492016       1708944       1695634       3492016 
