{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606378883960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606378883975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 16:21:23 2020 " "Processing started: Thu Nov 26 16:21:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606378883975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378883975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp11 -c exp11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp11 -c exp11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378883975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606378884636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606378884636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_r VGA_R exp9_2.v(8) " "Verilog HDL Declaration information at exp9_2.v(8): object \"vga_r\" differs only in case from object \"VGA_R\" in the same scope" {  } { { "exp9_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606378893079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_g VGA_G exp9_2.v(9) " "Verilog HDL Declaration information at exp9_2.v(9): object \"vga_g\" differs only in case from object \"VGA_G\" in the same scope" {  } { { "exp9_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606378893079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_b VGA_B exp9_2.v(10) " "Verilog HDL Declaration information at exp9_2.v(10): object \"vga_b\" differs only in case from object \"VGA_B\" in the same scope" {  } { { "exp9_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606378893079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp9_2.v 1 1 " "Found 1 design units, including 1 entities, in source file exp9_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp9_2 " "Found entity 1: exp9_2" {  } { { "exp9_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_pic.v(120) " "Verilog HDL information at display_pic.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606378893084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file display_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_pic " "Found entity 1: display_pic" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process.v 1 1 " "Found 1 design units, including 1 entities, in source file process.v" { { "Info" "ISGN_ENTITY_NAME" "1 process " "Found entity 1: process" {  } { { "process.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp11.v 1 1 " "Found 1 design units, including 1 entities, in source file exp11.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp11 " "Found entity 1: exp11" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exp8.v(51) " "Verilog HDL information at exp8.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606378893107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp8.v 1 1 " "Found 1 design units, including 1 entities, in source file exp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp8 " "Found entity 1: exp8" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_N.v(4) " "Verilog HDL information at div_N.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/div_N.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606378893112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_n.v 1 1 " "Found 1 design units, including 1 entities, in source file div_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_N " "Found entity 1: div_N" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/div_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file display_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_panel " "Found entity 1: display_panel" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_clk.v(4) " "Verilog HDL information at div_clk.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "div_clk.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/div_clk.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606378893121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "div_clk.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/div_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378893123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display_clk exp9_2.v(31) " "Verilog HDL Implicit Net warning at exp9_2.v(31): created implicit net for \"display_clk\"" {  } { { "exp9_2.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp11 " "Elaborating entity \"exp11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606378893285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp8 exp8:Input " "Elaborating entity \"exp8\" for hierarchy \"exp8:Input\"" {  } { { "exp11.v" "Input" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 exp8.v(121) " "Verilog HDL assignment warning at exp8.v(121): truncated value with size 32 to match size of target (8)" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893316 "|exp11|exp8:Input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_N exp8:Input\|div_N:A " "Elaborating entity \"div_N\" for hierarchy \"exp8:Input\|div_N:A\"" {  } { { "exp8.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div_N.v(9) " "Verilog HDL assignment warning at div_N.v(9): truncated value with size 32 to match size of target (1)" {  } { { "div_N.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/div_N.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893330 "|exp11|exp8:Input|div_N:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard exp8:Input\|ps2_keyboard:B " "Elaborating entity \"ps2_keyboard\" for hierarchy \"exp8:Input\|ps2_keyboard:B\"" {  } { { "exp8.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process exp8:Input\|process:C " "Elaborating entity \"process\" for hierarchy \"exp8:Input\|process:C\"" {  } { { "exp8.v" "C" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893330 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lut process.v(5) " "Verilog HDL warning at process.v(5): object lut used but never assigned" {  } { { "process.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/process.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1606378893330 "|exp11|exp8:Input|process:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_panel exp8:Input\|display_panel:D " "Elaborating entity \"display_panel\" for hierarchy \"exp8:Input\|display_panel:D\"" {  } { { "exp8.v" "D" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_panel.v(24) " "Verilog HDL assignment warning at display_panel.v(24): truncated value with size 32 to match size of target (8)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display_panel.v(30) " "Verilog HDL assignment warning at display_panel.v(30): truncated value with size 32 to match size of target (8)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 display_panel.v(21) " "Verilog HDL Always Construct warning at display_panel.v(21): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 display_panel.v(21) " "Verilog HDL Always Construct warning at display_panel.v(21): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 display_panel.v(21) " "Verilog HDL Always Construct warning at display_panel.v(21): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 display_panel.v(21) " "Verilog HDL Always Construct warning at display_panel.v(21): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 display_panel.v(207) " "Verilog HDL Always Construct warning at display_panel.v(207): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 207 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 display_panel.v(207) " "Verilog HDL Always Construct warning at display_panel.v(207): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 207 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] display_panel.v(230) " "Inferred latch for \"HEX5\[0\]\" at display_panel.v(230)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] display_panel.v(230) " "Inferred latch for \"HEX5\[1\]\" at display_panel.v(230)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] display_panel.v(230) " "Inferred latch for \"HEX5\[2\]\" at display_panel.v(230)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] display_panel.v(230) " "Inferred latch for \"HEX5\[3\]\" at display_panel.v(230)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] display_panel.v(230) " "Inferred latch for \"HEX5\[4\]\" at display_panel.v(230)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] display_panel.v(230) " "Inferred latch for \"HEX5\[5\]\" at display_panel.v(230)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] display_panel.v(230) " "Inferred latch for \"HEX5\[6\]\" at display_panel.v(230)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] display_panel.v(209) " "Inferred latch for \"HEX4\[0\]\" at display_panel.v(209)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] display_panel.v(209) " "Inferred latch for \"HEX4\[1\]\" at display_panel.v(209)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] display_panel.v(209) " "Inferred latch for \"HEX4\[2\]\" at display_panel.v(209)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] display_panel.v(209) " "Inferred latch for \"HEX4\[3\]\" at display_panel.v(209)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] display_panel.v(209) " "Inferred latch for \"HEX4\[4\]\" at display_panel.v(209)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] display_panel.v(209) " "Inferred latch for \"HEX4\[5\]\" at display_panel.v(209)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] display_panel.v(209) " "Inferred latch for \"HEX4\[6\]\" at display_panel.v(209)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] display_panel.v(70) " "Inferred latch for \"HEX3\[0\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] display_panel.v(70) " "Inferred latch for \"HEX3\[1\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] display_panel.v(70) " "Inferred latch for \"HEX3\[2\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] display_panel.v(70) " "Inferred latch for \"HEX3\[3\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] display_panel.v(70) " "Inferred latch for \"HEX3\[4\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] display_panel.v(70) " "Inferred latch for \"HEX3\[5\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] display_panel.v(70) " "Inferred latch for \"HEX3\[6\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] display_panel.v(70) " "Inferred latch for \"HEX2\[0\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] display_panel.v(70) " "Inferred latch for \"HEX2\[1\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] display_panel.v(70) " "Inferred latch for \"HEX2\[2\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] display_panel.v(70) " "Inferred latch for \"HEX2\[3\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] display_panel.v(70) " "Inferred latch for \"HEX2\[4\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] display_panel.v(70) " "Inferred latch for \"HEX2\[5\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] display_panel.v(70) " "Inferred latch for \"HEX2\[6\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] display_panel.v(70) " "Inferred latch for \"HEX1\[0\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] display_panel.v(70) " "Inferred latch for \"HEX1\[1\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] display_panel.v(70) " "Inferred latch for \"HEX1\[2\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] display_panel.v(70) " "Inferred latch for \"HEX1\[3\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] display_panel.v(70) " "Inferred latch for \"HEX1\[4\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] display_panel.v(70) " "Inferred latch for \"HEX1\[5\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] display_panel.v(70) " "Inferred latch for \"HEX1\[6\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] display_panel.v(70) " "Inferred latch for \"HEX0\[0\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] display_panel.v(70) " "Inferred latch for \"HEX0\[1\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] display_panel.v(70) " "Inferred latch for \"HEX0\[2\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] display_panel.v(70) " "Inferred latch for \"HEX0\[3\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] display_panel.v(70) " "Inferred latch for \"HEX0\[4\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] display_panel.v(70) " "Inferred latch for \"HEX0\[5\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] display_panel.v(70) " "Inferred latch for \"HEX0\[6\]\" at display_panel.v(70)" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 "|exp11|exp8:Input|display_panel:D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp9_2 exp9_2:OUT_PUT " "Elaborating entity \"exp9_2\" for hierarchy \"exp9_2:OUT_PUT\"" {  } { { "exp11.v" "OUT_PUT" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen exp9_2:OUT_PUT\|clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"exp9_2:OUT_PUT\|clkgen:my_vgaclk\"" {  } { { "exp9_2.v" "my_vgaclk" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk exp9_2:OUT_PUT\|div_clk:M " "Elaborating entity \"div_clk\" for hierarchy \"exp9_2:OUT_PUT\|div_clk:M\"" {  } { { "exp9_2.v" "M" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div_clk.v(9) " "Verilog HDL assignment warning at div_clk.v(9): truncated value with size 32 to match size of target (1)" {  } { { "div_clk.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/div_clk.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893362 "|exp11|exp9_2:OUT_PUT|div_clk:M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl exp9_2:OUT_PUT\|vga_ctrl:A " "Elaborating entity \"vga_ctrl\" for hierarchy \"exp9_2:OUT_PUT\|vga_ctrl:A\"" {  } { { "exp9_2.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_pic exp9_2:OUT_PUT\|display_pic:B " "Elaborating entity \"display_pic\" for hierarchy \"exp9_2:OUT_PUT\|display_pic:B\"" {  } { { "exp9_2.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp9_2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378893362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_pic.v(29) " "Verilog HDL assignment warning at display_pic.v(29): truncated value with size 32 to match size of target (10)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893377 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display_pic.v(30) " "Verilog HDL assignment warning at display_pic.v(30): truncated value with size 32 to match size of target (10)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893377 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_pic.v(32) " "Verilog HDL assignment warning at display_pic.v(32): truncated value with size 32 to match size of target (4)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378893393 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(77) " "Verilog HDL assignment warning at display_pic.v(77): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894144 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(78) " "Verilog HDL assignment warning at display_pic.v(78): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894145 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(86) " "Verilog HDL assignment warning at display_pic.v(86): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894146 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(88) " "Verilog HDL assignment warning at display_pic.v(88): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894146 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(93) " "Verilog HDL assignment warning at display_pic.v(93): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894174 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(94) " "Verilog HDL assignment warning at display_pic.v(94): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894174 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(101) " "Verilog HDL assignment warning at display_pic.v(101): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894230 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(112) " "Verilog HDL assignment warning at display_pic.v(112): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894258 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 display_pic.v(114) " "Verilog HDL assignment warning at display_pic.v(114): truncated value with size 32 to match size of target (7)" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606378894259 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga.data_a 0 display_pic.v(20) " "Net \"vga.data_a\" at display_pic.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606378894772 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga.waddr_a 0 display_pic.v(20) " "Net \"vga.waddr_a\" at display_pic.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606378894772 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga.we_a 0 display_pic.v(20) " "Net \"vga.we_a\" at display_pic.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606378894776 "|exp11|exp9_2:OUT_PUT|display_pic:B"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ascii_vector " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ascii_vector\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606378897674 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "exp8:Input\|ps2_keyboard:B\|fifo_rtl_0 " "Inferred RAM node \"exp8:Input\|ps2_keyboard:B\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1606378901473 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "exp9_2:OUT_PUT\|display_pic:B\|vga " "RAM logic \"exp9_2:OUT_PUT\|display_pic:B\|vga\" is uninferred due to asynchronous read logic" {  } { { "display_pic.v" "vga" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606378901474 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606378901474 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "exp8:Input\|ps2_keyboard:B\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"exp8:Input\|ps2_keyboard:B\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606378905669 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606378905669 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606378905669 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exp9_2:OUT_PUT\|display_pic:B\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exp9_2:OUT_PUT\|display_pic:B\|Div0\"" {  } { { "display_pic.v" "Div0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606378905675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exp9_2:OUT_PUT\|display_pic:B\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exp9_2:OUT_PUT\|display_pic:B\|Mod0\"" {  } { { "display_pic.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606378905675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exp8:Input\|display_panel:D\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exp8:Input\|display_panel:D\|Div0\"" {  } { { "display_panel.v" "Div0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606378905675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exp8:Input\|display_panel:D\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exp8:Input\|display_panel:D\|Mod0\"" {  } { { "display_panel.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 207 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606378905675 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "exp8:Input\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"exp8:Input\|Mod0\"" {  } { { "exp8.v" "Mod0" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606378905675 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606378905675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp8:Input\|ps2_keyboard:B\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"exp8:Input\|ps2_keyboard:B\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378905806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp8:Input\|ps2_keyboard:B\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"exp8:Input\|ps2_keyboard:B\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905806 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606378905806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378905869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378905869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Div0\"" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378905917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Div0 " "Instantiated megafunction \"exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378905918 ""}  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606378905918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378905963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378905963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378905982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378905982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Mod0\"" {  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378906024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Mod0 " "Instantiated megafunction \"exp9_2:OUT_PUT\|display_pic:B\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906024 ""}  } { { "display_pic.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606378906024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp8:Input\|display_panel:D\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"exp8:Input\|display_panel:D\|lpm_divide:Div0\"" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 228 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378906085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp8:Input\|display_panel:D\|lpm_divide:Div0 " "Instantiated megafunction \"exp8:Input\|display_panel:D\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906086 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 228 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606378906086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp8:Input\|display_panel:D\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"exp8:Input\|display_panel:D\|lpm_divide:Mod0\"" {  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378906188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp8:Input\|display_panel:D\|lpm_divide:Mod0 " "Instantiated megafunction \"exp8:Input\|display_panel:D\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906188 ""}  } { { "display_panel.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_panel.v" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606378906188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exp8:Input\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"exp8:Input\|lpm_divide:Mod0\"" {  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378906251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exp8:Input\|lpm_divide:Mod0 " "Instantiated megafunction \"exp8:Input\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606378906251 ""}  } { { "exp8.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp8.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606378906251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606378906338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378906338 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606378906588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgn_sync_n GND " "Pin \"vgn_sync_n\" is stuck at GND" {  } { { "exp11.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/exp11.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606378910665 "|exp11|vgn_sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606378910665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606378911343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606378918824 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "exp9_2:OUT_PUT\|display_pic:B\|vga~12 " "Logic cell \"exp9_2:OUT_PUT\|display_pic:B\|vga~12\"" {  } { { "display_pic.v" "vga~12" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606378918912 ""} { "Info" "ISCL_SCL_CELL_NAME" "exp9_2:OUT_PUT\|display_pic:B\|vga~363 " "Logic cell \"exp9_2:OUT_PUT\|display_pic:B\|vga~363\"" {  } { { "display_pic.v" "vga~363" { Text "C:/Users/44254/Desktop/digit_design_exp/exp11/display_pic.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606378918912 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1606378918912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp11/output_files/exp11.map.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp11/output_files/exp11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378919422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606378920384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606378920384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22937 " "Implemented 22937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606378921703 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606378921703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22850 " "Implemented 22850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606378921703 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606378921703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606378921703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606378921735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 16:22:01 2020 " "Processing ended: Thu Nov 26 16:22:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606378921735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606378921735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606378921735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606378921735 ""}
