

================================================================
== Vivado HLS Report for 'yuv_filter_rgb2yuv'
================================================================
* Date:           Fri May 08 12:32:56 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  240401|  14749441|  240401|  14749441|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |                   |      Latency      |  Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |   Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |- RGB2YUV_LOOP_X   |  240400|  14749440| 1202 ~ 7682 |          -|          -| 200 ~ 1920 |    no    |
        | + RGB2YUV_LOOP_Y  |    1200|      7680|            6|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      5|      0|    252|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     36|
|Register         |        -|      -|    272|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      5|    272|    288|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      6|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_12_fu_331_p2     |     *    |      1|  0|   0|           8|           7|
    |tmp_13_fu_447_p2     |     *    |      1|  0|   0|           8|           8|
    |tmp_6_fu_400_p2      |     *    |      1|  0|   0|           8|           7|
    |tmp_7_fu_325_p2      |     *    |      1|  0|   0|           8|           8|
    |tmp_8_fu_299_p2      |     *    |      1|  0|   0|           8|           5|
    |out_channels_ch1_d0  |     +    |      0|  0|   8|           8|           5|
    |p_addr1_fu_275_p2    |     +    |      0|  0|  27|          27|          27|
    |p_addr_fu_244_p2     |     +    |      0|  0|  27|          27|          27|
    |tmp1_fu_379_p2       |     +    |      0|  0|   5|          16|          16|
    |tmp2_fu_373_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_305_p2       |     +    |      0|  0|   9|           9|           8|
    |tmp6_fu_496_p2       |     +    |      0|  0|   5|          16|           8|
    |tmp8_fu_484_p2       |     +    |      0|  0|   5|          14|           8|
    |tmp_15_fu_519_p2     |     +    |      0|  0|  16|          16|          16|
    |tmp_1_fu_385_p2      |     +    |      0|  0|   5|          16|          16|
    |tmp_2_fu_501_p2      |     +    |      0|  0|   5|          16|          16|
    |x_1_fu_214_p2        |     +    |      0|  0|  16|          16|           1|
    |y_1_fu_265_p2        |     +    |      0|  0|  16|          16|           1|
    |p_neg_fu_452_p2      |     -    |      0|  0|  13|           1|          13|
    |tmp_14_fu_473_p2     |     -    |      0|  0|   5|          14|          14|
    |tmp_9_fu_436_p2      |     -    |      0|  0|  16|          16|          16|
    |exitcond1_fu_209_p2  |   icmp   |      0|  0|  20|          16|          16|
    |exitcond_fu_260_p2   |   icmp   |      0|  0|  20|          16|          16|
    |out_channels_ch2_d0  |    xor   |      0|  0|   9|           8|           9|
    |out_channels_ch3_d0  |    xor   |      0|  0|   9|           8|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      5|  0| 252|         332|         293|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|          9|    1|          9|
    |x_reg_186  |  16|          2|   16|         32|
    |y_reg_197  |  16|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  36|         13|   33|         73|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |B_reg_616            |   8|   0|    8|          0|
    |G_reg_609            |   8|   0|    8|          0|
    |R_reg_601            |   8|   0|    8|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |p_addr_reg_566       |  19|   0|   27|          8|
    |tmp3_cast_reg_629    |  13|   0|   16|          3|
    |tmp5_reg_654         |  15|   0|   16|          1|
    |tmp7_reg_659         |  15|   0|   16|          1|
    |tmp8_reg_664         |  13|   0|   14|          1|
    |tmp_10_reg_669       |   8|   0|    8|          0|
    |tmp_11_reg_579       |  27|   0|   64|         37|
    |tmp_12_reg_639       |  15|   0|   16|          1|
    |tmp_16_reg_674       |   8|   0|    8|          0|
    |tmp_5_cast2_reg_624  |   8|   0|   16|          8|
    |tmp_5_reg_644        |   8|   0|    8|          0|
    |tmp_7_reg_634        |  15|   0|   16|          1|
    |tmp_9_reg_649        |  12|   0|   16|          4|
    |x_1_reg_561          |  16|   0|   16|          0|
    |x_reg_186            |  16|   0|   16|          0|
    |y_1_reg_574          |  16|   0|   16|          0|
    |y_reg_197            |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 272|   0|  337|         65|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_return_0                | out |   16| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_return_1                | out |   16| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |   in_channels_ch3  |     array    |
|in_width_read              |  in |   16|   ap_none  |    in_width_read   |    scalar    |
|in_height_read             |  in |   16|   ap_none  |   in_height_read   |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: in_height_read_1 [1/1] 0.00ns
:0  %in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_1 [1/1] 0.00ns
:1  %in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: stg_11 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.32ns
ST_2: x [1/1] 0.00ns
:0  %x = phi i16 [ 0, %0 ], [ %x_1, %5 ]

ST_2: exitcond1 [1/1] 2.28ns
:1  %exitcond1 = icmp eq i16 %x, %in_width_read_1

ST_2: x_1 [1/1] 1.96ns
:2  %x_1 = add i16 %x, 1

ST_2: stg_15 [1/1] 0.00ns
:3  br i1 %exitcond1, label %6, label %2

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str)

ST_2: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %x, i10 0)

ST_2: p_shl_cast [1/1] 0.00ns
:4  %p_shl_cast = zext i26 %tmp to i27

ST_2: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %x, i8 0)

ST_2: p_shl7_cast [1/1] 0.00ns
:6  %p_shl7_cast = zext i24 %tmp_4 to i27

ST_2: p_addr [1/1] 2.32ns
:7  %p_addr = add i27 %p_shl_cast, %p_shl7_cast

ST_2: stg_24 [1/1] 1.57ns
:8  br label %3

ST_2: mrv [1/1] 0.00ns
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0

ST_2: mrv_1 [1/1] 0.00ns
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1

ST_2: stg_27 [1/1] 0.00ns
:2  ret { i16, i16 } %mrv_1


 <State 3>: 4.71ns
ST_3: y [1/1] 0.00ns
:0  %y = phi i16 [ 0, %2 ], [ %y_1, %4 ]

ST_3: exitcond [1/1] 2.28ns
:1  %exitcond = icmp eq i16 %y, %in_height_read_1

ST_3: y_1 [1/1] 1.96ns
:2  %y_1 = add i16 %y, 1

ST_3: stg_31 [1/1] 0.00ns
:3  br i1 %exitcond, label %5, label %4

ST_3: tmp_2_trn_cast [1/1] 0.00ns
:3  %tmp_2_trn_cast = zext i16 %y to i27

ST_3: p_addr1 [1/1] 2.32ns
:4  %p_addr1 = add i27 %p_addr, %tmp_2_trn_cast

ST_3: tmp_11 [1/1] 0.00ns
:5  %tmp_11 = zext i27 %p_addr1 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
:6  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_11

ST_3: R [2/2] 2.39ns
:7  %R = load i8* %in_channels_ch1_addr, align 1

ST_3: in_channels_ch2_addr [1/1] 0.00ns
:8  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_11

ST_3: G [2/2] 2.39ns
:9  %G = load i8* %in_channels_ch2_addr, align 1

ST_3: in_channels_ch3_addr [1/1] 0.00ns
:10  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_11

ST_3: B [2/2] 2.39ns
:11  %B = load i8* %in_channels_ch3_addr, align 1

ST_3: empty_17 [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_s)

ST_3: stg_42 [1/1] 0.00ns
:1  br label %1


 <State 4>: 2.39ns
ST_4: R [1/2] 2.39ns
:7  %R = load i8* %in_channels_ch1_addr, align 1

ST_4: G [1/2] 2.39ns
:9  %G = load i8* %in_channels_ch2_addr, align 1

ST_4: B [1/2] 2.39ns
:11  %B = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 6.38ns
ST_5: tmp_3_cast1 [1/1] 0.00ns
:12  %tmp_3_cast1 = zext i8 %R to i16

ST_5: tmp_5_cast1 [1/1] 0.00ns
:18  %tmp_5_cast1 = zext i8 %G to i9

ST_5: tmp_5_cast2 [1/1] 0.00ns
:19  %tmp_5_cast2 = zext i8 %G to i16

ST_5: tmp_7_cast1 [1/1] 0.00ns
:22  %tmp_7_cast1 = zext i8 %B to i13

ST_5: tmp_8 [1/1] 3.36ns
:23  %tmp_8 = mul i13 %tmp_7_cast1, 25

ST_5: tmp4 [1/1] 1.84ns
:26  %tmp4 = add i9 %tmp_5_cast1, 128

ST_5: tmp4_cast [1/1] 0.00ns
:27  %tmp4_cast = zext i9 %tmp4 to i13

ST_5: tmp3 [1/1] 3.02ns
:28  %tmp3 = add i13 %tmp4_cast, %tmp_8

ST_5: tmp3_cast [1/1] 0.00ns
:29  %tmp3_cast = zext i13 %tmp3 to i16

ST_5: tmp_7 [1/1] 6.38ns
:35  %tmp_7 = mul i16 %tmp_5_cast2, -74

ST_5: tmp_12 [1/1] 6.38ns
:47  %tmp_12 = mul i16 %tmp_3_cast1, 122


 <State 6>: 6.38ns
ST_6: tmp_3_cast2 [1/1] 0.00ns
:13  %tmp_3_cast2 = zext i8 %R to i15

ST_6: p_shl5 [1/1] 0.00ns
:14  %p_shl5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_6: p_shl5_cast [1/1] 0.00ns
:15  %p_shl5_cast = zext i14 %p_shl5 to i16

ST_6: p_shl6 [1/1] 0.00ns
:16  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_6: p_shl6_cast [1/1] 0.00ns
:17  %p_shl6_cast = zext i9 %p_shl6 to i16

ST_6: p_shl4 [1/1] 0.00ns
:20  %p_shl4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_6: p_shl4_cast [1/1] 0.00ns
:21  %p_shl4_cast = zext i15 %p_shl4 to i16

ST_6: tmp2 [1/1] 1.96ns
:24  %tmp2 = add i16 %p_shl6_cast, %p_shl4_cast

ST_6: tmp1 [1/1] 1.73ns
:25  %tmp1 = add i16 %tmp2, %p_shl5_cast

ST_6: tmp_1 [1/1] 1.73ns
:30  %tmp_1 = add i16 %tmp3_cast, %tmp1

ST_6: tmp_5 [1/1] 0.00ns
:31  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_1, i32 8, i32 15)

ST_6: tmp_6 [1/1] 3.36ns
:33  %tmp_6 = mul i15 %tmp_3_cast2, -38

ST_6: tmp_12_cast [1/1] 0.00ns
:34  %tmp_12_cast = sext i15 %tmp_6 to i16

ST_6: p_shl2 [1/1] 0.00ns
:36  %p_shl2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

ST_6: p_shl2_cast [1/1] 0.00ns
:37  %p_shl2_cast = zext i15 %p_shl2 to i16

ST_6: p_shl3 [1/1] 0.00ns
:38  %p_shl3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

ST_6: p_shl3_cast9 [1/1] 0.00ns
:39  %p_shl3_cast9 = zext i12 %p_shl3 to i13

ST_6: p_shl3_cast [1/1] 0.00ns
:40  %p_shl3_cast = zext i12 %p_shl3 to i16

ST_6: tmp_9 [1/1] 1.96ns
:41  %tmp_9 = sub i16 %p_shl2_cast, %p_shl3_cast

ST_6: tmp5 [1/1] 3.02ns
:42  %tmp5 = add i16 %tmp_12_cast, %tmp_7

ST_6: tmp_13 [1/1] 3.36ns
:48  %tmp_13 = mul i16 %tmp_5_cast2, -94

ST_6: p_neg [1/1] 1.84ns
:49  %p_neg = sub i13 0, %p_shl3_cast9

ST_6: p_neg_cast [1/1] 0.00ns
:50  %p_neg_cast = sext i13 %p_neg to i14

ST_6: p_shl1 [1/1] 0.00ns
:51  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

ST_6: p_shl1_cast [1/1] 0.00ns
:52  %p_shl1_cast = zext i9 %p_shl1 to i14

ST_6: tmp_14 [1/1] 1.73ns
:53  %tmp_14 = sub i14 %p_neg_cast, %p_shl1_cast

ST_6: tmp7 [1/1] 3.02ns
:54  %tmp7 = add i16 %tmp_12, %tmp_13

ST_6: tmp8 [1/1] 1.73ns
:55  %tmp8 = add i14 %tmp_14, 128


 <State 7>: 4.11ns
ST_7: Y [1/1] 1.72ns
:32  %Y = add i8 %tmp_5, 16

ST_7: tmp6 [1/1] 1.73ns
:43  %tmp6 = add i16 %tmp_9, 128

ST_7: tmp_2 [1/1] 1.73ns
:44  %tmp_2 = add i16 %tmp6, %tmp5

ST_7: tmp_10 [1/1] 0.00ns
:45  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_2, i32 8, i32 15)

ST_7: tmp8_cast [1/1] 0.00ns
:56  %tmp8_cast = sext i14 %tmp8 to i16

ST_7: tmp_15 [1/1] 3.02ns
:57  %tmp_15 = add i16 %tmp8_cast, %tmp7

ST_7: tmp_16 [1/1] 0.00ns
:58  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_15, i32 8, i32 15)

ST_7: out_channels_ch1_addr [1/1] 0.00ns
:60  %out_channels_ch1_addr = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_11

ST_7: stg_93 [1/1] 2.39ns
:61  store i8 %Y, i8* %out_channels_ch1_addr, align 1


 <State 8>: 3.76ns
ST_8: stg_94 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_8: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_8: stg_96 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind

ST_8: U [1/1] 1.37ns
:46  %U = xor i8 %tmp_10, -128

ST_8: V [1/1] 1.37ns
:59  %V = xor i8 %tmp_16, -128

ST_8: out_channels_ch2_addr [1/1] 0.00ns
:62  %out_channels_ch2_addr = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_11

ST_8: stg_100 [1/1] 2.39ns
:63  store i8 %U, i8* %out_channels_ch2_addr, align 1

ST_8: out_channels_ch3_addr [1/1] 0.00ns
:64  %out_channels_ch3_addr = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_11

ST_8: stg_102 [1/1] 2.39ns
:65  store i8 %V, i8* %out_channels_ch3_addr, align 1

ST_8: empty [1/1] 0.00ns
:66  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_3)

ST_8: stg_104 [1/1] 0.00ns
:67  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4c2e7b5160; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4c2e7b5670; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4c2e7b51f0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c2e7b5940; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4c2e7b5a60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4c2e7b4110; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4c2e7b5af0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4c2eb5d300; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_1      (read             ) [ 001111111]
in_width_read_1       (read             ) [ 001111111]
stg_11                (br               ) [ 011111111]
x                     (phi              ) [ 001000000]
exitcond1             (icmp             ) [ 001111111]
x_1                   (add              ) [ 011111111]
stg_15                (br               ) [ 000000000]
stg_16                (specloopname     ) [ 000000000]
tmp_s                 (specregionbegin  ) [ 000111111]
stg_18                (speclooptripcount) [ 000000000]
tmp                   (bitconcatenate   ) [ 000000000]
p_shl_cast            (zext             ) [ 000000000]
tmp_4                 (bitconcatenate   ) [ 000000000]
p_shl7_cast           (zext             ) [ 000000000]
p_addr                (add              ) [ 000111111]
stg_24                (br               ) [ 001111111]
mrv                   (insertvalue      ) [ 000000000]
mrv_1                 (insertvalue      ) [ 000000000]
stg_27                (ret              ) [ 000000000]
y                     (phi              ) [ 000100000]
exitcond              (icmp             ) [ 001111111]
y_1                   (add              ) [ 001111111]
stg_31                (br               ) [ 000000000]
tmp_2_trn_cast        (zext             ) [ 000000000]
p_addr1               (add              ) [ 000000000]
tmp_11                (zext             ) [ 000011111]
in_channels_ch1_addr  (getelementptr    ) [ 000010000]
in_channels_ch2_addr  (getelementptr    ) [ 000010000]
in_channels_ch3_addr  (getelementptr    ) [ 000010000]
empty_17              (specregionend    ) [ 000000000]
stg_42                (br               ) [ 011111111]
R                     (load             ) [ 000001100]
G                     (load             ) [ 000001100]
B                     (load             ) [ 000001100]
tmp_3_cast1           (zext             ) [ 000000000]
tmp_5_cast1           (zext             ) [ 000000000]
tmp_5_cast2           (zext             ) [ 000000100]
tmp_7_cast1           (zext             ) [ 000000000]
tmp_8                 (mul              ) [ 000000000]
tmp4                  (add              ) [ 000000000]
tmp4_cast             (zext             ) [ 000000000]
tmp3                  (add              ) [ 000000000]
tmp3_cast             (zext             ) [ 000000100]
tmp_7                 (mul              ) [ 000000100]
tmp_12                (mul              ) [ 000000100]
tmp_3_cast2           (zext             ) [ 000000000]
p_shl5                (bitconcatenate   ) [ 000000000]
p_shl5_cast           (zext             ) [ 000000000]
p_shl6                (bitconcatenate   ) [ 000000000]
p_shl6_cast           (zext             ) [ 000000000]
p_shl4                (bitconcatenate   ) [ 000000000]
p_shl4_cast           (zext             ) [ 000000000]
tmp2                  (add              ) [ 000000000]
tmp1                  (add              ) [ 000000000]
tmp_1                 (add              ) [ 000000000]
tmp_5                 (partselect       ) [ 000000010]
tmp_6                 (mul              ) [ 000000000]
tmp_12_cast           (sext             ) [ 000000000]
p_shl2                (bitconcatenate   ) [ 000000000]
p_shl2_cast           (zext             ) [ 000000000]
p_shl3                (bitconcatenate   ) [ 000000000]
p_shl3_cast9          (zext             ) [ 000000000]
p_shl3_cast           (zext             ) [ 000000000]
tmp_9                 (sub              ) [ 000000010]
tmp5                  (add              ) [ 000000010]
tmp_13                (mul              ) [ 000000000]
p_neg                 (sub              ) [ 000000000]
p_neg_cast            (sext             ) [ 000000000]
p_shl1                (bitconcatenate   ) [ 000000000]
p_shl1_cast           (zext             ) [ 000000000]
tmp_14                (sub              ) [ 000000000]
tmp7                  (add              ) [ 000000010]
tmp8                  (add              ) [ 000000010]
Y                     (add              ) [ 000000000]
tmp6                  (add              ) [ 000000000]
tmp_2                 (add              ) [ 000000000]
tmp_10                (partselect       ) [ 000000001]
tmp8_cast             (sext             ) [ 000000000]
tmp_15                (add              ) [ 000000000]
tmp_16                (partselect       ) [ 000000001]
out_channels_ch1_addr (getelementptr    ) [ 000000000]
stg_93                (store            ) [ 000000000]
stg_94                (specloopname     ) [ 000000000]
tmp_3                 (specregionbegin  ) [ 000000000]
stg_96                (speclooptripcount) [ 000000000]
U                     (xor              ) [ 000000000]
V                     (xor              ) [ 000000000]
out_channels_ch2_addr (getelementptr    ) [ 000000000]
stg_100               (store            ) [ 000000000]
out_channels_ch3_addr (getelementptr    ) [ 000000000]
stg_102               (store            ) [ 000000000]
empty                 (specregionend    ) [ 000000000]
stg_104               (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="in_height_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_width_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_channels_ch1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="27" slack="0"/>
<pin id="118" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="22" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="124" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_channels_ch2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="27" slack="0"/>
<pin id="130" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="22" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in_channels_ch3_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="27" slack="0"/>
<pin id="142" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_channels_ch1_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="27" slack="4"/>
<pin id="154" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="stg_93_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="22" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_93/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_channels_ch2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="27" slack="5"/>
<pin id="166" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="stg_100_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="22" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_channels_ch3_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="27" slack="5"/>
<pin id="178" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="stg_102_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="22" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_102/8 "/>
</bind>
</comp>

<comp id="186" class="1005" name="x_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="y_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="1"/>
<pin id="199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="y_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="16" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="exitcond1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="26" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_shl_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="26" slack="0"/>
<pin id="230" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_shl7_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_addr_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="26" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mrv_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="mrv_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="1"/>
<pin id="258" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="exitcond_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="2"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="y_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_trn_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_addr1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="27" slack="1"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_11_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="27" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_3_cast1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast1/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_cast1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast1/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_5_cast2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast2/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_7_cast1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast1/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_8_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="9" slack="0"/>
<pin id="308" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp4_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="0" index="1" bw="13" slack="0"/>
<pin id="318" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp3_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_12_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_3_cast2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="2"/>
<pin id="339" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast2/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="2"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl5_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl6_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="2"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_shl6_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_shl4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="2"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_shl4_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="15" slack="0"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="15" slack="0"/>
<pin id="376" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="14" slack="0"/>
<pin id="382" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="13" slack="1"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_12_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_shl2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="2"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_shl2_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="15" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="2"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_shl3_cast9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast9/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl3_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="1"/>
<pin id="445" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_13_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="1"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_neg_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_neg_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="13" slack="0"/>
<pin id="460" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="2"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_shl1_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_14_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="13" slack="0"/>
<pin id="475" dir="0" index="1" bw="9" slack="0"/>
<pin id="476" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="1"/>
<pin id="481" dir="0" index="1" bw="16" slack="0"/>
<pin id="482" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp8_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="Y_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="0" index="1" bw="6" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="1"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_10_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="5" slack="0"/>
<pin id="511" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp8_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="14" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp8_cast/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="1"/>
<pin id="522" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_16_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="5" slack="0"/>
<pin id="529" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="U_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/8 "/>
</bind>
</comp>

<comp id="546" class="1005" name="in_height_read_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_1 "/>
</bind>
</comp>

<comp id="552" class="1005" name="in_width_read_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="x_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="27" slack="1"/>
<pin id="568" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="y_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_11_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="4"/>
<pin id="581" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="586" class="1005" name="in_channels_ch1_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="22" slack="1"/>
<pin id="588" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="in_channels_ch2_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="22" slack="1"/>
<pin id="593" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="in_channels_ch3_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="22" slack="1"/>
<pin id="598" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="R_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="609" class="1005" name="G_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="616" class="1005" name="B_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_5_cast2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="1"/>
<pin id="626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp3_cast_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3_cast "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_7_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="1"/>
<pin id="636" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_12_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="1"/>
<pin id="641" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_5_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_9_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp5_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp7_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp8_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="14" slack="1"/>
<pin id="666" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_10_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="674" class="1005" name="tmp_16_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="190" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="190" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="190" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="190" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="228" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="201" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="201" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="201" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="290" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="299" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="293" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="287" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="358" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="347" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="404"><net_src comp="337" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="421" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="417" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="406" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="428" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="472"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="458" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="447" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="473" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="88" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="90" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="495"><net_src comp="490" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="72" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="538"><net_src comp="100" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="539"><net_src comp="534" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="544"><net_src comp="100" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="545"><net_src comp="540" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="549"><net_src comp="102" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="555"><net_src comp="108" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="564"><net_src comp="214" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="569"><net_src comp="244" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="577"><net_src comp="265" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="582"><net_src comp="280" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="589"><net_src comp="114" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="594"><net_src comp="126" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="599"><net_src comp="138" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="604"><net_src comp="121" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="612"><net_src comp="133" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="619"><net_src comp="145" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="627"><net_src comp="293" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="632"><net_src comp="321" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="637"><net_src comp="325" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="642"><net_src comp="331" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="647"><net_src comp="390" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="652"><net_src comp="436" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="657"><net_src comp="442" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="662"><net_src comp="479" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="667"><net_src comp="484" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="672"><net_src comp="506" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="677"><net_src comp="524" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="540" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_channels_ch1 | {}
	Port: in_channels_ch2 | {}
	Port: in_channels_ch3 | {}
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		x_1 : 1
		stg_15 : 2
		tmp : 1
		p_shl_cast : 2
		tmp_4 : 1
		p_shl7_cast : 2
		p_addr : 3
		mrv_1 : 1
		stg_27 : 2
	State 3
		exitcond : 1
		y_1 : 1
		stg_31 : 2
		tmp_2_trn_cast : 1
		p_addr1 : 2
		tmp_11 : 3
		in_channels_ch1_addr : 4
		R : 5
		in_channels_ch2_addr : 4
		G : 5
		in_channels_ch3_addr : 4
		B : 5
	State 4
	State 5
		tmp_8 : 1
		tmp4 : 1
		tmp4_cast : 2
		tmp3 : 3
		tmp3_cast : 4
		tmp_7 : 1
		tmp_12 : 1
	State 6
		p_shl5_cast : 1
		p_shl6_cast : 1
		p_shl4_cast : 1
		tmp2 : 2
		tmp1 : 3
		tmp_1 : 4
		tmp_5 : 5
		tmp_6 : 1
		tmp_12_cast : 2
		p_shl2_cast : 1
		p_shl3_cast9 : 1
		p_shl3_cast : 1
		tmp_9 : 2
		tmp5 : 3
		p_neg : 2
		p_neg_cast : 3
		p_shl1_cast : 1
		tmp_14 : 4
		tmp7 : 1
		tmp8 : 5
	State 7
		tmp_2 : 1
		tmp_10 : 2
		tmp_15 : 1
		tmp_16 : 2
		stg_93 : 1
	State 8
		stg_100 : 1
		stg_102 : 1
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_214          |    0    |    0    |    16   |
|          |         p_addr_fu_244        |    0    |    0    |    26   |
|          |          y_1_fu_265          |    0    |    0    |    16   |
|          |        p_addr1_fu_275        |    0    |    0    |    27   |
|          |          tmp4_fu_305         |    0    |    0    |    9    |
|          |          tmp3_fu_315         |    0    |    0    |    0    |
|          |          tmp2_fu_373         |    0    |    0    |    15   |
|    add   |          tmp1_fu_379         |    0    |    0    |    5    |
|          |         tmp_1_fu_385         |    0    |    0    |    5    |
|          |          tmp5_fu_442         |    0    |    0    |    0    |
|          |          tmp7_fu_479         |    0    |    0    |    0    |
|          |          tmp8_fu_484         |    0    |    0    |    5    |
|          |           Y_fu_490           |    0    |    0    |    8    |
|          |          tmp6_fu_496         |    0    |    0    |    5    |
|          |         tmp_2_fu_501         |    0    |    0    |    5    |
|          |         tmp_15_fu_519        |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       exitcond1_fu_209       |    0    |    0    |    20   |
|          |        exitcond_fu_260       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_436         |    0    |    0    |    15   |
|    sub   |         p_neg_fu_452         |    0    |    0    |    12   |
|          |         tmp_14_fu_473        |    0    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           U_fu_534           |    0    |    0    |    8    |
|          |           V_fu_540           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_299         |    0    |    0    |    0    |
|          |         tmp_7_fu_325         |    1    |    0    |    0    |
|    mul   |         tmp_12_fu_331        |    1    |    0    |    0    |
|          |         tmp_6_fu_400         |    0    |    0    |    0    |
|          |         tmp_13_fu_447        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_1_read_fu_102 |    0    |    0    |    0    |
|          |  in_width_read_1_read_fu_108 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_220          |    0    |    0    |    0    |
|          |         tmp_4_fu_232         |    0    |    0    |    0    |
|          |         p_shl5_fu_340        |    0    |    0    |    0    |
|bitconcatenate|         p_shl6_fu_351        |    0    |    0    |    0    |
|          |         p_shl4_fu_362        |    0    |    0    |    0    |
|          |         p_shl2_fu_410        |    0    |    0    |    0    |
|          |         p_shl3_fu_421        |    0    |    0    |    0    |
|          |         p_shl1_fu_462        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_shl_cast_fu_228      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_240      |    0    |    0    |    0    |
|          |     tmp_2_trn_cast_fu_271    |    0    |    0    |    0    |
|          |         tmp_11_fu_280        |    0    |    0    |    0    |
|          |      tmp_3_cast1_fu_287      |    0    |    0    |    0    |
|          |      tmp_5_cast1_fu_290      |    0    |    0    |    0    |
|          |      tmp_5_cast2_fu_293      |    0    |    0    |    0    |
|          |      tmp_7_cast1_fu_296      |    0    |    0    |    0    |
|   zext   |       tmp4_cast_fu_311       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_321       |    0    |    0    |    0    |
|          |      tmp_3_cast2_fu_337      |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_347      |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_358      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_369      |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_417      |    0    |    0    |    0    |
|          |      p_shl3_cast9_fu_428     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_432      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_469      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_250          |    0    |    0    |    0    |
|          |         mrv_1_fu_255         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_5_fu_390         |    0    |    0    |    0    |
|partselect|         tmp_10_fu_506        |    0    |    0    |    0    |
|          |         tmp_16_fu_524        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_12_cast_fu_406      |    0    |    0    |    0    |
|   sext   |       p_neg_cast_fu_458      |    0    |    0    |    0    |
|          |       tmp8_cast_fu_516       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   246   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_616         |    8   |
|          G_reg_609         |    8   |
|          R_reg_601         |    8   |
|in_channels_ch1_addr_reg_586|   22   |
|in_channels_ch2_addr_reg_591|   22   |
|in_channels_ch3_addr_reg_596|   22   |
|  in_height_read_1_reg_546  |   16   |
|   in_width_read_1_reg_552  |   16   |
|       p_addr_reg_566       |   27   |
|      tmp3_cast_reg_629     |   16   |
|        tmp5_reg_654        |   16   |
|        tmp7_reg_659        |   16   |
|        tmp8_reg_664        |   14   |
|       tmp_10_reg_669       |    8   |
|       tmp_11_reg_579       |   64   |
|       tmp_12_reg_639       |   16   |
|       tmp_16_reg_674       |    8   |
|     tmp_5_cast2_reg_624    |   16   |
|        tmp_5_reg_644       |    8   |
|        tmp_7_reg_634       |   16   |
|        tmp_9_reg_649       |   16   |
|         x_1_reg_561        |   16   |
|          x_reg_186         |   16   |
|         y_1_reg_574        |   16   |
|          y_reg_197         |   16   |
+----------------------------+--------+
|            Total           |   427  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_133 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_145 |  p0  |   2  |  22  |   44   ||    22   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  4.713  ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   246  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   66   |
|  Register |    -   |    -   |   427  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   427  |   312  |
+-----------+--------+--------+--------+--------+
