Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Apr 26 16:23:00 2021
| Host         : lfvelez-Latitude-7290 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file matrixmul_timing_summary_routed.rpt -rpx matrixmul_timing_summary_routed.rpx
| Design       : matrixmul
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.284        0.000                      0                   90        0.092        0.000                      0                   90        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.284        0.000                      0                   90        0.092        0.000                      0                   90        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.434ns (22.206%)  route 1.520ns (77.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.520     3.728    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.434ns (22.206%)  route 1.520ns (77.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.520     3.728    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.434ns (22.206%)  route 1.520ns (77.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.520     3.728    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.434ns (24.915%)  route 1.308ns (75.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.308     3.515    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.434ns (24.915%)  route 1.308ns (75.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.308     3.515    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.434ns (28.371%)  route 1.096ns (71.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.096     3.303    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.434ns (28.371%)  route 1.096ns (71.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.096     3.303    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.434ns (29.186%)  route 1.053ns (70.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          1.053     3.261    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.434ns (31.090%)  route 0.962ns (68.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          0.962     3.169    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.434ns (31.090%)  route 0.962ns (68.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.774     1.774    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     2.208 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[15]
                         net (fo=33, routed)          0.962     3.169    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/P[15]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           1.600     9.600    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.149     9.749    
                         clock uncertainty           -0.035     9.713    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     8.012    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  4.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_reg_75_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.627%)  route 0.261ns (58.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.587     0.587    ap_clk
    SLICE_X2Y49          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDSE (Prop_fdse_C_Q)         0.141     0.728 f  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.261     0.989    ap_CS_fsm_reg_n_2_[0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.034 r  i_reg_75[0]_i_1/O
                         net (fo=1, routed)           0.000     1.034    i_reg_75[0]_i_1_n_2
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.850     0.850    ap_clk
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[0]/C
                         clock pessimism              0.000     0.850    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     0.942    i_reg_75_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_reg_75_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.140%)  route 0.302ns (61.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.581     0.581    ap_clk
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     0.722 f  i_reg_75_reg[1]/Q
                         net (fo=11, routed)          0.302     1.024    tmp_9_fu_137_p3[3]
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.069 r  ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     1.069    ap_NS_fsm[2]
    SLICE_X2Y49          FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.855     0.855    ap_clk
    SLICE_X2Y49          FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.855    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     0.947    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_reg_75_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.263%)  route 0.300ns (61.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.587     0.587    ap_clk
    SLICE_X2Y49          FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDSE (Prop_fdse_C_Q)         0.141     0.728 f  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.300     1.028    ap_CS_fsm_reg_n_2_[0]
    SLICE_X2Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.073 r  i_reg_75[1]_i_1/O
                         net (fo=1, routed)           0.000     1.073    i_reg_75[1]_i_1_n_2
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.850     0.850    ap_clk
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[1]/C
                         clock pessimism              0.000     0.850    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     0.942    i_reg_75_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_reg_75_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.305%)  route 0.313ns (62.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.581     0.581    ap_clk
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  i_reg_75_reg[1]/Q
                         net (fo=11, routed)          0.313     1.035    tmp_9_fu_137_p3[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.080 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     1.080    ap_NS_fsm[0]
    SLICE_X2Y49          FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.855     0.855    ap_clk
    SLICE_X2Y49          FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.855    
    SLICE_X2Y49          FDSE (Hold_fdse_C_D)         0.091     0.946    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tmp_s_reg_257_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_addr_reg_276_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.585     0.585    ap_clk
    SLICE_X1Y49          FDRE                                         r  tmp_s_reg_257_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  tmp_s_reg_257_reg[1]/Q
                         net (fo=6, routed)           0.099     0.825    tmp_s_reg_257[1]
    SLICE_X0Y49          LUT5 (Prop_lut5_I2_O)        0.048     0.873 r  res_addr_reg_276[2]_i_1/O
                         net (fo=1, routed)           0.000     0.873    tmp_2_fu_171_p2[2]
    SLICE_X0Y49          FDRE                                         r  res_addr_reg_276_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.853     0.853    ap_clk
    SLICE_X0Y49          FDRE                                         r  res_addr_reg_276_reg[2]/C
                         clock pessimism             -0.253     0.600    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.131     0.731    res_addr_reg_276_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tmp_s_reg_257_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_addr_reg_276_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.585     0.585    ap_clk
    SLICE_X1Y49          FDRE                                         r  tmp_s_reg_257_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  tmp_s_reg_257_reg[1]/Q
                         net (fo=6, routed)           0.099     0.825    tmp_s_reg_257[1]
    SLICE_X0Y49          LUT4 (Prop_lut4_I3_O)        0.045     0.870 r  res_addr_reg_276[1]_i_1/O
                         net (fo=1, routed)           0.000     0.870    tmp_2_fu_171_p2[1]
    SLICE_X0Y49          FDRE                                         r  res_addr_reg_276_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.853     0.853    ap_clk
    SLICE_X0Y49          FDRE                                         r  res_addr_reg_276_reg[1]/C
                         clock pessimism             -0.253     0.600    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     0.720    res_addr_reg_276_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_reg_75_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_s_reg_257_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.183ns (33.171%)  route 0.369ns (66.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.581     0.581    ap_clk
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  i_reg_75_reg[1]/Q
                         net (fo=11, routed)          0.369     1.091    tmp_9_fu_137_p3[3]
    SLICE_X1Y49          LUT2 (Prop_lut2_I1_O)        0.042     1.133 r  tmp_s_reg_257[3]_i_2/O
                         net (fo=1, routed)           0.000     1.133    tmp_s_reg_257[3]_i_2_n_2
    SLICE_X1Y49          FDRE                                         r  tmp_s_reg_257_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.853     0.853    ap_clk
    SLICE_X1Y49          FDRE                                         r  tmp_s_reg_257_reg[3]/C
                         clock pessimism              0.000     0.853    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     0.960    tmp_s_reg_257_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 i_reg_75_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_s_reg_257_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.533%)  route 0.369ns (66.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.581     0.581    ap_clk
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  i_reg_75_reg[1]/Q
                         net (fo=11, routed)          0.369     1.091    tmp_9_fu_137_p3[3]
    SLICE_X1Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.136 r  tmp_s_reg_257[1]_i_1/O
                         net (fo=1, routed)           0.000     1.136    tmp_s_reg_257[1]_i_1_n_2
    SLICE_X1Y49          FDRE                                         r  tmp_s_reg_257_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.853     0.853    ap_clk
    SLICE_X1Y49          FDRE                                         r  tmp_s_reg_257_reg[1]/C
                         clock pessimism              0.000     0.853    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     0.944    tmp_s_reg_257_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 j_reg_86_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            k_reg_110_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.993%)  route 0.135ns (42.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.587     0.587    ap_clk
    SLICE_X2Y48          FDRE                                         r  j_reg_86_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  j_reg_86_reg[0]/Q
                         net (fo=16, routed)          0.135     0.863    j_reg_86_reg_n_2_[0]
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  k_reg_110[1]_i_1/O
                         net (fo=1, routed)           0.000     0.908    k_reg_110[1]_i_1_n_2
    SLICE_X3Y48          FDRE                                         r  k_reg_110_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.855     0.855    ap_clk
    SLICE_X3Y48          FDRE                                         r  k_reg_110_reg[1]/C
                         clock pessimism             -0.252     0.603    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.092     0.695    k_reg_110_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_reg_75_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            j_reg_86_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.027%)  route 0.395ns (67.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.581     0.581    ap_clk
    SLICE_X2Y50          FDRE                                         r  i_reg_75_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  i_reg_75_reg[1]/Q
                         net (fo=11, routed)          0.395     1.117    tmp_9_fu_137_p3[3]
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  j_reg_86[1]_i_1/O
                         net (fo=1, routed)           0.000     1.162    j_reg_86[1]_i_1_n_2
    SLICE_X2Y48          FDRE                                         r  j_reg_86_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.855     0.855    ap_clk
    SLICE_X2Y48          FDRE                                         r  j_reg_86_reg[1]/C
                         clock pessimism              0.000     0.855    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.092     0.947    j_reg_86_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y18  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X2Y49  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y49  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y49  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y48  ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y48  ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y47  ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y49  res_addr_reg_276_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y49  res_addr_reg_276_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y49  res_addr_reg_276_reg[2]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X2Y49  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X4Y48  ap_CS_fsm_reg[4]/C



