
# Synthesis
* Timing
* Utilization

  hls
  
  ![image](https://github.com/Kman1016/SocLab/assets/72218646/60934001-c71a-4e7b-87b1-1fb29a0c8f3c)

  verilog

  ![image](https://github.com/Kman1016/SocLab/assets/72218646/08e7ac5a-fe6b-4405-b48a-e18367d375ec)

* Power
