// Seed: 1995987195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1 ** -1 ^ id_4;
  assign module_1.id_14 = 0;
  assign id_3 = -1;
  logic [7:0] id_7, id_8;
  assign id_6 = 1;
  assign id_2 = id_1;
  wire id_9;
  assign id_2 = id_5;
  wire id_10, id_11;
  id_12(
      1, (id_8[-1'b0])
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri1 id_2,
    output wire id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    id_25,
    input supply0 id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12,
    input tri id_13,
    output supply1 id_14,
    input wand id_15,
    input tri0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input uwire id_19,
    input wire id_20,
    input uwire id_21,
    input wand id_22,
    input wor id_23
);
  wire id_26, id_27, id_28;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_25,
      id_26,
      id_28
  );
endmodule
