================================================================================ 
Commit: 4b88e5b2fa69a2b9c618a18f20a255bf63fdcea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 19:51:49 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec and remove Sps folder

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPreMemPolicyNullLib.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c69eb396e2c5f9eebcd8af9d27c338525c5481ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:26:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]uCode support for RPL-S B0 - 0x104

Updated the Ucode 0x104 of B0

Hsd-es-id: 15011083307
Original commit date: Tue Apr 19 21:10:31 2022 +0800
Change-Id: I550932fe104a2e6c31e69ad82330bfcb82180055
Original commit hash: eb33a8f5c62ea75272a19962ac84500ecaf3c730

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 84d65afc466b3373b6746bf7704c48f2723fac43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:26:07 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add support for RPL-P in Usb controller initialization.

Hsd-es-id: 15011033767
Original commit date: Sun Apr 3 14:27:09 2022 +0800
Change-Id: I2ea0bc94e4f51015341b388b1cee59f2120f2828
Original commit hash: c2a5b3cbe39fe47131608edf3f1323bcfe54bcec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 72e9f5dc001ce9da8f995614f9213afccdf91cfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:26:05 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-Px]Fix Hot-plug issue on X4 PCIe Slot

Expose Tier-2 GPE for Wake pin of X4 PCIe Slot in _PRW() of RP#5.

Hsd-es-id: 16016314680
Original commit date: Fri Apr 8 10:59:17 2022 +0800
Change-Id: Ic8998a7cf47b835e38beb12770b4b798235c9a7d
Original commit hash: 49b1fd4470fc6ccdf35b86af12684fd007be6eb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: a832c2728157e4f6f6fe4d1faac246e357681cad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:26:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Apr 10 11:39:44 2022 -0700
Change-Id: Idee57cbea32f40e970c47e39faeafcec006ea70a
Original commit hash: 5da1162ef223de2ca87ccfe712d56abf346dfdb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6f3831cfaff4db83cddfe262ca8527d369f4132a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:26:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3157_00

Hsd-es-id: N/A
Original commit date: Sun Apr 10 08:49:46 2022 -0700
Change-Id: Ib9c89d2f0ad692a0bf01317a558e9037927bd657
Original commit hash: d1c4667d5d0a7996a807396fc5a319fb6e74660a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d3558ceba9a5eb38ddc2cc9fb485de7504e33000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3156_00

Hsd-es-id: N/A
Original commit date: Sat Apr 9 08:52:39 2022 -0700
Change-Id: Ibb37c3e797d0dcae66dd0138e2a48e0e7d382746
Original commit hash: 5e75bfed1f4c093e404fd029a2a8c846078cab5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7836cd3494ee052add3785f10689859e7ab221b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3155_00

Hsd-es-id: N/A
Original commit date: Fri Apr 8 08:54:31 2022 -0700
Change-Id: Ie04e4e0a1ba9495d1af15c3a646ca4df97e7af64
Original commit hash: 142591fc7a1d2dbfce30b98769ac659420406de7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f86f9bb164a17525a865c0f0dce920341e7964a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:52 2022 +0800 
-------------------------------------------------------------------------------- 
Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled

RPL-P platform also need the PRMRR size to 4M

Hsd-es-id: 1309701880
Original commit date: Thu Mar 31 18:38:27 2022 +0800
Change-Id: I7d90633c92d18acabba6cbaee488c123d06ba79c
Original commit hash: aceb1cf2679ba4cf5e45f1cb87753301ba9d9950

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: afd9691b2ef7b085a840aa39c41513f771c11d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:51 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][ERB][PO][TCSS]:One TBT controller is not enumerating in device manager

Change setting according to PO board has all ITBT PCIe root port & ITBT DMA enable

Hsd-es-id: 16016197691
Original commit date: Thu Apr 7 12:02:45 2022 +0800
Change-Id: Ied783fc3c9b34c9f33d85426a84da7691ca5f75a
Original commit hash: 806a5978a6740be0c114faeb5616dba55d043773

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: f72409040a1922f1c518752885236e71da8cfc78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:49 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [RPL-S][BIOS] Power meter Support

Change VR_VDD_IMVP to DRAM+VIN_BULK

Hsd-es-id: 16016289098
Original commit date: Fri Apr 8 14:26:00 2022 +0800
Change-Id: I8a1c414b8836003015e3dcb09201e67c24d7313b
Original commit hash: 668f1c7f6e765a16ddc962dc32b9386362cb6a6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 75c1c5e105cc96177487d9adc0a5f3a616552f82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:47 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.210

(cherry picked from commit f905dc0a2cb853f9fb7edff3ab6d56a4310d0c7d)

Fri Apr 8 04:30:40 2022 +0000
Original commit date: Fri Apr 8 04:30:40 2022 +0000
Original commit hash: a1667acb07612ce910f2afca51d9988e5461dbd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb0f2a27dfae0d7714ce39f155af2ce04d43febf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:46 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011023705][All] Keep Final_FSM_Delay = 2

[Feature Description]
Keep Final_FSM_Delay = 2

[Resolution]
Keep Final_FSM_Delay = 2

[Impacted Area]
MC TRR

[Register Impacted]
MC

Hsd-es-id: 15011023705
Original commit date: Thu Apr 7 23:41:52 2022 +0800
Change-Id: I0bffe98cfb5653e7b943d81f9b0029d97a7345e1
Original commit hash: fb780c7b749489b656bf4d2a58f612bf1c479433

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3f2108277366927d90312123be72d972d3798788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.209

(cherry picked from commit 5844c0591521c834718c3118c96c9d6edd589e54)

Fri Apr 8 03:12:46 2022 +0000
Original commit date: Fri Apr 8 03:12:46 2022 +0000
Original commit hash: dbb74125a78f1c08578fff9147b10b1d6e41723b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f41ce776f8e2a1a35e3f65b272e40af85c06bc95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011023725][LPDDR5] Write0 feature is Disabled for BG mode or 16B mode with SAGV enabled.

[Feature Description]
Write0 feature is Disabled for BG mode or 16B mode with SAGV enabled

[Resolution]
Write0 feature is Disabled for BG mode or 16B mode with SAGV enabled

[Impacted Area]
MC and PHY LP5 write 0 feature in BG and 16B mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15011023725
Original commit date: Fri Apr 8 00:08:48 2022 +0800
Change-Id: Ie60adc2fe4c3d9aa7549ed4edc35a6a4b26bf788
Original commit hash: 01473f2497474faf14023fecc2cfb6c63e356fbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9ad6be724a07bdcdba6262a5c6d88f3ef355803a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3154_00

Hsd-es-id: N/A
Original commit date: Thu Apr 7 08:52:49 2022 -0700
Change-Id: Ib46ce8533ac8d56210faf1194baa0632f5718276
Original commit hash: ad151d9a44844cd23f1b41aec93e904f3e8662f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05f76e8cc07bfe77af8909d65f499063585decd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:37 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Incorrect indexing is used in WGDS table

On trying to access WGDS (SAR geo) table, driver gets ACPI error due to
incorrect table indexing.

Hsd-es-id: 15011022991
Original commit date: Mon Mar 28 16:21:05 2022 +0530
Change-Id: Ia88d903e0f8c54b53fdf5047cd8d2695b9c21ee9
Original commit hash: 5ea00c13b476107076beb7f694520768cbf59cd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl

================================================================================ 
Commit: feca776894f109b53a8e6c93d7beee1d4f49644b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:36 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.208

(cherry picked from commit 72dcc83526aa46b3fcddea802a16da8b690806af)

Thu Apr 7 14:36:02 2022 +0000
Original commit date: Thu Apr 7 14:36:02 2022 +0000
Original commit hash: 17f39f1f60088b4745dd40810e100e1d3b2e6350

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eafa7e8bcbdf8e25a9cdc543a4351809219512b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:34 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011023423][LP5] Update the WCK register when issuing the fast sync command.

[Feature Description]
Update the WCK register when issuing the fast sync command.

[Resolution]
Update the WCK register when issuing the fast sync command.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15011023423
Original commit date: Thu Apr 7 01:40:10 2022 +0800
Change-Id: Ic9e892307a26f7836f3ce49092d508d86e613d82
Original commit hash: 8c26fae88bae48441375c2cbb7b5974830c674e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: f2bcc76420eb05fb4ce0df733de34651012dabb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:32 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-Px]Fix S0ix not hitting caused by RP#5

Correct SCLK of RP#5 to 4 in RVP RTD3.

Hsd-es-id: 16016314680
Original commit date: Wed Apr 6 09:25:21 2022 +0800
Change-Id: I71fc09b38feea5d10a2f35db9dfeef827b95d0f5
Original commit hash: e92b139f5a7d9d2d9a56a6f7ac8728066a72900e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl

================================================================================ 
Commit: 89db9274543ebd2955cfa04afd4af6b431ad26e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL N] Platform VR POR update for WW14_2022

Hsd-es-id: 16016278637
Original commit date: Wed Apr 6 19:08:16 2022 +0530
Change-Id: I75e6765918f969ff41522ef9d3276f567d00c33b
Original commit hash: 7cc88b391a5128904359d00b55aa577c195245fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 275dee5198592cd23856ec75458d50b700aa6c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated uCode support for ADL S C0

Updated the Ucode 0x00000020 of C0

Hsd-es-id: 15011020210
Original commit date: Thu Apr 7 13:54:50 2022 +0800
Change-Id: Iaa31474a7756c83f130b108a1c845bb631794d69
Original commit hash: 4eb02cb4a1fbb4f72619e67c18c0b959113ba1c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 430d8575fd652e20aae4073fa54064a10f920287 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:25 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Update PadCfg Offset for vGPIO as per ADL-N GPIO spec.

Padcfg offset is different for vGPIO for ADL-P (0xBD0) and ADL-N (0xB90)
Hence GPCL package for vGPIO is updated with the correct offset for ADL-N

Hsd-es-id: 16016271515
Original commit date: Mon Apr 4 16:50:33 2022 +0530
Change-Id: I2a2444fab3a22b674b1adf21fda086c10598bcac
Original commit hash: d680d27961781d909080989be8bc04e6bd83ec01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsTglLp.asl

================================================================================ 
Commit: e1769b5da65eec3b7dfe551440ad4e9baf14db09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P]ACPI variable HGMD is not synced on DG2 SUT

Hsd-es-id: 16016251606
Original commit date: Fri Apr 1 18:22:21 2022 +0530
Change-Id: I1a3e68a2d6e01bd7a16472416e8d48f73d7835ca
Original commit hash: 1b083afede40def688843bc83312706d38bbdc6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: f359fa0b9b3bef2ab2662fc51847325fe3f88c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.207

(cherry picked from commit 99cf8a54b8986678d1ef20273ff1fc1bb1bc711e)

Thu Apr 7 02:58:01 2022 +0000
Original commit date: Thu Apr 7 02:58:01 2022 +0000
Original commit hash: e9cd119c2e0b3862864f0dfce119ee4fc2fd187a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3422b92e22dda5f4befe14930f67857064dffde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:20 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][15010978386] KW issues on 3107_00_108 - MRC

[Feature Description]
fix KW issues on 3107_00_108 - MRC

[Resolution]
remove unneeded code

[Impacted Area]
NA

[Register Impacted]
NA

Hsd-es-id: 15010978386
Original commit date: Fri Apr 1 15:43:26 2022 +0800
Change-Id: I73bda85bc6bbcca92ae349ba13b1480fa6094d31
Original commit hash: 01b48e53ec645a8ff855ba42c41b4c282d115703

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7f7bb5057e381343b74573b162b59245580acf56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:16 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1075

Hsd-es-id: 16016268458
Original commit date: Thu Mar 10 23:50:49 2022 +0530
Change-Id: I123c1e8d742fe76db3d3ebe13cedfab5d5f9c5ae
Original commit hash: ce435b8cd7cce0ad8f487ff012bfc23c5b423f9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 74ab117983888c9007364c81086610e9137b0fd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:14 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1052

Hsd-es-id: 16016283005
Original commit date: Tue Apr 5 12:28:50 2022 +0530
Change-Id: I52e00bcee1ceb24aae26f5bff422c81f0b36fe2a
Original commit hash: 2cc741c7219a2161728cc28546f3bd6008c05165

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: d7dc458189a9f2486af507b9af425cf5620411d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3153_00

Hsd-es-id: N/A
Original commit date: Wed Apr 6 08:50:27 2022 -0700
Change-Id: I95ddb0412820f92a68114b85b11f0868168e5d75
Original commit hash: 9d8cd7284c29f9a45f5fdeaee3a2aa8f22f4b711

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 96b51304265e558d029b966fd98d1580ef0d3082 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:10 2022 +0800 
-------------------------------------------------------------------------------- 
Features/Storage: Set UFS device Ref clk frequency to 19.2Mhz.

UFS Host subsystem supplies 19.2 MHz as REF_CLK and hence need
to set UFS device Ref clk frequency attribute to 19.2Mhz.

Hsd-es-id: 16015987734
Original commit date: Tue Apr 5 21:15:03 2022 +0530
Change-Id: Idfc720783923f44d7ff0b11c309e67226d1932bc
Original commit hash: bc602fa70dc46ee2ac21111f8415ae767aa79c4b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: a143fdee335805ffacd23f7a688155bb030c3662 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:08 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 5.
-- Fix Set feature response Timeout issue.
Input Report Type 0x9 Signals that the set feature has completed.
-- Disable IPTS Set up option in BIOS setup for ADL-N
-- Defensive checks for PRD table entries.

Hsd-es-id: 16015675623
Original commit date: Tue Apr 5 09:53:38 2022 +0530
Change-Id: Id79df61e4d917c1928eba5e223dfc88cf9f50bed
Original commit hash: 3c774dd404fe52d5ae3b47d466739836094a9239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchThcController.hfr
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c

================================================================================ 
Commit: d5b6d02eb66cb2e3df94626531835611fd09e137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:06 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Add NULL Pointer check for return value of PcdGetPtr

Return EFI_INVALID_PARAMETER if return value of PcdGetPtr is NULL

Hsd-es-id: 15010947154
Original commit date: Mon Mar 28 20:26:03 2022 +0800
Change-Id: Iced162a7818b0e8e401bbb5bc3534a1ef44543cb
Original commit hash: 8eda08621ef902e8136f5508b7ddbd0b390458d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedPmaxDxe.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/GenSsdtLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 8042b25619ed50ece4b741a4e49ca0cc49ca6da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:04 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.206

(cherry picked from commit d62d17d05cdd2efba1bdbac02538888d4e0a2185)

Wed Apr 6 02:07:16 2022 +0000
Original commit date: Wed Apr 6 02:07:16 2022 +0000
Original commit hash: 2932ba6ba97ca91373461af8f5362911dbc17862

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d2ccc43325a6e1e1528b89b722ccabd2fa33603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:03 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011009050][LP5] Place the receive enable signal at the right place at the beginning of read leveling training for LP5 BG mode.

[Feature Description]
Place the receive enable signal at the right place at the beginning of read leveling training for LP5 BG mode.

[Resolution]
Place the receive enable signal at the right place at the beginning of read leveling training for LP5 BG mode.
Decrease the RxIoTclInit by 5.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
PHY

Hsd-es-id: 15011009050
Original commit date: Tue Apr 5 22:18:50 2022 +0800
Change-Id: I55ffa8a28b4cdfa2939f69e3db9f45e936bd12c0
Original commit hash: 100f611d1c2b42b44d9d508150e38ac62f90ab0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: e7f9b154b0fb04020220ace5be77445f4c1f6484 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:25:01 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS shall test SMRR lock bit in HSTI

Add new lock test for SMRR and SMRR2 in SecureCpuConfiguration

Hsd-es-id: 22014747401
Original commit date: Tue Mar 22 11:55:27 2022 +0100
Change-Id: If2c5f07c98ce5dfd429a46fddaf286a4402cd3f7
Original commit hash: fc7af62d06ac37814acc9b0d0cf1069744d8ade2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: c207fb31a46b4b9a749013f0832195fb7038c953 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3152_00

Hsd-es-id: N/A
Original commit date: Tue Apr 5 08:51:07 2022 -0700
Change-Id: I8f6097aa9fb819844274c60fbfc42676028b3578
Original commit hash: 9338f3057bc121aae5b56cf87e7e458489eca904

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a3a3647ed53943b8700929c07c6911e8fc5c4dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Apr 5 04:11:48 2022 -0700
Change-Id: Ieb8411f4167ac2a46cb52764d04b506893d1382f
Original commit hash: 1d19881ec2cdbd904b725324eada5324e1806cbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 83cde4bbec7a3829137947a28e6d65a88e55410a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:51 2022 +0800 
-------------------------------------------------------------------------------- 
Chasm Falls: integrate CSME and fix existing bugs for nvme recovery

Hsd-es-id: 15010990941
Original commit date: Tue Feb 8 16:54:57 2022 +0800
Change-Id: Ib3af691da5ca8f1792d98184905cbac93f00019a
Original commit hash: 74c9dc29d0ec36de5e46df3b8fe900973517fb10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLibNull.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: a9423597d72ba555bcb870f30c3a0a4b4db0a258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3151_00

Hsd-es-id: N/A
Original commit date: Mon Apr 4 08:49:31 2022 -0700
Change-Id: I9b4acecde521621d70f2d1a3b3c7a8bc07a8d31f
Original commit hash: 0e022cb1903509f5353f867f4797b74de6d6eb7e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0ed723c173a04c856cb879dfcc4da41207501cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:47 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S]Updated uCode support for ADL S C0"

This reverts commit 20a6b301d70b509d29e9582817fbb2eb0fff70c5.

Original commit date: Mon Apr 11 08:40:11 2022 +0800
Change-Id: Ia06b68ae0f5bb9ba5042a312c4a3808b438f9f6a
Original commit hash: 427a9a9e7f278d50a2a3c8bbfc95e425ac17261b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: afdf2ac4251fee7cb04d9dc6f4ea136c6f3d4301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:45 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated uCode support for ADL S C0

Updated the Ucode 0x00000020 of C0

Hsd-es-id: 15011020210
Original commit date: Thu Apr 7 13:54:50 2022 +0800
Change-Id: Iaa31474a7756c83f130b108a1c845bb631794d69
Original commit hash: 20a6b301d70b509d29e9582817fbb2eb0fff70c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 92b9d4bf164536bc392eab9f3a969ac93052da2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x103

Add the Ucode 0x00000103 of B0

Hsd-es-id: 15010937373
Original commit date: Thu Mar 24 11:31:26 2022 +0800
Change-Id: Ifb1c8ec8ff279c18cd9ce1278dbd5c55a6694acf
Original commit hash: 075136eda1e27eb11a8244a403bb02ca34f975d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7a4608f8927d0551d8a5bdc7676686023bc9e2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3147_00

Hsd-es-id: N/A
Original commit date: Sun Apr 3 08:52:52 2022 -0700
Change-Id: I09bf153d054f2ca7a7a225b37b7c5acc1e4519c2
Original commit hash: b21e0948de3a673a2963e1cb655d05d777f87042

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7292e7c452e0d25f01f73537d95cd78676ab0e95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Apr 3 08:38:47 2022 -0700
Change-Id: Ide4cf805ed959486b660c6c7ced79c4109a410b9
Original commit hash: b039305fa208494360285a16ef2f6989e744abde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0d1cd8a779a46992a125e9b9ac1713f93a32c93b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.205

(cherry picked from commit fcdf954d629b8fc4673eb2c0603adb1fbb1396c7)

Sun Apr 3 04:28:38 2022 +0000
Original commit date: Sun Apr 3 04:28:38 2022 +0000
Original commit hash: e92ff7c288ac7a425c97a34645799a86229e0c1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 102ee84303bb1d58f99e3886ac2128116a9de3bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:36 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-S ADL-P ADL-M][15010991747][All] Pass the SLE and HSLE build

[Feature Description]
Pass the SLE and HSLE build

[Resolution]
Pass the SLE and HSLE build

[Impacted Area]
SLE and HSLE

[Register Impacted]
NA

Hsd-es-id: 15010991747
Original commit date: Sun Apr 3 10:39:53 2022 +0800
Change-Id: Ia3e5e623da9315a4d3f03cd9dd587afb65497aa3
Original commit hash: 3767480c34de28cb1578c2f7131f6c55545c54df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6c4e2ef92fc67e4ce0caaf116d865efaaf95cf56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3146_00

Hsd-es-id: N/A
Original commit date: Sat Apr 2 08:51:51 2022 -0700
Change-Id: Ic9d5b07cb127f9928049a4676301dd09365a2999
Original commit hash: 95ef74e29db3c6be5fcb5d8974f4b114f369c742

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1eb7f2f978f8975f02000f0178cd0647d8cdbc85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.204

(cherry picked from commit 9ccf7120e63f124c28982eb2fdbc942d2ad7e0f1)

Sat Apr 2 13:25:02 2022 +0000
Original commit date: Sat Apr 2 13:25:02 2022 +0000
Original commit hash: 293b27d91a1c8a3270b058fbf5b21be72aa8a6e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e31e4c8dfcdb74b9c8675906d1b7d506d942d8c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010988887][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Adaptive VCC DLL flow

[Feature Description]
Adaptive VCC DLL flow instead of the static table.

[Resolution]
Adaptive VCC DLL flow

Use the original VCCDLL target table
1. VCCDLL target = Initial VCCDLL target - 25MV
2. Run BeSelCal, InitDCC, DwSelCal2, Locl All DLL
3. Check the MDLL Lock status
4. If not locked, increase the VCCDLL target by 25MV and to back to step 2.
5. If locked and the guardband is met, continue.

[Impacted Area]
VccDll

[Register Impacted]
PHY

Hsd-es-id: 15010988887
Original commit date: Thu Feb 10 23:11:05 2022 +0800
Change-Id: Ie705a2813ee5664bfbdda9ea431616a7af4473fe
Original commit hash: 74d35f3ebf683c3549f208839490b2d735ea7ed7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 77f00bb25f7effba744e3350c6bcd0e2e0340888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:26 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Apr 1 13:19:16 2022 -0700
Change-Id: I6d38ba4e2dfd5aa26de5ea6a9968c8e947b5298b
Original commit hash: 64bf80f682dea09bc48096aa61a951de1db2084f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da882414be4b1ac2b3c4e6b7a502b619ff14a04d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3145_00

Hsd-es-id: N/A
Original commit date: Fri Apr 1 08:50:26 2022 -0700
Change-Id: I6a7e2af187bc08c7e7734e27e8df4ce1062e2d00
Original commit hash: 43f7df170037453a9b4311faaa16866dcae9f165

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9817d4d9f51189504667ab8af5f41b8be88b69b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.203

(cherry picked from commit 9132be97eac408bb20dc36af39b4cfb1bea6ba9d)

Fri Apr 1 15:35:09 2022 +0000
Original commit date: Fri Apr 1 15:35:09 2022 +0000
Original commit hash: 81b854f879938bb17d4e5bf33bbccb5db08a7885

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec2c6c404a60c8612327b5ceccf1872d918e41d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010986030] add new BGA BOM ID to support 1 DPC Configuration

[Feature Description]
add new BGA BOM ID to support 1 DPC Configuration

[Resolution]
add BOM ID 0x01 for BGA DDR5 SODIMM 1DPC PPV.

[Impacted Area]
minibios

[Register Impacted]
NA

Hsd-es-id: 15010986030
Original commit date: Fri Apr 1 15:26:34 2022 +0800
Change-Id: Ie42c82b5f40692d0d851ac682e330f524eaa6fe5
Original commit hash: 431afa98c484244986d7f1348b5ca9192ae0451a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: c9ec06bf8f9f3c247744f430d35bb3d23c864637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:19 2022 +0800 
-------------------------------------------------------------------------------- 
device connected to PEG60/62 is not detecting

Hsd-es-id: 16016260519
Original commit date: Fri Apr 1 15:56:14 2022 +0530
Change-Id: Ie8f0855a161bc9c737c585a4d30dcd5fed16d6ce
Original commit hash: eadbf7e57ec596a422c014d51118881420ec311b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 4fb2909f3764d7c8232e193d8ad7d81635f49e11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.202

(cherry picked from commit 0fffb50f280fe8bf48363e3e5c4f4f442bc580ec)

Fri Apr 1 14:50:33 2022 +0000
Original commit date: Fri Apr 1 14:50:33 2022 +0000
Original commit hash: 48493755a88328de91ed9c24a4b83ce39bc3f6bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42660999ae007a9c88a48b3634444a507520ef36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010986603][Lp5]: fix bgmode error in CTE

[Issues]
some errors in CTE for bgmode

[Changes]
1, Lp5 2400g4 static time for passing gate
2, save tRDRDsg and TcBubbleInj before training, and restore them after trainig finish.

[Impact]
CTE, bgmode

Hsd-es-id: 15010986603
Original commit date: Fri Apr 1 09:09:21 2022 +0800
Change-Id: Ia9636879ef493b7a1c61cd3b341ec375bfd90820
Original commit hash: 51c1accc157a60e8151d65d42786116d88adc109

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: b1605bc93ee2e9987242eae4975d1c8c79dfbef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:11 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.201

(cherry picked from commit 88512afc902dbe9038f0d871928b749a164baba7)

Fri Apr 1 06:52:45 2022 +0000
Original commit date: Fri Apr 1 06:52:45 2022 +0000
Original commit hash: dc03b59d6d30460b4c42e6e1a48031f720305034

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15c2c35b066dc3f1dc7725ea880e83ef8162e3fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][14016231938][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Enable Individual Row Test During PPR Execution

[Feature Description]
1. Add functionality to test rows immediately before and after PPR execution
2. Provide immediate feedback on whether a row repair was successful, before the full MATS memtest retry

Additional changes:
1. Fixed function header formatting

[Impacted Area/Platform]
DDR5/DDR4/LP5/LP4 with PPR enabled only

Registers impacted: CPGC

Hsd-es-id: 14016231938
Original commit date: Thu Feb 17 17:41:52 2022 -0800
Change-Id: Ic1b45e6a53158858ffab20a3e4d5e0300ac8d4bd
Original commit hash: 7d86db16b6b332f464d04ac35d2040b9f1f3a271

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 81348b6a3f6cbc70c9f0dc6732a3ae9dc17e82d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.200

(cherry picked from commit e89f998cc6d597374438ba73a38526285f538b68)

Fri Apr 1 03:20:17 2022 +0000
Original commit date: Fri Apr 1 03:20:17 2022 +0000
Original commit hash: eca4f88294e1c58d5f5f02cda9da6552bff1d6bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e8cfaabe3c6122e7ad300acfef20593f896894d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010947326][ADL-S] Enable margin with functional test in full BIOS of ADL-S DDR4 and DDR5

[Feature Description]
enable CMOS with full BIOS to offset Timing and Vref for DQ and CA per CH

[Resolution]
Implement the MrcApplyMcRegOffsets, controled by CMOS

[Impacted Area]
COMS

[Register Impacted]
NA

Hsd-es-id: 15010947326
Original commit date: Sun Jan 31 23:58:21 2021 +0200
Change-Id: Id718b3ad4d08bc267dbe8df69ace87950649d392
Original commit hash: f8443ac07c99a4b80aee335475419739a20e2f52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 5b413fb12a70b4cf4007e371052060bc96d97c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.199

(cherry picked from commit b939820ea613b87ad8ed279a129874a382951dc8)

Fri Apr 1 02:11:34 2022 +0000
Original commit date: Fri Apr 1 02:11:34 2022 +0000
Original commit hash: bb538078526541df486e94450adefe2be282c63e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c35108c36e655df8da1a041d33cf5e945626206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:24:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22014377567][ADL-P ADL-M | LP5] Follow JEDEC values for tRFMpb

[Feature Description]
tRFMpb set based on tRFCpb, needs to be updated to follow JEDEC values

[Resolution]
Program tRFMpb based on JEDEC values

[Impacted Area]
LP5 Rowhammer Refresh Management (RFM)

[Register Impacted]
MC

Hsd-es-id: 22014377567
Original commit date: Mon Dec 20 15:42:22 2021 -0800
Change-Id: I7dec52281adba5265773374104220eb07502b9e1
Original commit hash: 8a5e581ad91e75b7141a8e05e9dca8db3edb6993

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h

================================================================================ 
Commit: 8f59c4f1162dfb8d8f4cda1d6a9815122f54cf6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3144_00

Hsd-es-id: N/A
Original commit date: Thu Mar 31 09:04:10 2022 -0700
Change-Id: Icda7275731a8b0c713160af4196d0659e123bff2
Original commit hash: a9f32bfd980a7773f960f345244dc777363b65a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 266a17c26185f7d7b8c9f9b74cea1402e27a6b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.198

(cherry picked from commit fe39f4ad5fe6bdedf07b512aba06c0dd8520814f)

Thu Mar 31 13:03:57 2022 +0000
Original commit date: Thu Mar 31 13:03:57 2022 +0000
Original commit hash: 443a800c967700e92cde7d2452b8bd653c087fec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2eae53ccae11c1463b98032318ffea4856481fae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Change PprEnable input policy to only execute in MRC once when it is requested
[Issue/Feature Description]
Adding dynamic setup option for PprEnable so that it is only run once by MRC when the policy is requested by SaSetup.
PprEnable input policy controls the execution of MRC's Memory Testing and Post Package Repair sequence, but the PprEnable policy should not be kept across multple boots.

[Resolution]
To reduce the impact of PprEnable on MRC execution, the Input policy will only be used once when it is requested and on subsequent boot flows, the PprEnable will not be set unless it is manually requested again.

Hsd-es-id: 14016388838
Original commit date: Tue Mar 29 15:02:44 2022 -0700
Change-Id: I3c4269dea6d027756b70fcc972a19aea771bdb20
Original commit hash: b5bc6c29ab3f2568a84271935ec8ce89790253bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 3fd24ca280a36651251ba27be28a0d5ca8f386ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:52 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.197

(cherry picked from commit 57f4c1557705a184f9d6a4c7784a9c715126338e)

Thu Mar 31 11:25:43 2022 +0000
Original commit date: Thu Mar 31 11:25:43 2022 +0000
Original commit hash: dbcd258468c4d9cf31ae0a85bdee64ce7cedd1ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94e614d493cc90b1961db5bdb38461b3da908833 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:50 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010980575][LPDDR5] Enable EBH for LP5 BG mode.

[Feature Description]
Enable EBH for LP5 BG mode.

[Resolution]
Enable EBH for LP5 BG mode.
The previous encode/decode fail was caused by the RTL model checker code, not caused by MRC. The model fix is updated in the latest CTE model.

[Impacted Area]
LP5 BG Mode EBH

[Register Impacted]
MC

Hsd-es-id: 15010980575
Original commit date: Thu Mar 31 14:03:13 2022 +0800
Change-Id: I353a6cf8d40972f43ad2339d7dd4956a1463a029
Original commit hash: 5308e40e0972baf5d1e4e09a2c5b62c89f22746e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: 00821f15c094fc92ab6b745e5ea6858abc59a6cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:49 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] vPRO Enable/Disable notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling vPRO.

Hsd-es-id: 15010936489
Original commit date: Thu Feb 17 19:59:08 2022 -0800
Change-Id: Ica927ab15df9bf61c757670ff1c0da3974d9ced1
Original commit hash: 3a851ddac17de766bf908258f9600e43f020e7a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: d8965475a479719a01e2d16c15a198dec9034af1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:47 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] Add new BOM ID to support 1 DPC configuration

Add BOM ID 0x01 for RPL-SBGA DDR5 SODIMM 1DPC PPV.

Hsd-es-id: 15010920216
Original commit date: Thu Mar 31 14:57:53 2022 +0800
Change-Id: Iba3c308e1465e7f1d443380961cd77529e795468
Original commit hash: b61c54420d68cccda66af4a30beee2bd7e15029d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: a1305f92b64dca1b2d4f0d9f48032115df8601b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:45 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.196

(cherry picked from commit 9eb07e675c6d609a06fed14a0886bc2b411165ee)

Thu Mar 31 08:01:47 2022 +0000
Original commit date: Thu Mar 31 08:01:47 2022 +0000
Original commit hash: 8964a93a7552dd97f9e6b6f45010bd52620dfddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2370d69bd745e66a74c4a2b90bd98db24647137e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:43 2022 +0800 
-------------------------------------------------------------------------------- 
Clean up server specific code.

- remove or isolate functions IsServerSku() MeServerPreMemPrintPolicyPpi() IsPchServer() for ADL.
- replace SERVER_BIOS_FLAG and SPS_SUPPORT with PcdSpsEnable.

Hsd-es-id: 15010978648
Original commit date: Wed Mar 23 14:12:17 2022 +0800
Change-Id: I2e0804a30c9863f0f4fa332b6418f8d553609ab3
Original commit hash: 94dfc961731495615123ef7baf8679e41bea20ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
AlderLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/Library/BasePlatformHookLib/BasePlatformHookLib.c
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/PeiDxeSmmSaPlatformLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: a840cdbcfb1b6287b710b0317d1e5fb0d0c605aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:41 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: ME msg allowance switch case fix

Fixed wrong switch case for me normal path checking HECI message allowance.

Hsd-es-id: 18021325312
Original commit date: Wed Mar 30 10:22:19 2022 +0200
Change-Id: I5771d190634e1895c9e273bc8c15a01714d3c793
Original commit hash: 74339ba6eec959d3252a39545b2992ca579b8632

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 955f7d38bcdb6f762030fcf2377a79b655be1fc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:40 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add new HWID for ICCWDT device for RPL platform

Hsd-es-id: 15010486392
Original commit date: Wed Dec 22 15:10:23 2021 +0800
Change-Id: I6ebe38f8bff6207c4380abfe0b443b5bb5655390
Original commit hash: 46bb893437312356935b9f6dd510416463f5b437

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL

================================================================================ 
Commit: 7eceaf03e49be4709ecfa92969c797a848c36ecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.195

(cherry picked from commit 2cd3541b9fce45ff02671277b4e6ab4775407862)

Thu Mar 31 03:05:36 2022 +0000
Original commit date: Thu Mar 31 03:05:36 2022 +0000
Original commit hash: b16ef8efdca469bdb91717990c362ad512856806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c9ed2b1e3f4e6ed247d2ef9f5069116a41e82304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:36 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][SW CM] Reset CMOS CM mode value when RTC battery power failure is detected

Improvement for avoiding when set SW CM but RTC failure during G3,
and CMOS value down to 0 (FWCM).

Hsd-es-id: 16016220089
Original commit date: Wed Mar 30 17:05:55 2022 +0800
Change-Id: I986b4cfc7ed05d41b1b0a66f2e3fbecada6e2883
Original commit hash: a0951efef71c4d98e1bb45dcc1a30aaeebde76af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: 9cc570db8b766ff85d92788c9a3fd723dec76305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3143_00

Hsd-es-id: N/A
Original commit date: Wed Mar 30 08:56:44 2022 -0700
Change-Id: Ibe0c5a1132097404ad6c74146e503ec1f6811034
Original commit hash: cf7b4efde1a01b1670ea085734c491699a6b8a68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 04c9a228d5e5f65d592a58f3389e1d10bac24fa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:31 2022 +0800 
-------------------------------------------------------------------------------- 
RPL: Fix 'mRplCpuFamilyString' defined but not used issue

Hsd-es-id: 16016236714
Original commit date: Wed Mar 30 16:15:30 2022 +0800
Change-Id: I2416ca47c553642a57da3222099ed5a6ba30e7f6
Original commit hash: 948ee2bba2e4a11437903c433a8babde5d86ecfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 4c9addcaf38f06eec982f5e3996036e72c0601a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 30 04:34:57 2022 -0700
Change-Id: Ia8ffe2ffa8ed82a065b8ac3f2a0f3ca88a0107e9
Original commit hash: ca5b36ba0e7a7da32c5070becd18747aeffd34d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6618ba4f265a2c03bc1948264a3834d0e976740e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.194

(cherry picked from commit 2d4f3d631eaa172fbb8d2309dac25963ae9be74a)

Wed Mar 30 08:04:33 2022 +0000
Original commit date: Wed Mar 30 08:04:33 2022 +0000
Original commit hash: 7fd588744b47b8c8c5352a1ac0082691a42b6a05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a973eefb035dbc75337e10165b9f7165e5269b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:24 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][16016236189][ADL P ADL M | LP4] System fails to boot with MC0 disabled on LP4

[Issue Description]
With MC0 disabled system fails to boot on LP4 with FastBoot enabled.
In MRC FastBoot flow, Jedec Reset is called after 'Static South Spine Gating' is enabled.
Changing PHY registers after 'Static South Spine Gating' enabled causing system hang.
This issue happens only in LP4 since during Jedec Reset MRC switch to low frequency and
as part this flow MRC does Save/Restore of registers between low frequency and high frequency.

[Resolution]
Disable 'Static South Spine Gating' during Jedec Reset in MRC FastBoot flow.

[Impacted Area]
ADL-P ADL-M | LP4

[Registers impacted]
MC [] Phy [X] Both []

Hsd-es-id: 16016236189
Original commit date: Tue Mar 29 15:54:04 2022 +0530
Change-Id: I6d8182e1e6a05de4afd910c5d6bb195da9dd9e4a
Original commit hash: 6f2f496493aed3a2ff3858b068931b90a3d9cb1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 4b24d33853fb54d0acc8a22b49321c3f9ce7fd90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:20 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Modifing a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

Modifing platform PCD check to set profile sync PCD to true for ADLM.

Hsd-es-id: 16016045574
Original commit date: Mon Mar 28 16:59:59 2022 -0700
Change-Id: Ie4fbc453f7004741b8c483af4dd3a2d6e34c3689
Original commit hash: 51cc33e926a9bcd12994108efd38cd8446006d16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 819c7a9126e047674da955c37ed60a1a2470f289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3142_00

Hsd-es-id: N/A
Original commit date: Tue Mar 29 08:49:45 2022 -0700
Change-Id: I17656eb612cccf93d81ddf27765dd192be0f987e
Original commit hash: f379ce41373d1f9240a7608b01361f08fab001e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a07f87add4405a45228738243ba2b77ff13726f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:17 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL] external release code should have no Me Sps related code

ME SPS code put under the PcdSpsEnable PCD that is defined as TRUE only for the projects supporting SPS FW

Hsd-es-id: 18021070399
Original commit date: Mon Mar 14 13:16:09 2022 +0100
Change-Id: I033e8da11eebf012bef7c5e20a34ac1bf705c3e5
Original commit hash: 616872f15af288c4a1426bdacac991aab21f9aea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLib.inf
AlderLakeBoardPkg/Policy/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf
ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/PeiDxeMeTypeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
Features/Manageability/PsrFeaturePkg/PsrDxe/PlatformServiceRecord.inf

================================================================================ 
Commit: 79b966a874e937a9bba77caf3f756f66cb7691c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Plug Gatkex Creek *3 the reserved bus will be wrong

If Reserved Bus < (UpStream Bus + DownStream Bus + Total Non-HotPlug Bus), stop allocation.
Increase Extra Reserved Bus to 56, add some help message.

Hsd-es-id: 15010855463
Original commit date: Thu Mar 10 19:12:01 2022 +0800
Change-Id: Ie50951fc6e266584018e9271a9fb423472b3de04
Original commit hash: 42003379c10b0ec8b64c3ef663a62a2eaf96df33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
AlderLakePlatSamplePkg/Setup/IntegratedTbtOptions.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: b6b620d7241e15e463136fcd84d4c45e9d033fc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Update VBT and DDI configuration for S18 board.

Update VBT and DDI configuration for S18 board according to what SA team shared.

Hsd-es-id: 16016199569
Original commit date: Sun Mar 27 21:51:22 2022 +0800
Change-Id: I378c7c53b47ac5721f222dcf458f9f369730abc1
Original commit hash: 85945144f7396fd7f2d94ed81fef8f3f59863b44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: e2555b0dc5023f1f7a3fe5eb043e9ce79fe99b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:07 2022 +0800 
-------------------------------------------------------------------------------- 
Rpe: Fix a build error when use GCC build for ADL-S.

The original code will cause build error:
RemotePlatformErase.c: In function 'RemotePlatformEraseEntryPoint':
RemotePlatformErase.c:705:39: error: variable 'IsLpeCsmeUnconfigureEnabled' set but not used [-Werror=unused-but-set-variable]
BOOLEAN IsLpeCsmeUnconfigureEnabled;
^
cc1: all warnings being treated as errors

Hsd-es-id: 15010958944
Original commit date: Mon Mar 28 22:55:14 2022 +0800
Change-Id: Ie02594acb7e5e47475734766487b08df54fcc2c0
Original commit hash: 4855c930dee94edbdcc1b7861cb1070e8f9c03a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: cfbed491ec8608bf82a6e14081cea7a1efdbad55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3141_00

Hsd-es-id: N/A
Original commit date: Mon Mar 28 08:49:58 2022 -0700
Change-Id: I920b0ac4a44c12ea70734f7b28f0d3a0a26b13ed
Original commit hash: 1015b23562942ae77a8d329441f1e10799fe4bbd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 69e6d30b623c7cdd644c3e92712397a88a2c463a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:23:02 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Modifing a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130 -Part2

Modifing platform PCD check to set profile sync PCD to true for RPL-S CPU + ADL-S PCH platform.

Hsd-es-id: 16016045574
Original commit date: Mon Mar 28 19:59:10 2022 +0800
Change-Id: I843ce9b50e22285f505bcb8df426186ed3d52be6
Original commit hash: 12bc0d6efde95562e1637656845d941ad8aef536

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e6ceb2b3560e4acf25b6fcd78272a83cdf893948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:58 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.193

(cherry picked from commit d7b5e95965c7982744d309dfa38bd4bbc1f7890a)

Mon Mar 28 07:02:42 2022 +0000
Original commit date: Mon Mar 28 07:02:42 2022 +0000
Original commit hash: 95b737cbebf352182a3dbd958429e21b2c18df97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cfb3cab543e50802943e8f99cc35e081617f533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.192

(cherry picked from commit fd798d9d71abf8cf8d3013c85baf81a8e46a6258)

Mon Mar 28 06:09:42 2022 +0000
Original commit date: Mon Mar 28 06:09:42 2022 +0000
Original commit hash: ee4a10b2938dd903b819cb5544672bde1e069ce4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e053bea355a1cd7dd68f7dc4a4bb5a9850e90614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010943165][RPL][LP5][Port from MTL]Read Leveling support for BG Mode

[Issue/Feature Description]
Due to hardware limitations read leveling cannot generate B2B traffic when in LP5 BG Mode
ReadLeveling trainig requires B2B traffic and current CPGC setup will not work with MC BG Mode scheduler

[Resolution]
Map CPGC logical banks to different physical Bank Groups to ensure that bank transitions will iterate
through Bank groups.
Fix Read Leveling CPGC logical to physical bank mapping for BG mode to generate a unique pattern
of reads to same/different bank groups. By doing this, this will create gaps between read bursts which will
allow enough time for RecEn to toggle as expected.
Read to Read same Rank TAT timing should be increased for BG mode in read leveling training
to create gaps between read transactions to allow RecEn to toggle.

[Impacted Platform]
RPL bgmode

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 15010943165
Original commit date: Mon Jan 17 18:07:24 2022 +0800
Change-Id: I18f83ce1cb70e1ba977507f8bdd6cebc4192850a
Original commit hash: 8aafa2b7df2d64cfbdc789d874335d8cd15f94d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 30d26df107f69f8ae5d17e6fe7e935216770bf71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:50 2022 +0800 
-------------------------------------------------------------------------------- 
Enable Remote Platform Erase for ADLS BGA

Enable Remote Platform Erase for ADLS BGA

Hsd-es-id: 22014831068
Original commit date: Mon Mar 28 11:05:09 2022 +0800
Change-Id: I030c3ed70dbca22c8ce607ee003bdbf50606d605
Original commit hash: 3a35790d5de5cf6dc8de5a16ede5a3b99635023d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr

================================================================================ 
Commit: e631b393d081622f2263546741535d69e337ac5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 27 21:00:16 2022 -0700
Change-Id: Iae066c1cb7e39838dde0af6ec1bc458e0d09bdd7
Original commit hash: 5b2b5565324d84691f0db869ec8ae0896437a3a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 40d1e6d3a97306920229282011af8af0f191ee19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:45 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3137_00

Hsd-es-id: N/A
Original commit date: Sun Mar 27 08:49:34 2022 -0700
Change-Id: I7c46e322cd690e791c8bf19c813081f4c2ce952b
Original commit hash: 8664d328e92ab5065e1b0b333d8e7a7fc29b74ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 673ee0281724d105aed942f592d80a3e3681a821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3136_00

Hsd-es-id: N/A
Original commit date: Sat Mar 26 08:51:49 2022 -0700
Change-Id: I53d36a803437dc14e05af198cc6b2729f38877d8
Original commit hash: 067df0c8847ef215f5165ff644ef5e48bc45e75c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4f89e64a0f825aa57f1be3e983403f82df83acad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:40 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.191

(cherry picked from commit 941b7553fbdfd55fe250e7ac58d7e3b0f2b54916)

Sat Mar 26 13:57:06 2022 +0000
Original commit date: Sat Mar 26 13:57:06 2022 +0000
Original commit hash: c08466ad2f9e7190655ada9a383edc77c90a8c17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5695d1418437ab3f2134c103f27266ef233b0afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010947853][LPDDR5] Disable EBH for LP5 BG mode.

[Feature Description]
Disable EBH for LP5 BG mode.

[Resolution]
Disable EBH for LP5 BG mode. MrcEnableExtendedBankHashing returns false for LP5 BG mode.

[Impacted Area]
LPDDR5

[Register Impacted]
MC, EBH

Hsd-es-id: 15010947853
Original commit date: Sat Mar 26 16:26:27 2022 +0800
Change-Id: Ia07215a162eb55a88b89dbc16a7de4477075ff98
Original commit hash: a53788cf8fcccff114dbfd1499b01901282fa239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: b39f37928dd54765f15b6272370a27cf0a963e5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:37 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Mar 26 04:58:12 2022 -0700
Change-Id: I69a1a2151eb3cb577bcac72dc0ea856f80fa9a8e
Original commit hash: f01c4f6359fc3e24b0ec1909ec2a7abf31c41caa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 59dc619f8684eba4576a4d1749de2d0ba5d9eec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:35 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Modifing a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

Modifing platform PCD check to only set profile sync PCD to true for ADLP. ADLSBGA. RPLS and RPLP platform.

Hsd-es-id: 16016045574
Original commit date: Fri Mar 25 17:09:49 2022 +0800
Change-Id: I83969a334a058e9c471f369bc46b8e3bdd821aab
Original commit hash: 707ff7cdb8d2abe0a15caf1a2f6ef887c6e524cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 20c441df46379f1bc832ea129fbf9339969d5a5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:33 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPLS][dTBT/PCH USB Type-C Ports] USBC Over Current Support

Enable use of OC VW Pins for PCH S
Configure RPL-S OC mapping for use of OC VW Pins

Hsd-es-id: 15010629511
Original commit date: Thu Mar 3 22:43:37 2022 +0800
Change-Id: Idaf14d8c816baa7531041fc87146d8a805b7b658
Original commit hash: 5d09ef4c2e8134840c53780356c0a40ad6c68bb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c

================================================================================ 
Commit: e90f7a02491f15ed63078bfb5e0b700daa490b19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3135_00

Hsd-es-id: N/A
Original commit date: Fri Mar 25 08:51:12 2022 -0700
Change-Id: I80c09381234fb12f11b233e558dad1bd41d598c2
Original commit hash: 4c0d810d6cb550051db5a622df787c555fad0b40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5ec5be59e9fadc2929f8713377310c37c349af7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.190

(cherry picked from commit d6c58464500c9c92915d845fb1e533bca8b261bc)

Fri Mar 25 13:28:40 2022 +0000
Original commit date: Fri Mar 25 13:28:40 2022 +0000
Original commit hash: 40435481fea87235603f14065870800ea84d7a12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fccac7f23e77699272a487d6479ec0941f4d62e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010923808][LPDDR5] TaT update for Lp5 bank group mode.

[Features]
Support TaT for Lpddr5 bgmode.

[Changes]
1, update tCCD_S tCCD_L for bgmode
2, update tWTR_S tWTR_L for bgmode
3, update Bgmode same bank group timing using BLn_max.
4, update Bgmode different bank group timing using BLn_min.
5. update timing MAX values according to Spec.
6. remove TaT for CTE, after relax MAX values.
7, some additional CTE fix for bg mode.

[Impacted Area]
Bgmode TaT

[Register Impacted]
MC

Hsd-es-id: 15010923808
Original commit date: Tue Mar 15 16:01:36 2022 +0800
Change-Id: Icc52df10bc8bdaff4bd50e3023eee476775480b7
Original commit hash: bd7ed7c943254e70d4690ff5a1bcfb80e1127652

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: cc4265dafe28e59d64952c209e7a270caa0804f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:26 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.189

(cherry picked from commit 5f52d758622dca79682cb3f760b04d9c5bfc43e7)

Fri Mar 25 11:49:23 2022 +0000
Original commit date: Fri Mar 25 11:49:23 2022 +0000
Original commit hash: 4b32d14e9f54d45d121658d6700e883384ba3639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a9b2a6a014674ede9127aed902cd2948978c215 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010946208][DDR5] Update the PcdSaMiscFirstDimmBitMask and PcdSaMiscFirstDimmBitMaskEcc

[Feature Description]
Update the PcdSaMiscFirstDimmBitMask and PcdSaMiscFirstDimmBitMaskEcc

[Resolution]
Update the PcdSaMiscFirstDimmBitMask and PcdSaMiscFirstDimmBitMaskEcc to follow the board DIMM topology.
MC0: Daisy chain.
MC1: T-tolplogy
FirstDimmBitMask = 0xD
FirstDimmBitMaskEcc = 0x0D

[Impacted Area]
DDR5

[Register Impacted]
NA

Hsd-es-id: 15010946208
Original commit date: Fri Mar 25 10:57:32 2022 +0800
Change-Id: I6d7733e49088c956f6fd810fd9272c7e7130c51f
Original commit hash: df6276f20cc99862e234f863be876f11bd52517c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: bb4453f9ed4e2c800ed93dce65cbee1a7deb85af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:22 2022 +0800 
-------------------------------------------------------------------------------- 
WifiProfileSync: Add NULL Pointer check for WcmProfile

Return EFI_INVALID_PARAMETER if 'WcmProfile' is NULL

Hsd-es-id: 15010946588
Original commit date: Fri Mar 25 17:17:41 2022 +0800
Change-Id: I8f5ed2d6904a04be16d4cae72655ca2f84fafd6d
Original commit hash: 848ea4f43e482453417c73077b2fff5156c449de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c

================================================================================ 
Commit: 0a12d3a90f2543282d1ac94ab353bb10b9a39fd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:21 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.188

(cherry picked from commit ea5d6143adec83ac8d5465a44739e07bab057554)

Fri Mar 25 10:23:30 2022 +0000
Original commit date: Fri Mar 25 10:23:30 2022 +0000
Original commit hash: f976f23eddf7bcad61bbccc953019f0d6be4f948

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0472cdbbeb3e0c37d0ba25772fdfceaeb10573a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:19 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010927281][RPL-P][LP5][Port from MTL] Fix early rdmpr 2D issue in LP5 BGmode

[Feature Description]
Prior early rdmpr 2D training start, need to move MC to 16B mode.
After training is over, need to move MC back to BG mode

[Resolution]
Prior early rdmpr 2D training start, move MC to 16B mode.
After training is over, move MC back to BG mode

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC

Hsd-es-id: 15010927281
Original commit date: Wed Mar 23 15:26:00 2022 +0800
Change-Id: I1b89269322246110f36217662d0e9ae4f0c85f46
Original commit hash: fb75bed547fd2912f9de15445e4e53a81d457bc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: d57b72034545b1ef54a4aee3b8816cfe9a4432ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:17 2022 +0800 
-------------------------------------------------------------------------------- 
AV1 decode failures due to Incorrect DFTRING hub bypass

Hsd-es-id: 16016183216
Original commit date: Thu Mar 17 15:42:40 2022 +0530
Change-Id: Ib08ba941d09da76e94cdaf0e1a42067c1ce5e3b3
Original commit hash: eb7f3923ce399816f62b64fa3cd00048054ef13c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 7cb36f26ec0aade8342d43c0ee5b7bfd9f1e0645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:15 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041c

Hsd-es-id: 16016192058
Original commit date: Fri Mar 25 13:35:59 2022 +0530
Change-Id: I976900432b8048c801187d81dec955eb98a592d3
Original commit hash: 8fd3f0cac5b43aae17d5ed66ae671616ab1112ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2206f8b32c0e411d6ee67ab6294e8ff3ae4487dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:14 2022 +0800 
-------------------------------------------------------------------------------- 
GFX Enable Bus Initiator and Memory access on 0:2:0
- During FastBoot enabled InitSaStrings will not be get called, so
PCI Command will be get set for Graphics.
- After PCI Enumeration Initiate to Memory Access if not set.

Hsd-es-id: 15010825219
Original commit date: Tue Mar 22 18:39:45 2022 +0530
Change-Id: I398e88cd70327a441a292d0020041f411ae8c771
Original commit hash: 7c45834ac0c1e6ebada79edb97f8f4d4ce2bba4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c

================================================================================ 
Commit: 746ef1603374c3fcfbcda5b523cbc4af9f594799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:12 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.187

(cherry picked from commit dd7442cb13b475d2fdf8f1156be968e66357705f)

Fri Mar 25 05:13:32 2022 +0000
Original commit date: Fri Mar 25 05:13:32 2022 +0000
Original commit hash: 353347abb8c2ed499dc22f74e8eb2f2a695a24e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1956bc929f24eaf4e71aad58076b811fd1eae897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:10 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][1309638901][ADL P ADL M | LP5] CAS WS_FS command is required before putting the DRAM into enhanced RDQS mode

[Issue Description]
LPDDR5 will enter Enhanced RDQS training mode and RDQS toggle mode by writing MR46.
Before issuing MRW command, CAS WS_FS is required as per LP5 spec.
We are not issuing CAS WS_FS in current MRC.

[Resolution]
Issue CAS WS_FS through Mode Register Handler before putting the DRAM into
Enhanced RDQS training mode or RDQS toggle mode.

[Other Changes]
Relax maximum 'WR to RD between different banks' turnaround to meet spec limits at higher frequencies.

[Impacted Area]
ADL-P ADL-M | LP5

[Registers impacted]
MC [] Phy [] Both [X]

Hsd-es-id: 1309638901
Original commit date: Wed Nov 17 11:11:11 2021 +0530
Change-Id: Iab3a84a9cc998b69706f1a8c18458cd8a0e57a31
Original commit hash: 400c9c7fb7c5e099461babd927b70a15e1f95df0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: fd504cfcae4bdfd2e30583a7f60becb81da5282d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.186

(cherry picked from commit 8ce41c79b9fa03a08c1656e12a4edf490a080bb4)

Thu Mar 24 16:21:08 2022 +0000
Original commit date: Thu Mar 24 16:21:08 2022 +0000
Original commit hash: 9deda95feb6988bafb5f21396e99135035bf23ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4284bd1b1eeddd217c03343533b1d27c45ad2e78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3134_00

Hsd-es-id: N/A
Original commit date: Thu Mar 24 08:54:44 2022 -0700
Change-Id: Ifdf0ade22e97a05c254f955a41b6dd314c2dc1a1
Original commit hash: 6d206b3e984defb5c84ff05fe19284f8ebada98c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42fe142647ba16c153eec0567bd47ce69bc55426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:02 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010940015][ADL-S | DDR5] add ddr5 4800 g4 support

[Feature Description]
add ddr5 4800 g4 support for adls

[Resolution]
remove ulxult restriction of read preamble

[Impacted Area]
DDR5

[Register Impacted]
NA

Hsd-es-id: 15010940015
Original commit date: Wed Mar 16 17:51:37 2022 +0800
Change-Id: Idf2c49195a3901fddc6b834a39205c12fc8514a1
Original commit hash: 73ddc3b52b6ac78d419683bc3d9a1e7254857ea4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: b1ae45658237809099d9e48029394cbb3fe864ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:22:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Mar 24 07:38:02 2022 -0700
Change-Id: I283dcd7a129819ec172c97e9ee5e71054365fd13
Original commit hash: 0a557cd6b7449d0b14d93d973ace4956c462e121

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f667115fc3139aaebcacff90009f21822488ca4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.185

(cherry picked from commit 13f24da915a2d8e599f657526d27aefff6f81997)

Thu Mar 24 14:04:28 2022 +0000
Original commit date: Thu Mar 24 14:04:28 2022 +0000
Original commit hash: 91cbd98e81d3d693fc2394af01df4dfd9a116258

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74f5acd9a818b12cca55ad17a18a0663d72c1090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update DG OpRegion MailBox 5
- PHED and BDDC fields addition in OpRegion Mailbox Structure 5

Hsd-es-id: 15010928060
Original commit date: Tue Mar 8 14:25:53 2022 +0530
Change-Id: I8a22a0bfc73746c10b11ee9ec96d37beefb47879
Original commit hash: 377b86de59114b581c82cc1d79d75d455b6b9502

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h

================================================================================ 
Commit: 178ad7145b0e40a3c11342e577092ad3bb862065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N][Title] System Auto-wakes from S0ix and doesn't re-enter, while in CS
Fix Descritpion: Change the eMMC PEP constraint device name from PEMC to "EMMC"

Hsd-es-id: 16016179314
Original commit date: Thu Mar 24 15:57:47 2022 +0530
Change-Id: I346e279e0d8aeae25b3eb3731396a279f3a385da
Original commit hash: e93c39edba3efd37f5a8ed8c77a4733780b2ff53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 9c87888dc56510aa9d847acfccb6e470de9a962b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:51 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.184

(cherry picked from commit c4d5cb2429697d4e1879b0d316cc129d649db879)

Thu Mar 24 06:05:02 2022 +0000
Original commit date: Thu Mar 24 06:05:02 2022 +0000
Original commit hash: fd2215940d687b811c706e3533fb6b4acdfffb61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6db5ba79c4b57e9942378a70728b3a330b52769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:49 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16016145816][ADL-P | LP5] LP5 WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms

[Feature Description]
WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms.

[Resolution]
WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms.

[Impacted Area]
WCK2CK

[Register Impacted]
PHY

Hsd-es-id: 16016145816
Original commit date: Fri Mar 4 15:22:40 2022 +0530
Change-Id: Id0ba86b4b9ed89d7490f8b69b42e1ec8440b9600
Original commit hash: 4f85bbfabe2d57b632bf6361da57aea5cfd8a619

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 066438f0fbc7e233716c810e662678bd21ef6f9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:47 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.183

(cherry picked from commit 70683f04ceb09370de5970758ae7afce84bf8b1c)

Thu Mar 24 05:42:57 2022 +0000
Original commit date: Thu Mar 24 05:42:57 2022 +0000
Original commit hash: 163f07bb1b9f6dcaeb6034544e29cf94d1677743

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3fac0a544f7df52960fc3eed88685fa4a0f1f61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:46 2022 +0800 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Allocate memory for ConnectPendingNetwork

Need to allocate memory for ConnectPendingNetwork before calling
WifiProfileSyncGetProfile (Nic->ConnectPendingNetwork).
Reset WifiConnectionCount when Wifi Manager start.

Hsd-es-id: 16016141726
Original commit date: Thu Mar 17 10:51:40 2022 +0800
Change-Id: Iee419f9f337465638acc7596714fff86ba7453a2
Original commit hash: e89ea52fa16031f5be6b67cb790b72289038f364

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c

================================================================================ 
Commit: 91303854b072085cc4a1f2eb10fa7f9a22a6a242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:43 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x1

Add uCode m_c0_b06a2_80004101.pdb for RPL-P J0

Hsd-es-id: 15010918659
Original commit date: Tue Mar 22 11:40:25 2022 +0800
Change-Id: Ib28061be9fc5e533995ad9dff03290861047e03a
Original commit hash: 7219cbd5de74f744b4d9c95902b6d24c0c343b90

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: da740ed9d6d8ef21cc564935189ff950b1452a86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3133_00

Hsd-es-id: N/A
Original commit date: Wed Mar 23 08:58:15 2022 -0700
Change-Id: I514ac958feec5b32d8211a1593a4f2da2eecb123
Original commit hash: 86fff9c6862839085b1fdba9aaa5714092c64e62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bba6db6163c79db00bce5d52835292f1b374fec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:34 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-N] update reset GPIO pin for control logic1 for camera in BIOS default setting

Due to RVP HW change, reset pin for control logic 1 is changed to A21.

Hsd-es-id: 16016159765
Original commit date: Tue Mar 22 23:24:54 2022 -0700
Change-Id: I0a7c55724193b7013565b8fc59ba8a860deac05f
Original commit hash: bed3159c8c967fbbf2b7c68c245fd4049c3acbd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr

================================================================================ 
Commit: 437e9c073966379905651d38633597a84c993285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.182

(cherry picked from commit e15cc9e8fa258b5805a0a1a9560aaf9ab1b8e190)

Wed Mar 23 07:56:46 2022 +0000
Original commit date: Wed Mar 23 07:56:46 2022 +0000
Original commit hash: 67086649aa65dab35d4f009c7e5c338385cd900b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bad63a39c256ed9595e17e6b6c2ddc5ecd3c153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:30 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Integrate Bios Guard Module 0xD7 (2.0.215) for RPL

Integrate Bios Guard module 0xD7 (2.0.215) - Debug Signed
Module 0xD7 supports RPL-S/P CPU
Add Cpu generation dependent Bios Guard module switching in bios

Hsd-es-id: 1309531764
Original commit date: Wed Feb 16 15:03:13 2022 +0100
Change-Id: Idecb79931ef8d2707c8a7d3ce9c39b8450bd3182
Original commit hash: 62437ceaceb38f478d2b8027bf2f0c8597138218

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 63ac3d027adad88cd7cf36a54efd7066d0b65107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3132_00

Hsd-es-id: N/A
Original commit date: Tue Mar 22 08:50:47 2022 -0700
Change-Id: I9e348aca70f555c1293e952ca39b6313577eee05
Original commit hash: c4597ff58afc6c1b79b4c932715c3878ff8fca19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 22fab16a533157168323d679448449db6fe9773c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 22 05:57:38 2022 -0700
Change-Id: I247a95e81192c423ad6e5262dd5563f78f442f35
Original commit hash: 59b3c29968017be913fcee2ad8f69e0e4ffb699b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a867e906182ce5eaee830fc03d34ca1c0cbbba71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:19 2022 +0800 
-------------------------------------------------------------------------------- 
Catlow: Support Catlow new CPUDID info.

Hsd-es-id: 15010918823
Original commit date: Thu Mar 17 19:05:25 2022 +0800
Change-Id: I92c53779ab8f0019703b62f28a940d132b185213
Original commit hash: 6e724978e8f6e6f8778fdf9136a8ce24480ecc0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: bce75c2952fe423d1e83603130337216e56e1675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:16 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.181

(cherry picked from commit daac538e19d2cfff78c7b5390a648a6d14ab0b6f)

Tue Mar 22 05:38:38 2022 +0000
Original commit date: Tue Mar 22 05:38:38 2022 +0000
Original commit hash: 50dc1cecf9dfb6832023e3de1b6915601d352ba3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 776c9aed69c024f7f16ee9c348095293a6f18f64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:15 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010913643][LP5x] rank indication in spidbgf is wrong in LP5 BGmode

[Feature Description]
rank indication in spidbgf is wrong in LP5 BGmode, and MRC will set duplicate_spid_rank = 1 for LP5 BG/16B mode

[Resolution]
1. Set duplicate_spid_rank = 1 for LP5 BG/16B mode.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010913643
Original commit date: Mon Mar 21 14:03:45 2022 +0800
Change-Id: I07aa3679f1e2a95f32c30ff6b597dd46da76f4df
Original commit hash: 68bb7a4c5b492303c4dd27ee52871079a288edd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 54096a87de657c2fb26e2e69c86ed0e063d27e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:10 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3131_00

Hsd-es-id: N/A
Original commit date: Mon Mar 21 08:59:31 2022 -0700
Change-Id: I81244d3ff528345218a9626217c00561fb376b3a
Original commit hash: 35bf6905e58daf0d566313e2b4c86003e103dfe2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 82a537107c34d0b1c2f4a1c58e2b37a3ec3c595a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Usb4HcMem: Fix an issue about NULL pointer

Correct the check of NULL pointer in DEBUG().

Hsd-es-id: 15010912861
Original commit date: Mon Mar 21 17:26:39 2022 +0800
Change-Id: I6da0468734113dfc73ef2e14b3adb198e60a9bba
Original commit hash: b9f33ceb0ae581da21e81015807ee18616d91f11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: 1d7ead0bfb4a99cbb4db4fd839ee4936f4f72e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:07 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Support ADL with RPL X-comp BIOS - ALC245 Codec Configuration

Add IsAdlSNative variable to control setup item display.
Use PcdIsAdlsNative to control verb table loading.

Hsd-es-id: 15010842903
Original commit date: Tue Mar 15 17:54:55 2022 +0800
Change-Id: I39219975db7a353b19c7c307a946f43f1f2502b2
Original commit hash: b5d130e8165586529c12d4b303c35b5a0caec40f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 7f42c6aa0959827b89ef0b4f0a6bdfd8c6f4ee8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3127_00

Hsd-es-id: N/A
Original commit date: Sun Mar 20 08:49:44 2022 -0700
Change-Id: I135b7698748d66b5ae5a7a451dc7c1ac947006cd
Original commit hash: 3c8e65d582cd13cbc8cf161e973c1723474a8d1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4a0aff75a42222264f545096b850f74a72596dcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:21:01 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1050

Hsd-es-id: 16016119591
Original commit date: Thu Mar 17 21:00:00 2022 +0530
Change-Id: Ia9663a814bc0950b536172e1e224eda046d01b94
Original commit hash: eda164fd76e2b62f0c0458460804ccc5e43d1de8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 2a7fd18f16a39e3c7a4cd98bff7ecaa80f2f4008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 20 08:27:23 2022 -0700
Change-Id: I4a6e69d5ce63a479e5b261ad9e665b485d80c5ab
Original commit hash: 10107708628662863a181f249c87b12e711b9e70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b9740f5a632ad936c84808c4a54b9ab0adb1ec31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.180

(cherry picked from commit cbdeedc3f3fd647c95820cdbba6e3515eb250323)

Sun Mar 20 14:15:26 2022 +0000
Original commit date: Sun Mar 20 14:15:26 2022 +0000
Original commit hash: 106d6453be1363270405a5af25ade0b3d40d4437

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f555494a251b34fdb851ec429be2b5dc27b0ddc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010906190][LP5] Use 8 bank mode by default

[Feature Description]
Use 8 bank mode by default

[Resolution]
1. Change Lp5BankMode to 1 by default in BIOS Setup/SaSetup.hfr.
2. Change Lp5BankMode to 1 by default in mini BIOS.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010906190
Original commit date: Sun Mar 20 16:40:18 2022 +0800
Change-Id: I17ef64f085fb931dce0b2632872096e2f607ef24
Original commit hash: cffb527f8001db844d6459d714e0962ccb451280

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8e0c7ae55aebf7f5bc73777c10e269b193e659a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3126_00

Hsd-es-id: N/A
Original commit date: Sat Mar 19 08:54:10 2022 -0700
Change-Id: Ibc7d8584930c83bbd895d43f0988c1982f34d8c5
Original commit hash: 40abe5d379f8e674ea6fbe6f1f8f3b37ae5535e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1455be44aaefa9faa2a8621aa2bc75d2255e4877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:51 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Fix SetSecLevel calls

SetSecLevel return status has boolean type.

Hsd-es-id: 15010894329
Original commit date: Thu Mar 17 14:16:19 2022 +0800
Change-Id: If73d3706bacc37cc12233aa0a1c5c47009c741fe
Original commit hash: 2a9f9613107568342abe93fa189385acab9ea367

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: 612ca7b73989b90486514e89dcbe2fa703746843 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 18 19:13:27 2022 -0700
Change-Id: I5dcdb6337bae66da822ef4d5ac771f51c429e2d1
Original commit hash: e468ee47e889d465d9751791d50aaff145adc3d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6c2105b521d89278c9741cb8a6acd31abfa261e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:46 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] OEMx NAVI (upstream/downstream design) dGPU always keep ON problem

Add GPIO support for PEG1

Hsd-es-id: 15010817326
Original commit date: Fri Mar 4 07:32:58 2022 +0530
Change-Id: I8d5ef76addb65cb2c3d851bf55f19aae6c1e9e2a
Original commit hash: 3426d0020936628e2d12622a4c0334692cb0e1cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c

================================================================================ 
Commit: 6d1ad6499a5a124c32b5c5662a3478134c6a09d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:43 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3125_00

Hsd-es-id: N/A
Original commit date: Fri Mar 18 08:50:41 2022 -0700
Change-Id: I5fd28d6b32c235a4ce8600ab82a02639c8fa411b
Original commit hash: 4b89baaed212a970ef0ef34d43a04b8543b7c1b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 32138101d6a1e09564ab504bcfab3db42ea115ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:41 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.179

(cherry picked from commit a3ba70274dc8d4314a7593e2dd13a74d809e9cb8)

Fri Mar 18 13:49:41 2022 +0000
Original commit date: Fri Mar 18 13:49:41 2022 +0000
Original commit hash: 84e45305510a9cc6fa0818d20a886cdf1e538e07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8769beeefae2e5e3942997f58616a1ffef8fd838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010895748][CTE] Static timing for pass CTE gate test

[Features/Issues]
Static timing for pass CTE gate test

[Changes]
1. static timing in MrcPhyInitDqStaticDig2
2. additional TAT
3. clkalignd0piclkpicodeoffset to 2 for 5600, and 4400g2
4. bg mode fixes
5. set Lp5 to 8-bank mode

Hsd-es-id: 15010895748
Original commit date: Fri Sep 24 12:02:26 2021 +0800
Change-Id: Iea3dead08862666f9f84d6527702436d20e0f868
Original commit hash: ee2820d8d598726a249e242756de6b64cc0d0f78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 868884790ded406961ef5f5e3e049af96e216af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:37 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][SPI] Fix unsafe usage of external buffer

It was found that memory copy used on an external buffer if used with
malicious data could lead to a memory copy from SMRAM to outside buffer.
This change negates that vulnerability and changes that only internal
copy of the communication buffer will be used in SPI SMM handler code.
This is a fix for CVE-2022-21198.

Hsd-es-id: 18020908819
Original commit date: Thu Mar 3 11:19:45 2022 +0100
Change-Id: I252c8029450eba48a068dbb8992206f696ecfe3d
Original commit hash: 2e95cfba4a3a644a20ca6c238a1f96e95c3348db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 3dbb0834a2a8da6f0e998479d5d83a3a2cbf3488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:34 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Clean up code

Hsd-es-id: 15010855773
Original commit date: Thu Mar 17 17:33:37 2022 +0800
Change-Id: I13058afaa4247eb8057901dd65bd2b1b47b72ef2
Original commit hash: 0db6adcdd161352d44129609298a7f6dc3e60297

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchExtendedBiosDecodeRange.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 00883727e163709cab31a6c30da9028b113c6951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.178

(cherry picked from commit 39ed17271b2eec97af40e5772ef76d1163dec8d8)

Fri Mar 18 08:36:23 2022 +0000
Original commit date: Fri Mar 18 08:36:23 2022 +0000
Original commit hash: 5b963632efb32eec259112052a4e0b75d3718bf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe20585f8326e618b4032f8a4643ca3eb85471ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010896597][RPL-P][CTE][LP5] CTE bgmode enabling

[Features/Issues]
1. ENCODE - DECODE checker failed
2. SDLEN_RCVEN_TIMING issue:
ispid_ch0_ph0_rank is toggling between R0 and R2 and PHY is applying different timing settings. This causes data corruptions.

[Changes]
1. disable ExtendedBankHashing in 16Bank/bgmode
2. change duplicate_spid_rank to 1

Hsd-es-id: 15010896597
Original commit date: Thu Mar 17 17:45:48 2022 +0800
Change-Id: I21e2e75f23cd60e593f899482399c35872de0f6d
Original commit hash: 159ca28d52ba0d53ac265269645a912183b6670c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: 3181498807b731b3cebeb5271342097c577a2fb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:27 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.177

(cherry picked from commit 5f0951370e9529c58f917e23695ce73295c9d972)

Fri Mar 18 08:17:18 2022 +0000
Original commit date: Fri Mar 18 08:17:18 2022 +0000
Original commit hash: c1bf7212622d0343e25c769da4bae67d5ba14d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a01b567b8009d39e4be8080384bc6509a3d63d2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:25 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Isolate ADLP/RPLP only code with PcdRplpSupport and PcdAdlLpSupport.

Isolate RPLP/ADLP with PcdRplpSupport/PcdAdlLpSupport.

Hsd-es-id: 15010791366
Original commit date: Wed Mar 2 18:43:05 2022 +0800
Change-Id: I2476cf2f420da7b6c21734cd8964e432997e8be3
Original commit hash: 8093a52cc7560c5c74ea983fb4129e0043d425a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: e4b62f90a3f2f43498d13b0c487e34067f4b0266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.176

(cherry picked from commit 84362db84b9891d015214285e959396f2a201229)

Fri Mar 18 05:36:12 2022 +0000
Original commit date: Fri Mar 18 05:36:12 2022 +0000
Original commit hash: 498f67eef49e41af78d2934a32afa167a129910e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a3afdf687887246f51a2f95ab33831e79fb6e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:16 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow] Fix Catlow external builds failure

Catlow will snip off below section which is under RPLP tag and some declarations
get snip off but in other places not:

CPUID_FULL_FAMILY_MODEL_RAPTORLAKE_MOBILE
EnumRplJ0 = 2,
EnumRplQ0 = 0,

This change is to change above section under RPL tag.

Hsd-es-id: 15010900392
Original commit date: Fri Mar 18 10:40:56 2022 +0800
Change-Id: If92bdace6b69ffc90d65ba9c6cb954d0f97f2043
Original commit hash: 2e103aa1a1b64f89f4e2958e9ba304aa33fad5eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: 30abff94f89933d2d13e85a3025fb2b46d3868a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:14 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][RCR]Disable Discrete TBT support and VMD support with RPLS PERF build for responsiveness regular test.

1. Disable Discrete TBT support for RPL-S Native board.
2. Disable VMD support for RPL-S.

Hsd-es-id: 15010877622
Original commit date: Mon Mar 14 19:06:38 2022 +0800
Change-Id: I0f30d6dd1a3179cfaed1697ca6ac4b0a8233d2c6
Original commit hash: 9a1b7888713748bd2ae453c85c94063d54790094

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8bffd87bd81929a5356a003deb4ecdead1dea69a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:07 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.175

(cherry picked from commit 571d5dce3a70117f436bcdbc7711a85ad73f4c76)

Thu Mar 17 16:47:16 2022 +0000
Original commit date: Thu Mar 17 16:47:16 2022 +0000
Original commit hash: 72eb6b52f04011072f357b5a36a48225c06d0a13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5578013a09255ef135832ae0d77a5a60a19f0dcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3124_01

Hsd-es-id: N/A
Original commit date: Thu Mar 17 09:20:14 2022 -0700
Change-Id: I99655596b32fc618470565ff32b1f5967f1773a7
Original commit hash: 6d077b54d8abca018ecb5c0eec23c4a42c64b6e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f64dca52c4d6b6b9833a11809b5fc4484866912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:20:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3124_00

Hsd-es-id: N/A
Original commit date: Thu Mar 17 09:00:25 2022 -0700
Change-Id: I60a325dd3db2a132f5e94e9441cde8c35980882f
Original commit hash: 0f287d60c862409a2303fc7cca36ead1abbe04b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5b86acc097954a55115ba4eac74ffaf821757eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:59 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010893361][MemoryInit]: Minior update according to CTE

[Features/Issues]
Some necessary changes detected by CTE.

[Changes]
1, restore lp_bank_mode from register.
2, program GsmMctRCDW for Lp5.
3, program GsmMctREFSbRd for Lp5 8Bank mode (and 16 bank mode).

[Impacted]
Phy

Hsd-es-id: 15010893361
Original commit date: Tue Mar 1 14:47:46 2022 +0800
Change-Id: I2d18ca732c886fb9d64bdfffe2bc0ad19ea65c23
Original commit hash: 718d43e92867fbc4f51d399c540b68cd94757b05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ce7239a8717ac6c28adf65b419babcebabae92fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:55 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][MebxFeaturePkg:Remove OEM Debug Configuration submenu.

Removed OEM Debug Configuration menu along with it's options as they are no longer used.

Hsd-es-id: 18020932844
Original commit date: Fri Mar 4 12:01:34 2022 +0100
Change-Id: I961f5f4842d2be76c0809a48612d298d3fa2c8b2
Original commit hash: f79c686d4b9bb6cfafed5ecc4b578c3dcb96a2af

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 559e4e60b80a0f952f40a72188be6ea4ad2785c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:53 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][SPI] Supported eSPI devices fix

Fixed invalid condition on supported device under CS#1 for eSPI.
All SoCs and PCHs support two devices under eSPI.

Hsd-es-id: 15010818354
Original commit date: Thu Mar 10 13:48:51 2022 +0100
Change-Id: Ib02bddf0802ba812c5266c6cc9de85bd9bf0dafe
Original commit hash: 73a2b1721533f4d79924a4e273f3d88ee82fceed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/Library/PeiDxeSmmEspiLib/EspiLib.c

================================================================================ 
Commit: 4cab651913d93ee60138c1c098d4b3d9814fd9e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][LP5][DDR5]Board support #2

Add board name string for RPL-P LP5 & DDR5 RVPs.

Hsd-es-id: 15010895225
Original commit date: Thu Mar 17 14:49:24 2022 +0800
Change-Id: I9855e7fbb5d384758679a36651abf153828a360d
Original commit hash: 03efc022ebf84665d7f985e06da619b54c5a5ca2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: f99576a31bacbfa0fdf3af2b5486752e15f23ae0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:50 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.174

(cherry picked from commit ab89618a1dc5dcc55bd7dcad3dff91506644ab0e)

Thu Mar 17 07:17:10 2022 +0000
Original commit date: Thu Mar 17 07:17:10 2022 +0000
Original commit hash: fc5403f408284145ac00afad3da1c65a22bc73d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16e3e54db5336c0ce04426556f8bec457d22d240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:47 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.173

(cherry picked from commit be7e83ecea888eca96e04435f52e6bd54b518eb4)

Thu Mar 17 03:39:55 2022 +0000
Original commit date: Thu Mar 17 03:39:55 2022 +0000
Original commit hash: fd73dcd7e1a05588b70abcd61d05c12b9edf110b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f1d475ca19a2677095d1fc0aa56960a64bfb168 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:45 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010889477][ADL-S DDR5 CAMM] SAGV update for CAMM 2DPC

[Feature Description]
SAGV update for CAMM 2DPC

[Resolution]
SAGV update for CAMM 2DPC
2000 G2, 3200 G2, 3200 G2, 3600G2.

[Impacted Area]
ADL-S DDR5 CAMM 2DPC SAGV

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010889477
Original commit date: Thu Mar 3 16:42:05 2022 +0800
Change-Id: Ib9e7b173725c781453748a4d309886b659fe8e1d
Original commit hash: 4e5e1754952bc9a0cb4b086b57576d0a66007c7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: dea594243ebd6dc7b3c73baf6de2fc0016bf2aa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3123_01

Hsd-es-id: N/A
Original commit date: Wed Mar 16 09:18:44 2022 -0700
Change-Id: Iba62553d7390fd979188183788c456e5808dd830
Original commit hash: afdb4d5c2691c63701880b4b5e88f077c2a19cce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b558683c71e669f9f31d6f244d526abd87bbaeca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3123_00

Hsd-es-id: N/A
Original commit date: Wed Mar 16 08:50:48 2022 -0700
Change-Id: Ic45cb506eeaa291e8f4e9d756c6633faef8649c6
Original commit hash: 45865df80ed6c95582c46bfd3e12c978d1dbd85a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bcf168b49df4882d6ea0b19958a19cb36c3bba90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.172

(cherry picked from commit a36f9eb3d58dc289dca36a2929b38feb9f8db3f0)

Wed Mar 16 12:51:00 2022 +0000
Original commit date: Wed Mar 16 12:51:00 2022 +0000
Original commit hash: f1d247ea96728dc610dfd00f6e3468e7f7c28966

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4b9c9e46f56766ce486efb632071e51c1cc10b3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:36 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLSBGA] Update the IsSbgaSkuSupported () for the RPLSBGA support

Hsd-es-id: 15010878828
Original commit date: Tue Mar 15 14:31:29 2022 +0800
Change-Id: I26e4d5bb3d95f006cc058745b49004fd08329a62
Original commit hash: c2941f271688feb7a1bf0e7a5383ef44925e756c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 30b53670ed94af4cbdbda661cef3b9248eb86696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:34 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Optimize Config Block Print

1. Reduce "-" number to 2
2. Remove \n
3. Remove " " at begin
4. Remove " " from " :" or " :"
5. Remove the entire line of Print End
6. Remove Begin

Hsd-es-id: 15010777451
Original commit date: Tue Mar 15 21:54:54 2022 +0800
Change-Id: Ic5dca939a2988f8f2ac4e63a21e35526edfecfd5
Original commit hash: ee97e6dedcd1695769997c2310d65fcb6f95d7ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/SiPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: b0b3dfaaaa12c42aca063d416cff055a0bc220e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:31 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Update Blurtooth Driver to REL 3.4.5

Updated UEFI BT 3.4.5 to RPL-S

Hsd-es-id: 15010874881
Original commit date: Tue Mar 15 14:07:11 2022 +0800
Change-Id: I7778d7f23a7950ef88ab245648f1f8e664da489a
Original commit hash: 7a377f0b5ee0fd7802c0d06b0f92f70d0a2232e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ff2d228b0a7056edb2634a25e61ba50045062d49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3122_01

Hsd-es-id: N/A
Original commit date: Tue Mar 15 09:41:11 2022 -0700
Change-Id: Ifec71ade3227e60fd6247eafeb38c5851aa2bdcf
Original commit hash: 1fec3ee70e5ac7ad26067aa6133137fb3ffc78dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9bcded92418345216159eda6bb81d461b52d084e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3122_00

Hsd-es-id: N/A
Original commit date: Tue Mar 15 08:53:07 2022 -0700
Change-Id: Ieb15e4b566acd51588d225cb208ea8eca81bbd8f
Original commit hash: 542e74450231d8ce326e63a37408384099636d34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 66bf20492c907be4c8c5ec9325b1bb34c0c8357d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:25 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.171

(cherry picked from commit f27d3f5d6effe5d7e014202ef108017220a61e59)

Tue Mar 15 14:51:40 2022 +0000
Original commit date: Tue Mar 15 14:51:40 2022 +0000
Original commit hash: a948686f451a8147d4c77edbd6e8d3adf115fb00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd2ba433eb0833c87e7e81c5c288307e685eb201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][22014757140] Reduce Code Size for Advanced Memory Test implementation

[Issue/Feature Description]
Code size reduction needed for PPR and Failure Detection algorithm
[Resolution]
Remove unecessary debug messages, and reduce size for others

Hsd-es-id: 22014757140
Original commit date: Tue Mar 8 16:11:14 2022 -0800
Change-Id: I8cb3b98e7e68153e1a5fa64a1daa6541d0b1a98a
Original commit hash: 3d2a744ab86f2dc2963d37fd39bba4f4370065e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 5ecd035da84f70bfa2268b34339670241146da08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-M] Enabled Energy Efficient Turbo default setting

Hsd-es-id: 15010877392
Original commit date: Tue Mar 15 12:14:16 2022 +0530
Change-Id: Iee15828457d981b87d8db00a73bce5cd28e611d4
Original commit hash: d4bc7ef9e41ab1864bcde913430d6543aa150cde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 6211fc214fb753057973dbfc1544d53995d4aba8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:19 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Clean up the Pmc Bclk relative code in PMC IpBlock

The structure BCLK_CONFIG doesn't be initialized and used, remove it.

Hsd-es-id: 15010855145
Original commit date: Sun Mar 13 23:28:50 2022 +0800
Change-Id: Ia1a692a74cc84194c09b47ede4d97a627b00a469
Original commit hash: 2594df673894836a226d2e5541a2fafcccb0b391

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PeiPmcPolicyCommonLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.inf

================================================================================ 
Commit: 216f8e5068fb793f13bbeccc2529c70168c8c8b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.170

(cherry picked from commit 5abe64442adcff1ab5ea759b23fd9cbf48f16ed0)

Tue Mar 15 10:00:54 2022 +0000
Original commit date: Tue Mar 15 10:00:54 2022 +0000
Original commit hash: 29d9bfb31787410a25eb528866d25d50a341263e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e0777109832a6b32dae62c9926ac3f3d3d9e2b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Add some reserve bytes on SetupVariable.h for future extension

In order to make sure the capsule update from ADLS to RPLS successfully,
add 64 reserve bytes in CPU_SETUP and 256 reserve bytes in SA_SETUP for future extension.

Hsd-es-id: 15010858504
Original commit date: Mon Mar 14 02:06:15 2022 +0800
Change-Id: Iafeadd76777d9ca63d1d2982fee4ad5ea719953a
Original commit hash: 444a90bc3a5daf544df7357804e3456d9eb5c856

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 73c704b57dd9d1477d1e63d43fd6828b4f7d5f71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:14 2022 +0800 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - Native ASPM support

Revisit the code change : Change If64ff6ed: [RPLS]Enable native ASPM by default
To have
ADL - Native ASPM disabled by default
RPL - Native ASPM enabled by default

Hsd-es-id: 15010842846
Original commit date: Wed Mar 9 16:44:06 2022 +0800
Change-Id: I4bbf4c984b7b400db1ece740ac559178128fa9eb
Original commit hash: 698c8af71c9031f1788ca42f6c4ed5cce49236cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 059ac4529477ee865877d04029f25ca5885d3cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:13 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010868521][ADL-S ADL-P | DDR5] Disable the Tx period retraining for each SAGV point before training starts.

[Feature Description]
Disable the Tx period retraining for each SAGV point before training starts.

[Resolution]
Need to disable periodic retraining in phy init at the beginning of each SAGV point in MRC.

[Impacted Platform]
DDR5

Hsd-es-id: 15010868521
Original commit date: Fri Mar 11 17:42:16 2022 -0800
Change-Id: I7aa6301fb9e78103466d1b91c341624e6b1ed68f
Original commit hash: 7f13cbfee385e39906568265f102cad143f82666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c9d1e7d6a1e0547c31e975184818f5a8391855d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:08 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update the path of SpiFvbServiceSmm.inf in edk2platforms

The Flash/SpiFvbService/SpiFvbServiceSmm.inf is in edk2platforms repo and
has been moved to another folder of edk2platforms in the upstream branch.
Update the path of this SpiFvbServiceSmm.inf implemented in edk2plarforms.
The new module uses different PCDs. Make the PCDs value used by new module
the same as the PCDs value used by the previous module.

Hsd-es-id: 15010874203
Original commit date: Fri Mar 4 14:50:46 2022 +0800
Change-Id: I59bb2f3ca871d0dfa4ecfa63c58e555eee266986
Original commit hash: a5f212afb352109a3203d7f23e0fe65d66fb5372

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.dsc
AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.fdf
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 68d0a953294dbe9caadb26cab4335c317665dd75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:05 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL] Clean up GetPchMaxSerialIoI3cControllersNum () relative code.

Clean up GetPchMaxSerialIoI3cControllersNum () relative code to reduce pre-memory/FSPM FV size.

Hsd-es-id: 15010855767
Original commit date: Fri Mar 11 18:07:19 2022 +0800
Change-Id: Iab544c005ce07a8dd5e5a6914a391b3b001794ca
Original commit hash: 4bc772b1d23233f15c3ba1391967e92618579055

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Include/Register/SerialIoRegs.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Library/PeiDxeSmmSerialIoAccessLib/SerialIoAccessLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI3cNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLibNull.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: 33e2c976d29f5782e586b4153745ab701ca851dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:19:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Mar 14 17:06:55 2022 -0700
Change-Id: I67bcd2f8cfa4d5860a15342b201cf8833b194bf9
Original commit hash: a50271df3dc9cb3a0ffe806f434ba365e8742200

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: de23f8472814fe59f8b266c71569404c4849b930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3121_01

Hsd-es-id: N/A
Original commit date: Mon Mar 14 09:11:43 2022 -0700
Change-Id: I17eecd5ea8394a7fd8b629af388c7fd5d81b53d2
Original commit hash: 56d101bad4331d7f83bb01732d5ba57a1d17094e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6884be3d91fb166a8cccb267cd6cca467247423d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3121_00

Hsd-es-id: N/A
Original commit date: Mon Mar 14 08:50:59 2022 -0700
Change-Id: Iabbcd588d8c959543fdf6de9d18bb3f21e9d0364
Original commit hash: 86d0865f4f05b1909ae7ad3aadca16f88643aaf8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd42cbf19291f864b36cc5d9e21a28094da9cd63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:55 2022 +0800 
-------------------------------------------------------------------------------- 
RPL S HSPHY Gen5 Tx Preset 7 test pass with low margin at Compliance Tx Preset test

Hsd-es-id: 22014755185, 22014755185
Original commit date: Mon Jan 31 17:20:04 2022 +0530
Change-Id: I72d6f1ca1055e035cba97c0d0ea1524ba62579f4
Original commit hash: a8db7667a5754f42c1e61ce4b7866b5c8d9e4047

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 01b8e1b693524505a759e429ff78c6648d476adc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:53 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Clean up the redundant code to re-fill in the ConfigBlock Default value with 0

Clean up the redundant code to re-fill in the ConfigBlock Default value with 0.

Hsd-es-id: 15010763145
Original commit date: Thu Feb 24 17:00:12 2022 +0800
Change-Id: I9b684f33ecd607fe1166a6a217b2948172357ed2
Original commit hash: c692464dd421cfc43b59a7193f3790283b5e153c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c

================================================================================ 
Commit: a35383c21e8f9467f87c6489db82988c40ab6533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S, RPL-S BGA] Update L1 Sub-State definition to 'disabled' by default in MR attached PCIe RP BIOS menu

Hsd-es-id: 15010833607
Original commit date: Fri Mar 11 11:46:29 2022 +0800
Change-Id: I3d996c1515eeaea84ea64445e9e67b91195080d2
Original commit hash: 5cc15dc8da2da936a049f1cb767e12f786c28479

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 8832c3bbdf2b6fd2840ed830064d59584270cfc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3117_01

Hsd-es-id: N/A
Original commit date: Sun Mar 13 09:06:27 2022 -0700
Change-Id: I7f9b96755f85051655368dcc2939ac9a3ddeb3d8
Original commit hash: 86c8463fcf9e8db5334ed194e67a9f04575c1804

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 21ba66465df01af28a738b31a6ad5fea748c9781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3117_00

Hsd-es-id: N/A
Original commit date: Sun Mar 13 08:48:16 2022 -0700
Change-Id: I47ca2ed16dc2fcff6aa8b2531c9559831f17e6a0
Original commit hash: 2908406df878756b03dd5e3730ab51c46e6838bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ecc056ce156aba47fd217e36200f9816e7cb9208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_03

Hsd-es-id: N/A
Original commit date: Sat Mar 12 18:50:04 2022 -0800
Change-Id: Ia0769e784e293967ec996f9bac250ccaf17d6fa4
Original commit hash: c0db4488de7f839e690d9df19d1982c77bc98d49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 02a0f1635b3178462361bfe09f43700559a70883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:44 2022 +0800 
-------------------------------------------------------------------------------- 
RPL: Fix system reboot after every G3

This patch is totally decoupling the FVM feature & IFWI Strap bit 19.
For BIOS, don't rely on IFWI strap bit 19 for FVM feature control. BIOS
can check the CPU type & IMVP version to decide whether should program
the IccLimit (ignore IFWI strap bit19 value).

With above change can avoid any reset caused by strap mismatch.

Hsd-es-id: 1309629699
Original commit date: Fri Mar 11 11:50:38 2022 +0800
Change-Id: I31adb3db80412e02ae5df83c82bbc36640065901
Original commit hash: 3b9655eaa78e406bcc36a21bedbf96ef787d94c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h

================================================================================ 
Commit: ebbe0ad04f66bd3fcf24b7486e6dc72191cd0627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_02

Hsd-es-id: N/A
Original commit date: Sat Mar 12 16:56:42 2022 -0800
Change-Id: Ic07b40954caaf1eaa6414695a9672a16694ab974
Original commit hash: a2fa5bd522009f73ac55f296992e655d3b06158f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1fe996ec01680716997ce26e30c685a8a94734d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Mar 12 15:17:23 2022 -0800
Change-Id: Ic3a4c555362f0fdf2cf41d679a8cb05ff35e29dd
Original commit hash: e79785118b524a8ea139a982f45c7c7cbd2f4a02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5cb8c8ebee426e610d88889a76d2dc27689f800d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_01

Hsd-es-id: N/A
Original commit date: Sat Mar 12 09:08:28 2022 -0800
Change-Id: Ia2e19f1264e708fe4c67a1fb37cc2411aa5e8ef4
Original commit hash: 8098dc413fbe088289ebe8dde91d0ad29bef4036

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e10c83f599027f4033d251a2f06b6a022a5021f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3116_00

Hsd-es-id: N/A
Original commit date: Sat Mar 12 08:49:40 2022 -0800
Change-Id: I4ad0ec31710b656ad6bdf27aa44c391f8de45132
Original commit hash: 2adcfb7550f3c2dde6489133cc2fde5decdfd66b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe28a740f8c47c74e9fe9024e5a90a479e2106df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3115_01

Hsd-es-id: N/A
Original commit date: Fri Mar 11 09:22:18 2022 -0800
Change-Id: Ieeef759802d3892fd895255760d7f30b136b452f
Original commit hash: a00b828eb23f6afbb563aa6d0d907d111c493fdd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23c645c4dc145302f2860d0f9b5b2dbb941b377c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3115_00

Hsd-es-id: N/A
Original commit date: Fri Mar 11 08:49:31 2022 -0800
Change-Id: Ieaa25aa0d9cbdf53edbcfcaedf8924fad204c8c1
Original commit hash: 6da15babff1ead506a7740d80967fce87fdcafef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 674bfb1b46f11c5b7b6dc749155fec6d54f75d01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:29 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Fix BIOS code on HDA and PCH

Hsd-es-id: 15010860822
Original commit date: Fri Mar 11 13:21:15 2022 +0530
Change-Id: Iebd91452ebd4db065cedf0001db992f282b535c8
Original commit hash: ac1eef9f8306358105177105ed5f5b640a5fa4c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 7aacb6ac793b447d20389fdd5ffd0e80dc752f40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:27 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Remove InternalOnlyContent for MrcDqDqsSPD

Rename RplPXXMapInternalOnly.dsc to RplPXXMap.dsc
Remove InternalOnlyContent for MrcDqDqsSPD in AllStructPCD.dsc

Hsd-es-id: 15010835168
Original commit date: Thu Mar 10 13:44:08 2022 +0800
Change-Id: I5bea88d59d09c0655fa58b20881c0ad354036fa5
Original commit hash: 4e50915c00341d82cf5bcdd8c96e90dd91a5c960

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplPSpdMap.dsc

================================================================================ 
Commit: 13241674b4d7eb66064beea100b3f95907301716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Move AutoArbSvnCommit timing back to EndOfDxe callback.

[issue]If AutoArbSvnCommit happens after BIOS update which increasing ACM ARB SVN while BIOS needs a rollback later (before EndOfDxe), system will never boot after recovery because the old ACM has a smaller SVN.

[solution]Move AutoArbSvnCommit timing back to EndOfDxe callback.

Hsd-es-id: 15010774589
Original commit date: Thu Mar 10 14:38:12 2022 +0800
Change-Id: Icf9796bea279a61774f9417b5f6488e0af2a6af3
Original commit hash: 849360f3af81e51e69f314e5c170081543f9e4eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: aab23a7d001c0b80b76ce87c1ef67b2af27ffb8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:24 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.169

(cherry picked from commit 066efb5e253fd21c3c8e601b10127ad41251e113)

Fri Mar 11 05:48:28 2022 +0000
Original commit date: Fri Mar 11 05:48:28 2022 +0000
Original commit hash: da8214d06882718ce0b42b3abcc57cb7f987d20a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 683d5e8eadcfaa49552c29a5f050b9541a17399e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] CpuPcieWaitForHwEqDone() times out when Gen3 device is attached, adding ~300ms to boot.

Hsd-es-id: 14016217948
Original commit date: Thu Mar 10 16:36:02 2022 +0530
Change-Id: I96cdc5835a05f2ea4112b027702acb7a0b6543f6
Original commit hash: ad0a73cfca11213192e1a2aacb6657c9b6d2f7c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c

================================================================================ 
Commit: c062bcdf2aa779f6353530fde13bafe2f3da744a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Mar 10 14:02:26 2022 -0800
Change-Id: I16ea3f3d202a35fbaf40db58f14eec08344d8509
Original commit hash: 75040e158864d49d89fd5648b9ff5a9887363112

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 388cf0267243652674a1b17c1e9497cc4c6354e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3114_01

Hsd-es-id: N/A
Original commit date: Thu Mar 10 09:14:29 2022 -0800
Change-Id: If9733d1917f8aa8fcff0099c367a15353d8c41e6
Original commit hash: 0ef0f3491576d2c4df557348bd95f05660f9b9bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a179cfcca1de837df930b7bae6c0daaddd90e6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3114_00

Hsd-es-id: N/A
Original commit date: Thu Mar 10 08:49:34 2022 -0800
Change-Id: I43a7ebdb521b8f272359e67b8fa9bf217cf4e751
Original commit hash: f35f2bdfef5563907d99a7313e27e090fc3e4d86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1617b20556da1a512b3fcd50e6bc19200c25aaf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:10 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] 150W-8+8 IA TDC value doesn't meet the latest ADL VR spec
-Updated IA TDC to 184A for 150W SKU as per VR Spec.

Hsd-es-id: 15010851073
Original commit date: Thu Mar 10 12:34:49 2022 +0530
Change-Id: Id6e5b6f65b46754606609e8d769fb00c8f1f2f31
Original commit hash: c24cc6b63b8981bf203ba2b3cf74a1750648541d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 00e8922e426b29031cad8711d3b093b4255f3569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:09 2022 +0800 
-------------------------------------------------------------------------------- 
Enable Storage D3 hot option for desktop sku

previously D3 Hot option for storage device is only
available for mobile sku, now expose this option also
for desktop sku

Hsd-es-id: 15010842379
Original commit date: Wed Mar 9 21:24:12 2022 +0800
Change-Id: Icbb74d2e7ac108aeae970bb277adb502d8fd7a8c
Original commit hash: d8c557dd21100d256dd4804158323953c65da548

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: a2f6b7d0abf276b9295a223a17ad8ee886b6707e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:06 2022 +0800 
-------------------------------------------------------------------------------- 
RPL: Update VR parameters as per VR Spec WW08'22

Hsd-es-id: 15010851643
Original commit date: Thu Mar 10 11:13:49 2022 +0800
Change-Id: Ic1ae7dccd05fc65f6fccc0c9a026a16bf43f97b0
Original commit hash: 759a780558f2fc7b20f7081934eddcc795993a66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 57dd4c53dddc2c3933bfeeecc49623f07176055e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.168

(cherry picked from commit ad938c4381221a0431f41eef63f781b2dacb950b)

Thu Mar 10 02:08:25 2022 +0000
Original commit date: Thu Mar 10 02:08:25 2022 +0000
Original commit hash: 795ce520d2999ae953c2f6e400de7932626d7e77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae7bb58b0847c686e29a2cb4c72264675964507c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:18:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010845003][ADL-S ADL-P ADL-M | All] Save RxDFE per SAGV point in MRC save data

[Feature Description]
Save RxDFE per SAGV point in MRC save data

[Resolution]
Save RxDFE per SAGV point in MRC save data

[Impacted Area]
DDR5 LP5 DDR4 LP4 SAGV

[Register Impacted]
PHY

Hsd-es-id: 15010845003
Original commit date: Wed Mar 9 21:36:37 2022 +0800
Change-Id: Ic728bcf274843cfc5894c2a1de2c8ea434e83346
Original commit hash: f4b7f061758527f7ec10a9e6a425b40a0be05e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 54eb64ec3be84377cbc7f876ac9d9db233640f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3113_01

Hsd-es-id: N/A
Original commit date: Wed Mar 9 09:43:51 2022 -0800
Change-Id: I3d2c61d845185cfb6899113fe0558730185a5969
Original commit hash: eedd2dab21efdba557f1678b064f7a5de93551d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5956928ecd1e601d2192c5ebde1b1d54a40166e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3113_00

Hsd-es-id: N/A
Original commit date: Wed Mar 9 08:52:55 2022 -0800
Change-Id: I1e306e9a5088aa35328aef76bbe2334ea1d776c6
Original commit hash: 435e64d1feaa2d6fdfbb5a1df81fd2e00b67325c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c6f134e4b4e10afe849576d3ebb15d72cf1bd8ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:49 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] BIOS ACPI code will suppress PCIe device 25-28, if they are not supported" 

Hsd-es-id: 16015848312
Original commit date: Wed Mar 9 05:38:42 2022 -0700
Change-Id: Ibb28fcd6b0ffdcb4eeaccb884c72571ef1a56bd8
Original commit hash: 850f0ba81db68ed4c5b98924a890d98cb11b8abb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 3118af74d3ee10c7014f9419eeefbff9111a67e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:47 2022 +0800 
-------------------------------------------------------------------------------- 
[CTL][SPS] MEBIOS should enable DEKELPHY and HSPHY in GET_IMR_SIZE feature mask

Modifying GET_IMR_SIZE feature masks was disabled if ME type is SPS.
It may be required though for correct IP loading (DEKEL PHY, HS PHY)

Hsd-es-id: 18020978125
Original commit date: Tue Mar 8 15:03:46 2022 +0100
Change-Id: I6b7d853169bfa15079e5eefe47278c74088f44b8
Original commit hash: 697d3fbcbb85a4daa405a1ab263c577f8d120f81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: c9a24edf2bb8f5bbe5f195ffbcd7405f4581f7e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:44 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN]: Add Platform code to set Boot-option priority for eMMC OS-boot device

Set OS boot option priority for eMMC OS-boot media higher than EFI-shell boot-option.

Hsd-es-id: 16016033277
Original commit date: Fri Mar 4 18:53:44 2022 +0530
Change-Id: I59e08a9c860de4830900e1553ee81bebf17c97f0
Original commit hash: 7976e921c77c475b24047c9316fd59317e881364

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 4d8294c53e4b877f14d778b6fa82109af4f41d35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:43 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Remove B14 Gpio Config which is configured as high

removed the wrong B14 GPIO Pin config which is configured as high for LP5

Hsd-es-id: 22014752753
Original commit date: Fri Mar 4 00:50:15 2022 -0800
Change-Id: I17dff12be62371276744c4c3be31977a6293b4ed
Original commit hash: fccc147b596e9058e8fbeaf0233bb4bb7cb63854

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: ad3f3ed0dd13e2a8bb991285755524bcec8aabec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:38 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Remove USB X2 support

ADL-P/M/N does not require X2 support.
1. 0x8EA0: HOST_CTRL_SSP_TUNNELING_REG.Bit9 = 1'b1
2. 0x8EB0: HOST_CTRL_SSP_PORT_CONFIG.X2_DISABLE = 32'hFFFFFFFF

Hsd-es-id: 18020980121
Original commit date: Thu Jan 20 12:17:28 2022 +0100
Change-Id: I6cb88204d0f4e9238c3cf23878e644d3651584fa
Original commit hash: a1a31a0ca058abf483a8094fb7861398ffe3f78a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 03a375eb95d426f18f8d1a3293b5eacc4261d623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.167

(cherry picked from commit 97018ea10e0d38be40310d585a168c2f9de75597)

Wed Mar 9 04:54:19 2022 +0000
Original commit date: Wed Mar 9 04:54:19 2022 +0000
Original commit hash: 5c45a5f5c573426b742da48ea27726d0f00b8897

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c14bafc07c0dc688554e596a5d69409eae84203e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:35 2022 +0800 
-------------------------------------------------------------------------------- 
Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
-- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
-- Correct Restricted tag for RPLP/RPLS

Hsd-es-id: 15010739212
Original commit date: Tue Mar 8 15:22:12 2022 +0800
Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
Original commit hash: 4266e89239157e834d11eb8e7101f5cd411c5286

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf

================================================================================ 
Commit: 8a65999b480b6ddb55c34bf42b6a7a5a149ec712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3112_01

Hsd-es-id: N/A
Original commit date: Tue Mar 8 09:17:50 2022 -0800
Change-Id: Ia95dfe446f9d231090cf14a8dd34b1febaaa0e64
Original commit hash: 8be42e10637cfbe6f26eede1373a4e83ba5a9f26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c23e7e32e7235af5ddd8a0193364386402943cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3112_00

Hsd-es-id: N/A
Original commit date: Tue Mar 8 08:56:47 2022 -0800
Change-Id: I76af9ef33eeca2310e0f2fe5ce0c0598210b0001
Original commit hash: d7821e8f7e880f99540d2221eb6e90f6d47b72be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 16e9726e41531587fb85713efae813bab6b56bf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 8 06:26:01 2022 -0800
Change-Id: I978dfa6307b67d7a8281fdf19469c2f41cff0007
Original commit hash: 8de5e8b0d35faa6786277d5627bf7c7ec0c33c3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0b09f300252e216c463cb31ba5f80ef1ef72b0fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041b

Hsd-es-id: 16016019503
Original commit date: Tue Mar 8 15:00:29 2022 +0530
Change-Id: I7583efa9b52d01e58929e88e9a9a6e07074d94ef
Original commit hash: 6ebe910220feda98c36e7a0c3944491c51455550

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 832d830c19de2d9ca823d99fc57424db09ec93ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.166

(cherry picked from commit 63d542c0a3505fe7f0d3924fa51456b05b43ffb6)

Tue Mar 8 12:13:24 2022 +0000
Original commit date: Tue Mar 8 12:13:24 2022 +0000
Original commit hash: 5c11034c3b56900d8defa259679ed05cee402679

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1506bc9cef6002f22e4b0c0448033821991dd61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010803605][MemoryInit] CTE updates

[Changes]
1. MultiCycCS changes for Gear4
2. send nop cmd during ECT
3. additional normalize to the lowest possible cycle for Ctl pi.
4. set finestep to 2 for ddr5g2 in JWL
5. set step to 16 for cvc
6. new cacspitable for Lp5
7. disable some tranings for CTE
8. relax tWRWR_DG tWRWR_SG to tWRWR_MAX
9. disable RDQS in Readleveling in CTE
10. do not -3 on DecTcwl for DDR5 G4.
11. enable safemode and safe config for CTE
12. ScAdaptivePcit revert for DDR5
13. Initial Wckpi for Lp5g4
14. additional IORest after Jedec WCK training.

[Impact]
CTE

Hsd-es-id: 15010803605
Original commit date: Fri Sep 24 12:02:26 2021 +0800
Change-Id: I439c198ffca024b20dbcb940d3f37ec67cfaff6b
Original commit hash: 1f6087324ded6c9ff22fdcaf07321c941e6fc11e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: de1ff6dfc83d654cf11cdbaac28818df656caf50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Use Ctdp level instead of Up or down

BIOS should use Ctdp level1 instead of Ctdp down,
Level1 ratio maybe higher that nominal.

Hsd-es-id: 15010593100
Original commit date: Thu Jan 13 14:50:37 2022 +0800
Change-Id: If28e8875d17d21be01e722cc262c86aa76799090
Original commit hash: e8b47acb9bb63f4d6a8bc42ac53aefcd836c621d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 85b6f4639b432025ba58f063b1fd3cbd71384b0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P682 45W] Using F3 to load BIOS defaults disables TDC IRMS, sets TDC Time Window to 1 sec, and changes TDC Current Limit to 93A for compute domain

Fix Irms default value for enable

Hsd-es-id: 16016003142
Original commit date: Mon Mar 7 15:35:53 2022 +0800
Change-Id: I9e80067a14746bd7b6aeb3ebf814a8ed2163c4be
Original commit hash: 263b35e331c0ab80ba9835640ed1a3ca89cf1b88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: e05be1a9c6da97d9d10f2851abd2025c5323bab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:12 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] Change USB2 configure of ADL-S SODIMM DDR4 CRB

Change connector type of USB2 Port# 5/6/9 to Type-C.
Remap USB2 OC: Port#5-OC2, Port6-OC1.

Hsd-es-id: 15010764175
Original commit date: Mon Feb 14 11:11:49 2022 +0800
Change-Id: Ic8b801e780b65bfb86ae5edebf4129a96a2bb564
Original commit hash: 04019582847b694dcacc60b39d9465c708e796b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS12Rvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 742169ae9b2f18d2dfa17e7c32b9b2e68fdc14ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:11 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/CNVi: [Tile Ring] Bluetooth device has been reset during S5-boot w/ fast startup disabled.

Issue: After S5, bluetooth device has been reset and enter bootloader mode.
Solution: Skip setting BT_EN to 0 in S5 resume to prevent BT entering D3 state, reloading FW and causing the connection lost.

Hsd-es-id: 16016007071
Original commit date: Fri Dec 24 11:09:31 2021 +0800
Change-Id: Id62cf5342b118c95794f419b1a10649e53fe4db2
Original commit hash: 03f1b24a14ce88b2221850d6d921864ffbed7a21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.inf

================================================================================ 
Commit: b0287ad1f6086f4d34852c8401aefa66358ca551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:09 2022 +0800 
-------------------------------------------------------------------------------- 
[PSR] Size of PSR Hash should be 64 bytes

Hsd-es-id: 16015994171
Original commit date: Fri Mar 4 14:25:17 2022 +0530
Change-Id: I34610a378f7ef591e63895e5c081f58bb470d662
Original commit hash: 2c357ef379d3024cf0425c831a4b9de900d219e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h

================================================================================ 
Commit: 02ae635d104c0fc67df301525bdb8843c99b676c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3111_01

Hsd-es-id: N/A
Original commit date: Mon Mar 7 09:15:03 2022 -0800
Change-Id: I435383cec04d9f026cb23742eb47ba07be49b00d
Original commit hash: 8e5c798b952b1b0da4b32ca61037015057231f74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93c3f7e5d3e634b36bf310d1db6cfc60c240470d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3111_00

Hsd-es-id: N/A
Original commit date: Mon Mar 7 08:49:27 2022 -0800
Change-Id: Iacd287f8da918ef54d415d9239e1ac5e801f7b03
Original commit hash: 233da0d51b3c8ed31468f853d9e26580ec2e9a91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 47dfd641fce5cc440aef4090c1fff67a2999c91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:03 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000001F update for ADLS C0

Microcode patch 0x0000001F update for ADLS C0

Hsd-es-id: 15010830840
Original commit date: Mon Mar 7 19:05:35 2022 +0800
Change-Id: I042b8e8b66c182203554bed3ca4aa33f9c7e01aa
Original commit hash: 16273903d83f37587b836c69e12e2beb4ad591f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: daee14d26550fe47b91d2ac9f67bf2108d112f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:17:01 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.165

(cherry picked from commit 01a5c1ac0548b4e45b31a37ba07a9de01d6031e8)

Mon Mar 7 09:23:08 2022 +0000
Original commit date: Mon Mar 7 09:23:08 2022 +0000
Original commit hash: 7dd80dd65717f2edc987aa5b505de1abb372fe80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d490b35e609708e18acb3b5c79424b078053aaee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:58 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL*] [RPL] BIOS mis-programming DCTL, ACGR3S2.LSTPTLS

Programmed below registers as per BWG,
DCTL.CEE 0x48[0] -> 0x1 (Enabled SetupOption 'PcieRootPortCEE' by default)
DCTL.NFE 0x48[1] -> 0x1 (Enabled SetupOption 'PcieRootPortNFE' by default)
DCTL.FEE 0x48[2] -> 0x1 (Enabled SetupOption 'PcieRootPortFEE' by default)
DCTL.URE 0x48[3] -> 0x1 (Enabled SetupOption 'PcieRootPortURE' by default)

Hsd-es-id: 16015898649
Original commit date: Fri Feb 25 16:22:53 2022 +0530
Change-Id: I52f17325de545ed27d66ff6b7188da9c182089b8
Original commit hash: 9a51aaff861e3c904faea1c57dca55e7925c7af9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf

================================================================================ 
Commit: a995b494e6d51b5b66187d103dee239b3c5efde4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:56 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL P/M/N GOP 1049.

Hsd-es-id: 16015997450
Original commit date: Fri Mar 4 17:31:10 2022 +0530
Change-Id: Idea02b0941a3cb6ca1950c78766d15fcd32c047c
Original commit hash: 3f07745ae7597c7838eda07ca0bc18676d4d8d5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 74c6ea1b89240a6fa54b7be307059daf65c4fd3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:54 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.164

(cherry picked from commit 85c1e56e8c1e8dcc216d882a305f417efe916d76)

Mon Mar 7 05:45:12 2022 +0000
Original commit date: Mon Mar 7 05:45:12 2022 +0000
Original commit hash: 9fc0907fe124b46cb0afd1a153c13c2fc874dfec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b9f957c4faef48ded0c9f19ab73bae0382661f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Fix build failure when PcdAcpiDebugEnableFlag set to FALSE

Hsd-es-id: 16015964454
Original commit date: Fri Feb 25 15:46:02 2022 +0530
Change-Id: I6b2944d3c8846cb9794b581fb99e415b97658a15
Original commit hash: 3d32b9273ca07633f60394007283dc629e6c184c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
ClientOneSiliconPkg/Include/AcpiDebug.h
ClientOneSiliconPkg/Library/AcpiDebugLib/AcpiAssert.asl

================================================================================ 
Commit: a99d3051eadc3ce9ed7b4ed1f5e8a89cd9f675e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3107_01

Hsd-es-id: N/A
Original commit date: Sun Mar 6 09:10:25 2022 -0800
Change-Id: Ib87471b1ad76b28dc12c2cacde914c79e9c49ecf
Original commit hash: 04dfdecdf99aff01b308480c96723fd5dea373e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f0f142fd9973b87d5bf2fccdec0e9ef4fb4dbb5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:45 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Enable Storage D3 hot option for desktop sku"

This reverts commit 920e1b8eaa258c9beec443711728bcd224c2cb33.

Original commit date: Sun Apr 3 10:01:22 2022 +0800
Change-Id: I21a571921f0861b8049a7d413abab2140fdd96e5
Original commit hash: f391a30beb8f84f2e88084fd66b7478c132af0b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: f9d35e12146dc77bbf1092a50ae7c0a12a221ef2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:42 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Fru/AdlPch: External release BIOS code is wrong on HDA and PCH"

This reverts commit b3f9a2fd39881b5b2fe65502089915cf9fe2fda5.

Sun Apr 3 10:00:53 2022 +0800
Original commit date: Sun Apr 3 10:00:53 2022 +0800
Original commit hash: d3fc2f30869ce4837a3ca89638ff37e4f76a8b58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: dea861816b2fa2f4ef8b70445de090b982100f7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:41 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL: Fix system reboot after every G3"

This reverts commit 581f1bc6f49596c74b5bcda410b4e3bfbd14c8ab.

Sun Apr 3 10:00:42 2022 +0800
Original commit date: Sun Apr 3 10:00:42 2022 +0800
Original commit hash: 116cdf7d50ea008b6b788f20993b6e2e2d1a08e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h

================================================================================ 
Commit: e22f9f01e54bfbae1624c8d95455371d3bc9b585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:39 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-S] Usb4HcMem: Fix an issue about NULL pointer"

This reverts commit 5d97b618133e247350d649202c5f399110bbef43.

Sun Apr 3 10:00:18 2022 +0800
Original commit date: Sun Apr 3 10:00:18 2022 +0800
Original commit hash: b9aa910e341667a51b565137e43aee3a154af3fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: 1a9b3e4011c8fb43fe3e74fc22f3af73364e3ab7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:37 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-S]Add uCode support for RPL - B0 0x103"

This reverts commit b3df8601dea56aec083a202fd0101b3044f32557.

Sun Apr 3 10:00:02 2022 +0800
Original commit date: Sun Apr 3 10:00:02 2022 +0800
Original commit hash: 6a8788af0e534a21e809d1ab050d3627a0558b2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 52dd1a9959890675248d6d421e500d4538adbb25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 27 16:16:35 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x103

Add the Ucode 0x00000103 of B0

Hsd-es-id: 15010937373
Original commit date: Thu Mar 24 11:31:26 2022 +0800
Change-Id: Ifc24ccac868cd7ece31b0e452f3fb8e282b42b50
Original commit hash: b3df8601dea56aec083a202fd0101b3044f32557

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
