Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 19:34:33 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.022        0.000                      0                 1037        0.155        0.000                      0                 1037        4.020        0.000                       0                   546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.022        0.000                      0                 1037        0.155        0.000                      0                 1037        4.020        0.000                       0                   546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 ENGINE/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_shadow_reg[0][2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 1.250ns (18.530%)  route 5.496ns (81.470%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.546     5.067    ENGINE/CLK
    SLICE_X34Y26         FDSE                                         r  ENGINE/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDSE (Prop_fdse_C_Q)         0.518     5.585 r  ENGINE/FSM_onehot_state_reg[0]/Q
                         net (fo=53, routed)          1.026     6.611    ENGINE/init_counter
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.763 r  ENGINE/grid_shadow[0][0][3]_i_37/O
                         net (fo=7, routed)           1.585     8.348    ENGINE/grid_shadow[0][0][3]_i_37_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.332     8.680 r  ENGINE/grid_shadow[0][0][3]_i_31/O
                         net (fo=1, routed)           0.797     9.478    ENGINE/grid_shadow[0][0][3]_i_31_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.602 r  ENGINE/grid_shadow[0][0][3]_i_11/O
                         net (fo=1, routed)           0.314     9.916    ENGINE/grid_shadow[0][0][3]_i_11_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.040 r  ENGINE/grid_shadow[0][0][3]_i_2/O
                         net (fo=81, routed)          1.773    11.813    ENGINE/grid_shadow[3]
    SLICE_X41Y41         FDRE                                         r  ENGINE/grid_shadow_reg[0][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.446    14.787    ENGINE/CLK
    SLICE_X41Y41         FDRE                                         r  ENGINE/grid_shadow_reg[0][2][3]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)       -0.105    14.835    ENGINE/grid_shadow_reg[0][2][3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 puzzle_selector_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_shadow_reg[5][6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 1.090ns (16.408%)  route 5.553ns (83.592%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  puzzle_selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  puzzle_selector_reg[1]/Q
                         net (fo=60, routed)          1.496     6.985    ENGINE/puzzle_selector[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.299     7.284 r  ENGINE/grid_shadow[0][0][3]_i_39/O
                         net (fo=6, routed)           1.315     8.599    ENGINE/grid_shadow[0][0][3]_i_39_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  ENGINE/grid_shadow[0][0][1]_i_25/O
                         net (fo=1, routed)           0.797     9.520    ENGINE/grid_shadow[0][0][1]_i_25_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.644 r  ENGINE/grid_shadow[0][0][1]_i_7/O
                         net (fo=1, routed)           0.494    10.138    ENGINE/grid_shadow[0][0][1]_i_7_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.262 r  ENGINE/grid_shadow[0][0][1]_i_1/O
                         net (fo=81, routed)          1.451    11.713    ENGINE/grid_shadow[1]
    SLICE_X31Y47         FDRE                                         r  ENGINE/grid_shadow_reg[5][6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.446    14.787    ENGINE/CLK
    SLICE_X31Y47         FDRE                                         r  ENGINE/grid_shadow_reg[5][6][1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)       -0.081    14.931    ENGINE/grid_shadow_reg[5][6][1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 puzzle_selector_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_shadow_reg[4][6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 1.090ns (16.387%)  route 5.562ns (83.613%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  puzzle_selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  puzzle_selector_reg[1]/Q
                         net (fo=60, routed)          1.496     6.985    ENGINE/puzzle_selector[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.299     7.284 r  ENGINE/grid_shadow[0][0][3]_i_39/O
                         net (fo=6, routed)           1.315     8.599    ENGINE/grid_shadow[0][0][3]_i_39_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  ENGINE/grid_shadow[0][0][1]_i_25/O
                         net (fo=1, routed)           0.797     9.520    ENGINE/grid_shadow[0][0][1]_i_25_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.644 r  ENGINE/grid_shadow[0][0][1]_i_7/O
                         net (fo=1, routed)           0.494    10.138    ENGINE/grid_shadow[0][0][1]_i_7_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.262 r  ENGINE/grid_shadow[0][0][1]_i_1/O
                         net (fo=81, routed)          1.460    11.722    ENGINE/grid_shadow[1]
    SLICE_X29Y46         FDRE                                         r  ENGINE/grid_shadow_reg[4][6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.447    14.788    ENGINE/CLK
    SLICE_X29Y46         FDRE                                         r  ENGINE/grid_shadow_reg[4][6][1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y46         FDRE (Setup_fdre_C_D)       -0.081    14.946    ENGINE/grid_shadow_reg[4][6][1]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 ENGINE/init_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/fixed_mask_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.433ns (21.503%)  route 5.231ns (78.497%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.547     5.068    ENGINE/CLK
    SLICE_X35Y27         FDRE                                         r  ENGINE/init_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  ENGINE/init_counter_reg[1]/Q
                         net (fo=101, routed)         1.472     6.996    ENGINE/init_counter_reg_n_0_[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.154     7.150 r  ENGINE/grid_shadow[4][6][3]_i_2/O
                         net (fo=12, routed)          0.979     8.129    ENGINE/grid_shadow[4][6][3]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.327     8.456 r  ENGINE/fixed_mask[0][0]_i_51/O
                         net (fo=1, routed)           0.684     9.140    ENGINE/fixed_mask[0][0]_i_51_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  ENGINE/fixed_mask[0][0]_i_28/O
                         net (fo=1, routed)           0.669     9.933    ENGINE/fixed_mask[0][0]_i_28_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.057 r  ENGINE/fixed_mask[0][0]_i_8/O
                         net (fo=1, routed)           0.302    10.359    ENGINE/fixed_mask[0][0]_i_8_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  ENGINE/fixed_mask[0][0]_i_2/O
                         net (fo=81, routed)          1.126    11.609    ENGINE/fixed_mask[0][0]_i_2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.733 r  ENGINE/fixed_mask[5][3]_i_1/O
                         net (fo=1, routed)           0.000    11.733    ENGINE/fixed_mask[5][3]_i_1_n_0
    SLICE_X40Y37         FDRE                                         r  ENGINE/fixed_mask_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443    14.784    ENGINE/CLK
    SLICE_X40Y37         FDRE                                         r  ENGINE/fixed_mask_reg[5][3]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.031    14.968    ENGINE/fixed_mask_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 ENGINE/init_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/fixed_mask_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.433ns (21.515%)  route 5.227ns (78.485%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.547     5.068    ENGINE/CLK
    SLICE_X35Y27         FDRE                                         r  ENGINE/init_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  ENGINE/init_counter_reg[1]/Q
                         net (fo=101, routed)         1.472     6.996    ENGINE/init_counter_reg_n_0_[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.154     7.150 r  ENGINE/grid_shadow[4][6][3]_i_2/O
                         net (fo=12, routed)          0.979     8.129    ENGINE/grid_shadow[4][6][3]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.327     8.456 r  ENGINE/fixed_mask[0][0]_i_51/O
                         net (fo=1, routed)           0.684     9.140    ENGINE/fixed_mask[0][0]_i_51_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  ENGINE/fixed_mask[0][0]_i_28/O
                         net (fo=1, routed)           0.669     9.933    ENGINE/fixed_mask[0][0]_i_28_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.057 r  ENGINE/fixed_mask[0][0]_i_8/O
                         net (fo=1, routed)           0.302    10.359    ENGINE/fixed_mask[0][0]_i_8_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  ENGINE/fixed_mask[0][0]_i_2/O
                         net (fo=81, routed)          1.122    11.605    ENGINE/fixed_mask[0][0]_i_2_n_0
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.729 r  ENGINE/fixed_mask[1][3]_i_1/O
                         net (fo=1, routed)           0.000    11.729    ENGINE/fixed_mask[1][3]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  ENGINE/fixed_mask_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444    14.785    ENGINE/CLK
    SLICE_X40Y38         FDRE                                         r  ENGINE/fixed_mask_reg[1][3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029    14.967    ENGINE/fixed_mask_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 ENGINE/init_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/fixed_mask_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.433ns (21.518%)  route 5.227ns (78.482%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.547     5.068    ENGINE/CLK
    SLICE_X35Y27         FDRE                                         r  ENGINE/init_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  ENGINE/init_counter_reg[1]/Q
                         net (fo=101, routed)         1.472     6.996    ENGINE/init_counter_reg_n_0_[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.154     7.150 r  ENGINE/grid_shadow[4][6][3]_i_2/O
                         net (fo=12, routed)          0.979     8.129    ENGINE/grid_shadow[4][6][3]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.327     8.456 r  ENGINE/fixed_mask[0][0]_i_51/O
                         net (fo=1, routed)           0.684     9.140    ENGINE/fixed_mask[0][0]_i_51_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  ENGINE/fixed_mask[0][0]_i_28/O
                         net (fo=1, routed)           0.669     9.933    ENGINE/fixed_mask[0][0]_i_28_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.057 r  ENGINE/fixed_mask[0][0]_i_8/O
                         net (fo=1, routed)           0.302    10.359    ENGINE/fixed_mask[0][0]_i_8_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  ENGINE/fixed_mask[0][0]_i_2/O
                         net (fo=81, routed)          1.121    11.604    ENGINE/fixed_mask[0][0]_i_2_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.728 r  ENGINE/fixed_mask[6][2]_i_1/O
                         net (fo=1, routed)           0.000    11.728    ENGINE/fixed_mask[6][2]_i_1_n_0
    SLICE_X40Y37         FDRE                                         r  ENGINE/fixed_mask_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443    14.784    ENGINE/CLK
    SLICE_X40Y37         FDRE                                         r  ENGINE/fixed_mask_reg[6][2]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.032    14.969    ENGINE/fixed_mask_reg[6][2]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 puzzle_selector_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_shadow_reg[2][1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 1.090ns (16.710%)  route 5.433ns (83.290%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  puzzle_selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  puzzle_selector_reg[1]/Q
                         net (fo=60, routed)          1.496     6.985    ENGINE/puzzle_selector[1]
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.299     7.284 r  ENGINE/grid_shadow[0][0][3]_i_39/O
                         net (fo=6, routed)           1.315     8.599    ENGINE/grid_shadow[0][0][3]_i_39_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  ENGINE/grid_shadow[0][0][1]_i_25/O
                         net (fo=1, routed)           0.797     9.520    ENGINE/grid_shadow[0][0][1]_i_25_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I2_O)        0.124     9.644 r  ENGINE/grid_shadow[0][0][1]_i_7/O
                         net (fo=1, routed)           0.494    10.138    ENGINE/grid_shadow[0][0][1]_i_7_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.262 r  ENGINE/grid_shadow[0][0][1]_i_1/O
                         net (fo=81, routed)          1.331    11.593    ENGINE/grid_shadow[1]
    SLICE_X36Y44         FDRE                                         r  ENGINE/grid_shadow_reg[2][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445    14.786    ENGINE/CLK
    SLICE_X36Y44         FDRE                                         r  ENGINE/grid_shadow_reg[2][1][1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.103    14.836    ENGINE/grid_shadow_reg[2][1][1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 ENGINE/init_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/fixed_mask_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 1.433ns (21.563%)  route 5.213ns (78.437%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.547     5.068    ENGINE/CLK
    SLICE_X35Y27         FDRE                                         r  ENGINE/init_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  ENGINE/init_counter_reg[1]/Q
                         net (fo=101, routed)         1.472     6.996    ENGINE/init_counter_reg_n_0_[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.154     7.150 r  ENGINE/grid_shadow[4][6][3]_i_2/O
                         net (fo=12, routed)          0.979     8.129    ENGINE/grid_shadow[4][6][3]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.327     8.456 r  ENGINE/fixed_mask[0][0]_i_51/O
                         net (fo=1, routed)           0.684     9.140    ENGINE/fixed_mask[0][0]_i_51_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  ENGINE/fixed_mask[0][0]_i_28/O
                         net (fo=1, routed)           0.669     9.933    ENGINE/fixed_mask[0][0]_i_28_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.057 r  ENGINE/fixed_mask[0][0]_i_8/O
                         net (fo=1, routed)           0.302    10.359    ENGINE/fixed_mask[0][0]_i_8_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  ENGINE/fixed_mask[0][0]_i_2/O
                         net (fo=81, routed)          1.107    11.590    ENGINE/fixed_mask[0][0]_i_2_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.714 r  ENGINE/fixed_mask[0][2]_i_1/O
                         net (fo=1, routed)           0.000    11.714    ENGINE/fixed_mask[0][2]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  ENGINE/fixed_mask_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444    14.785    ENGINE/CLK
    SLICE_X41Y38         FDRE                                         r  ENGINE/fixed_mask_reg[0][2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.029    14.967    ENGINE/fixed_mask_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 ENGINE/init_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/fixed_mask_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.433ns (21.576%)  route 5.209ns (78.424%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.547     5.068    ENGINE/CLK
    SLICE_X35Y27         FDRE                                         r  ENGINE/init_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  ENGINE/init_counter_reg[1]/Q
                         net (fo=101, routed)         1.472     6.996    ENGINE/init_counter_reg_n_0_[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I2_O)        0.154     7.150 r  ENGINE/grid_shadow[4][6][3]_i_2/O
                         net (fo=12, routed)          0.979     8.129    ENGINE/grid_shadow[4][6][3]_i_2_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.327     8.456 r  ENGINE/fixed_mask[0][0]_i_51/O
                         net (fo=1, routed)           0.684     9.140    ENGINE/fixed_mask[0][0]_i_51_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.264 r  ENGINE/fixed_mask[0][0]_i_28/O
                         net (fo=1, routed)           0.669     9.933    ENGINE/fixed_mask[0][0]_i_28_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.057 r  ENGINE/fixed_mask[0][0]_i_8/O
                         net (fo=1, routed)           0.302    10.359    ENGINE/fixed_mask[0][0]_i_8_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  ENGINE/fixed_mask[0][0]_i_2/O
                         net (fo=81, routed)          1.103    11.586    ENGINE/fixed_mask[0][0]_i_2_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124    11.710 r  ENGINE/fixed_mask[0][1]_i_1/O
                         net (fo=1, routed)           0.000    11.710    ENGINE/fixed_mask[0][1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  ENGINE/fixed_mask_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.442    14.783    ENGINE/CLK
    SLICE_X39Y38         FDRE                                         r  ENGINE/fixed_mask_reg[0][1]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.029    14.965    ENGINE/fixed_mask_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 ENGINE/init_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_shadow_reg[3][1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 0.952ns (14.669%)  route 5.538ns (85.331%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.547     5.068    ENGINE/CLK
    SLICE_X35Y27         FDRE                                         r  ENGINE/init_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  ENGINE/init_counter_reg[1]/Q
                         net (fo=101, routed)         1.472     6.996    ENGINE/init_counter_reg_n_0_[1]
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.120 r  ENGINE/grid_shadow[1][3][3]_i_2/O
                         net (fo=26, routed)          1.045     8.165    ENGINE/grid_shadow[1][3][3]_i_2_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.289 r  ENGINE/grid_shadow[0][0][2]_i_16/O
                         net (fo=1, routed)           0.878     9.168    ENGINE/grid_shadow[0][0][2]_i_16_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     9.292 r  ENGINE/grid_shadow[0][0][2]_i_4/O
                         net (fo=1, routed)           0.632     9.924    ENGINE/grid_shadow[0][0][2]_i_4_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  ENGINE/grid_shadow[0][0][2]_i_1/O
                         net (fo=81, routed)          1.510    11.558    ENGINE/grid_shadow[2]
    SLICE_X36Y46         FDRE                                         r  ENGINE/grid_shadow_reg[3][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445    14.786    ENGINE/CLK
    SLICE_X36Y46         FDRE                                         r  ENGINE/grid_shadow_reg[3][1][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.109    14.830    ENGINE/grid_shadow_reg[3][1][2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  3.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BTN_PUZ/signal_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puzzle_selector_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.553     1.436    BTN_PUZ/CLK
    SLICE_X28Y27         FDRE                                         r  BTN_PUZ/signal_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  BTN_PUZ/signal_prev_reg/Q
                         net (fo=2, routed)           0.086     1.663    BTN_PUZ/DEBOUNCER/signal_prev
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.048     1.711 r  BTN_PUZ/DEBOUNCER/puzzle_selector[1]_i_1/O
                         net (fo=1, routed)           0.000     1.711    BTN_PUZ_n_0
    SLICE_X29Y27         FDRE                                         r  puzzle_selector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  puzzle_selector_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.107     1.556    puzzle_selector_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 BTN_PUZ/signal_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puzzle_selector_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.553     1.436    BTN_PUZ/CLK
    SLICE_X28Y27         FDRE                                         r  BTN_PUZ/signal_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  BTN_PUZ/signal_prev_reg/Q
                         net (fo=2, routed)           0.086     1.663    BTN_PUZ/DEBOUNCER/signal_prev
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.708 r  BTN_PUZ/DEBOUNCER/puzzle_selector[0]_i_1/O
                         net (fo=1, routed)           0.000     1.708    BTN_PUZ_n_1
    SLICE_X29Y27         FDRE                                         r  puzzle_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  puzzle_selector_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.091     1.540    puzzle_selector_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 KBD_HOST/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KBD_HOST/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.553     1.436    KBD_HOST/CLK
    SLICE_X32Y22         FDRE                                         r  KBD_HOST/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  KBD_HOST/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.113     1.690    KBD_HOST/shift_reg[4]
    SLICE_X31Y23         FDRE                                         r  KBD_HOST/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X31Y23         FDRE                                         r  KBD_HOST/rx_data_reg[3]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.070     1.517    KBD_HOST/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 KBD_HOST/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KBD_HOST/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.668%)  route 0.122ns (46.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.553     1.436    KBD_HOST/CLK
    SLICE_X32Y22         FDRE                                         r  KBD_HOST/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  KBD_HOST/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     1.699    KBD_HOST/shift_reg[6]
    SLICE_X32Y23         FDRE                                         r  KBD_HOST/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X32Y23         FDRE                                         r  KBD_HOST/rx_data_reg[5]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.071     1.518    KBD_HOST/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 KBD_HOST/ps2_data_sync_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KBD_HOST/shift_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.268%)  route 0.132ns (50.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.551     1.434    KBD_HOST/CLK
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_data_sync_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  KBD_HOST/ps2_data_sync_2_reg/Q
                         net (fo=3, routed)           0.132     1.694    KBD_HOST/ps2_data_sync_2
    SLICE_X30Y23         SRL16E                                       r  KBD_HOST/shift_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X30Y23         SRL16E                                       r  KBD_HOST/shift_reg_reg[9]_srl2/CLK
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.511    KBD_HOST/shift_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 KBD_HOST/ps2_clk_sync_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KBD_HOST/ps2_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.551     1.434    KBD_HOST/CLK
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_clk_sync_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  KBD_HOST/ps2_clk_sync_2_reg/Q
                         net (fo=5, routed)           0.125     1.700    KBD_HOST/ps2_clk_sync_2
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_clk_prev_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.070     1.504    KBD_HOST/ps2_clk_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ENGINE/check_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/check_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    ENGINE/CLK
    SLICE_X33Y25         FDRE                                         r  ENGINE/check_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  ENGINE/check_counter_reg[3]/Q
                         net (fo=4, routed)           0.068     1.629    ENGINE/check_counter_reg_n_0_[3]
    SLICE_X33Y25         LUT6 (Prop_lut6_I3_O)        0.099     1.728 r  ENGINE/check_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.728    ENGINE/check_counter[4]
    SLICE_X33Y25         FDRE                                         r  ENGINE/check_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.816     1.943    ENGINE/CLK
    SLICE_X33Y25         FDRE                                         r  ENGINE/check_counter_reg[4]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.092     1.525    ENGINE/check_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 KBD_HOST/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KBD_HOST/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.088%)  route 0.125ns (46.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.553     1.436    KBD_HOST/CLK
    SLICE_X33Y22         FDRE                                         r  KBD_HOST/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  KBD_HOST/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.125     1.702    KBD_HOST/shift_reg[3]
    SLICE_X32Y23         FDRE                                         r  KBD_HOST/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X32Y23         FDRE                                         r  KBD_HOST/rx_data_reg[2]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.047     1.494    KBD_HOST/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 BTN_PUZ/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN_PUZ/signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.038%)  route 0.153ns (51.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.551     1.434    BTN_PUZ/DEBOUNCER/CLK
    SLICE_X28Y26         FDRE                                         r  BTN_PUZ/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  BTN_PUZ/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=5, routed)           0.153     1.728    BTN_PUZ/conditioned_signal
    SLICE_X28Y27         FDRE                                         r  BTN_PUZ/signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.820     1.947    BTN_PUZ/CLK
    SLICE_X28Y27         FDRE                                         r  BTN_PUZ/signal_prev_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.070     1.519    BTN_PUZ/signal_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 KBD_HOST/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KBD_HOST/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.858%)  route 0.126ns (47.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.553     1.436    KBD_HOST/CLK
    SLICE_X33Y22         FDRE                                         r  KBD_HOST/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  KBD_HOST/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.126     1.703    KBD_HOST/shift_reg[2]
    SLICE_X32Y23         FDRE                                         r  KBD_HOST/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X32Y23         FDRE                                         r  KBD_HOST/rx_data_reg[1]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.047     1.494    KBD_HOST/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y27   puzzle_selector_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y27   puzzle_selector_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y27   BTN_PUZ/signal_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y26   BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y26   BTN_PUZ/DEBOUNCER/conditionedSignal_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y28   BTN_PUZ/DEBOUNCER/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y30   BTN_PUZ/DEBOUNCER/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y30   BTN_PUZ/DEBOUNCER/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y31   BTN_PUZ/DEBOUNCER/counter_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y23   KBD_HOST/shift_reg_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y23   KBD_HOST/shift_reg_reg[9]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y27   BTN_PUZ/signal_prev_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y27   BTN_PUZ/signal_prev_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y26   BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y26   BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y23   KBD_HOST/shift_reg_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y23   KBD_HOST/shift_reg_reg[9]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y27   puzzle_selector_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y27   BTN_PUZ/signal_prev_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y27   BTN_PUZ/signal_prev_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y26   BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y26   BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.017ns  (logic 13.757ns (31.255%)  route 30.259ns (68.745%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.000    36.827    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.124    36.951 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.451    41.402    vgaGreen_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         2.614    44.017 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.017    vgaRed[3]
    L1                                                                r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.939ns  (logic 13.739ns (31.269%)  route 30.199ns (68.731%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.835    36.662    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    36.786 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.556    41.342    vgaGreen_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.596    43.939 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.939    vgaRed[2]
    J3                                                                r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.804ns  (logic 13.748ns (31.386%)  route 30.056ns (68.614%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.000    36.827    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.124    36.951 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.247    41.199    vgaGreen_OBUF[3]
    M3                   OBUF (Prop_obuf_I_O)         2.605    43.804 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.804    vgaGreen[3]
    M3                                                                r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.750ns  (logic 13.942ns (31.868%)  route 29.808ns (68.132%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.590    36.417    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.118    36.535 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.410    40.945    vgaGreen_OBUF[1]
    K3                   OBUF (Prop_obuf_I_O)         2.805    43.750 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.750    vgaRed[1]
    K3                                                                r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.693ns  (logic 13.743ns (31.454%)  route 29.950ns (68.546%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.658    32.278    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.594 f  VGA/vgaBlue_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.968    33.561    VGA/vgaBlue_OBUF[2]_inst_i_11_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I3_O)        0.124    33.685 f  VGA/vgaBlue_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    33.685    VGA/vgaBlue_OBUF[2]_inst_i_7_n_0
    SLICE_X39Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    33.897 f  VGA/vgaBlue_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.093    34.990    VGA/DRAW/font_bits[7]
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.299    35.289 r  VGA/vgaBlue_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.709    35.998    VGA/vgaBlue_OBUF[2]_inst_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I3_O)        0.124    36.122 f  VGA/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.798    36.921    VGA/vgaBlue_OBUF[2]_inst_i_3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I3_O)        0.124    37.045 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.048    41.093    vgaBlue_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         2.600    43.693 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.693    vgaBlue[2]
    N3                                                                r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.559ns  (logic 13.943ns (32.010%)  route 29.616ns (67.990%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.590    36.417    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.118    36.535 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.217    40.753    vgaGreen_OBUF[1]
    M1                   OBUF (Prop_obuf_I_O)         2.806    43.559 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.559    vgaGreen[1]
    M1                                                                r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.477ns  (logic 13.747ns (31.620%)  route 29.730ns (68.380%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.835    36.662    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    36.786 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.087    40.873    vgaGreen_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         2.604    43.477 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.477    vgaGreen[2]
    M2                                                                r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.476ns  (logic 13.739ns (31.602%)  route 29.737ns (68.398%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.590    36.417    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.124    36.541 r  VGA/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.338    40.880    vgaGreen_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         2.596    43.476 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.476    vgaRed[0]
    L3                                                                r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.198ns  (logic 13.745ns (31.818%)  route 29.453ns (68.182%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.590    36.417    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.124    36.541 r  VGA/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.055    40.596    vgaGreen_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         2.602    43.198 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.198    vgaGreen[0]
    N2                                                                r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.179ns  (logic 13.754ns (31.854%)  route 29.425ns (68.146%))
  Logic Levels:           37  (CARRY4=13 FDCE=1 LUT2=3 LUT3=4 LUT4=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.653     0.653 r  VGA/h_count_reg[7]/Q
                         net (fo=94, routed)          0.899     1.552    VGA/h_count[7]
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.324     1.876 f  VGA/vgaRed_OBUF[3]_inst_i_99/O
                         net (fo=12, routed)          1.255     3.131    VGA/vgaRed_OBUF[3]_inst_i_99_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.331     3.462 r  VGA/vgaRed_OBUF[2]_inst_i_413/O
                         net (fo=3, routed)           1.103     4.565    VGA/vgaRed_OBUF[2]_inst_i_413_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I1_O)        0.153     4.718 f  VGA/vgaRed_OBUF[2]_inst_i_220/O
                         net (fo=58, routed)          1.836     6.554    VGA/vgaRed_OBUF[2]_inst_i_220_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.325     6.879 r  VGA/vgaRed_OBUF[2]_inst_i_417/O
                         net (fo=8, routed)           1.576     8.455    VGA/vgaRed_OBUF[2]_inst_i_417_n_0
    SLICE_X57Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.781 r  VGA/vgaRed_OBUF[2]_inst_i_719/O
                         net (fo=1, routed)           0.000     8.781    VGA/vgaRed_OBUF[2]_inst_i_719_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.182 r  VGA/vgaRed_OBUF[2]_inst_i_577/CO[3]
                         net (fo=1, routed)           0.009     9.191    VGA/vgaRed_OBUF[2]_inst_i_577_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.305 r  VGA/vgaRed_OBUF[2]_inst_i_393/CO[3]
                         net (fo=44, routed)          1.940    11.245    VGA/vgaRed_OBUF[2]_inst_i_393_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.825 r  VGA/vgaRed_OBUF[2]_inst_i_432/CO[3]
                         net (fo=6, routed)           0.680    12.505    VGA/vgaRed_OBUF[2]_inst_i_432_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.103 r  VGA/vgaBlue_OBUF[3]_inst_i_35/O[1]
                         net (fo=3, routed)           0.983    14.086    VGA/vgaBlue_OBUF[3]_inst_i_35_n_6
    SLICE_X61Y31         LUT2 (Prop_lut2_I1_O)        0.303    14.389 r  VGA/vgaBlue_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.000    14.389    VGA/vgaBlue_OBUF[3]_inst_i_38_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.921 r  VGA/vgaBlue_OBUF[3]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.921    VGA/vgaBlue_OBUF[3]_inst_i_23_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.035 r  VGA/vgaRed_OBUF[2]_inst_i_700/CO[3]
                         net (fo=1, routed)           0.000    15.035    VGA/vgaRed_OBUF[2]_inst_i_700_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.149 r  VGA/vgaRed_OBUF[2]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    15.149    VGA/vgaRed_OBUF[2]_inst_i_551_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.483 r  VGA/vgaRed_OBUF[2]_inst_i_364/O[1]
                         net (fo=3, routed)           0.409    15.892    VGA/vgaRed_OBUF[2]_inst_i_364_n_6
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.297    16.189 r  VGA/vgaRed_OBUF[2]_inst_i_366/O
                         net (fo=2, routed)           0.777    16.966    VGA/vgaRed_OBUF[2]_inst_i_366_n_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.352    17.318 r  VGA/vgaRed_OBUF[2]_inst_i_190/O
                         net (fo=2, routed)           0.659    17.977    VGA/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.326    18.303 r  VGA/vgaRed_OBUF[2]_inst_i_194/O
                         net (fo=1, routed)           0.000    18.303    VGA/vgaRed_OBUF[2]_inst_i_194_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.835 r  VGA/vgaRed_OBUF[2]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000    18.835    VGA/vgaRed_OBUF[2]_inst_i_95_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.169 r  VGA/vgaRed_OBUF[2]_inst_i_37/O[1]
                         net (fo=3, routed)           1.218    20.387    VGA/vgaRed_OBUF[2]_inst_i_37_n_6
    SLICE_X57Y34         LUT2 (Prop_lut2_I0_O)        0.303    20.690 r  VGA/vgaRed_OBUF[2]_inst_i_96/O
                         net (fo=1, routed)           0.000    20.690    VGA/vgaRed_OBUF[2]_inst_i_96_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.091 r  VGA/vgaRed_OBUF[2]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.091    VGA/vgaRed_OBUF[2]_inst_i_36_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.425 r  VGA/vgaRed_OBUF[2]_inst_i_18/O[1]
                         net (fo=3, routed)           0.830    22.256    VGA/vgaRed_OBUF[2]_inst_i_18_n_6
    SLICE_X55Y35         LUT3 (Prop_lut3_I2_O)        0.303    22.559 r  VGA/vgaRed_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    22.559    VGA/vgaRed_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.109 r  VGA/vgaRed_OBUF[2]_inst_i_17/CO[3]
                         net (fo=4, routed)           1.130    24.238    VGA/vgaRed_OBUF[2]_inst_i_17_n_0
    SLICE_X54Y34         LUT5 (Prop_lut5_I1_O)        0.124    24.362 r  VGA/vgaRed_OBUF[2]_inst_i_14/O
                         net (fo=48, routed)          3.925    28.287    ENGINE/vgaBlue_OBUF[3]_inst_i_2_1
    SLICE_X32Y44         MUXF7 (Prop_muxf7_S_O)       0.276    28.563 r  ENGINE/vgaRed_OBUF[3]_inst_i_341/O
                         net (fo=1, routed)           0.447    29.010    ENGINE/vgaRed_OBUF[3]_inst_i_341_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.299    29.309 r  ENGINE/vgaRed_OBUF[3]_inst_i_225/O
                         net (fo=1, routed)           0.000    29.309    ENGINE/vgaRed_OBUF[3]_inst_i_225_n_0
    SLICE_X32Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    29.526 r  ENGINE/vgaRed_OBUF[3]_inst_i_162/O
                         net (fo=1, routed)           0.000    29.526    ENGINE/vgaRed_OBUF[3]_inst_i_162_n_0
    SLICE_X32Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    29.620 r  ENGINE/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=18, routed)          2.632    32.252    VGA/vgaRed_OBUF[3]_inst_i_87_2
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.316    32.568 r  VGA/vgaRed_OBUF[3]_inst_i_104/O
                         net (fo=1, routed)           0.650    33.218    VGA/vgaRed_OBUF[3]_inst_i_104_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.124    33.342 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    33.342    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    33.554 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    34.794    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    35.093 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    35.704    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    35.828 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.760    36.587    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I3_O)        0.124    36.711 r  VGA/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.856    40.568    vgaBlue_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         2.611    43.179 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.179    vgaBlue[1]
    P3                                                                r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.240ns (62.389%)  route 0.145ns (37.611%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[5]/C
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  VGA/h_count_reg[5]/Q
                         net (fo=19, routed)          0.145     0.340    VGA/h_count[5]
    SLICE_X54Y22         LUT3 (Prop_lut3_I1_O)        0.045     0.385 r  VGA/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.385    VGA/h_count_0[6]
    SLICE_X54Y22         FDCE                                         r  VGA/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.243ns (62.680%)  route 0.145ns (37.320%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[5]/C
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  VGA/h_count_reg[5]/Q
                         net (fo=19, routed)          0.145     0.340    VGA/h_count[5]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.048     0.388 r  VGA/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.388    VGA/h_count_0[7]
    SLICE_X54Y22         FDCE                                         r  VGA/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.240ns (61.747%)  route 0.149ns (38.253%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[5]/C
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  VGA/h_count_reg[5]/Q
                         net (fo=19, routed)          0.149     0.344    VGA/h_count[5]
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.389 r  VGA/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.389    VGA/h_count_0[9]
    SLICE_X54Y22         FDCE                                         r  VGA/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.263ns (64.610%)  route 0.144ns (35.390%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDCE                         0.000     0.000 r  VGA/h_count_reg[6]/C
    SLICE_X54Y22         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  VGA/h_count_reg[6]/Q
                         net (fo=12, routed)          0.144     0.362    VGA/h_count[6]
    SLICE_X55Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.407 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.407    VGA/h_count_0[5]
    SLICE_X55Y22         FDCE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.263ns (61.889%)  route 0.162ns (38.111%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  VGA/h_count_reg[2]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  VGA/h_count_reg[2]/Q
                         net (fo=52, routed)          0.162     0.380    VGA/h_count[2]
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.425    VGA/h_count_0[4]
    SLICE_X54Y21         FDCE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.263ns (59.079%)  route 0.182ns (40.921%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  VGA/h_count_reg[1]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  VGA/h_count_reg[1]/Q
                         net (fo=33, routed)          0.182     0.400    VGA/h_count[1]
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.445 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.445    VGA/h_count_0[2]
    SLICE_X54Y21         FDCE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.266ns (59.353%)  route 0.182ns (40.647%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE                         0.000     0.000 r  VGA/h_count_reg[1]/C
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.218     0.218 r  VGA/h_count_reg[1]/Q
                         net (fo=33, routed)          0.182     0.400    VGA/h_count[1]
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.048     0.448 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.448    VGA/h_count_0[3]
    SLICE_X54Y21         FDCE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.240ns (52.804%)  route 0.215ns (47.196%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  VGA/v_count_reg[5]/Q
                         net (fo=28, routed)          0.215     0.410    VGA/v_count[5]
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.045     0.455 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.455    VGA/v_count[5]_i_1_n_0
    SLICE_X51Y23         FDCE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.240ns (52.573%)  route 0.217ns (47.427%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE                         0.000     0.000 r  VGA/v_count_reg[5]/C
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.195     0.195 r  VGA/v_count_reg[5]/Q
                         net (fo=28, routed)          0.217     0.412    VGA/v_count[5]
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.457 r  VGA/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.457    VGA/v_count[8]_i_1_n_0
    SLICE_X51Y23         FDCE                                         r  VGA/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.263ns (56.856%)  route 0.200ns (43.144%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.218     0.218 f  VGA/v_count_reg[0]/Q
                         net (fo=22, routed)          0.200     0.418    VGA/v_count[0]
    SLICE_X50Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.463 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.463    VGA/v_count[0]_i_1_n_0
    SLICE_X50Y21         FDCE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/cur_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.487ns  (logic 11.761ns (33.143%)  route 23.726ns (66.857%))
  Logic Levels:           31  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.557     5.078    ENGINE/CLK
    SLICE_X36Y33         FDRE                                         r  ENGINE/cur_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  ENGINE/cur_x_reg[3]/Q
                         net (fo=60, routed)          2.672     8.207    ENGINE/cur_x_reg[3]_0[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.357 r  ENGINE/LED_BCD1_carry_i_102/O
                         net (fo=16, routed)          1.929    10.286    ENGINE/LED_BCD1_carry_i_102_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.354    10.640 r  ENGINE/LED_BCD1_carry_i_90/O
                         net (fo=4, routed)           1.027    11.667    ENGINE/LED_BCD1_carry_i_90_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.993 r  ENGINE/LED_BCD1_carry__0_i_92/O
                         net (fo=1, routed)           0.579    12.572    ENGINE/LED_BCD1_carry__0_i_92_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.696 r  ENGINE/LED_BCD1_carry__0_i_58/O
                         net (fo=1, routed)           1.084    13.779    ENGINE/LED_BCD1_carry__0_i_58_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  ENGINE/LED_BCD1_carry__0_i_17/O
                         net (fo=1, routed)           0.910    14.813    ENGINE/LED_BCD1_carry__0_i_17_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.937 r  ENGINE/LED_BCD1_carry__0_i_2/O
                         net (fo=20, routed)          2.065    17.002    ENGINE/engine_val[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.126 r  ENGINE/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.126    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.676 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    17.677    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.791    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.905    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__2/O[1]
                         net (fo=6, routed)           0.924    19.162    DISP/SEG_DRIVER/cur_y_reg[3]_1[1]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.303    19.465 r  DISP/SEG_DRIVER/i___21_carry_i_1/O
                         net (fo=1, routed)           0.552    20.017    DISP/SEG_DRIVER/i___21_carry_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.402 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000    20.402    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.736 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry__0/O[1]
                         net (fo=1, routed)           0.947    21.683    ENGINE/LED_BCD1_inferred__0/i___37_carry_0[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.303    21.986 r  ENGINE/i___37_carry_i_3/O
                         net (fo=1, routed)           0.000    21.986    DISP/SEG_DRIVER/i___46_carry__0_i_1_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.241 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___37_carry/O[3]
                         net (fo=1, routed)           0.986    23.226    ENGINE/LED_BCD1_inferred__0/i___46_carry__1[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.307    23.533 r  ENGINE/i___46_carry__1_i_1/O
                         net (fo=1, routed)           0.000    23.533    DISP/SEG_DRIVER/i__carry__1_i_2[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    23.783 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___46_carry__1/O[2]
                         net (fo=7, routed)           0.987    24.770    ENGINE/LED_BCD0_inferred__1/i__carry__1[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.329    25.099 r  ENGINE/i__carry_i_5/O
                         net (fo=14, routed)          1.012    26.112    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.332    26.444 r  DISP/SEG_DRIVER/i__carry__0_i_10/O
                         net (fo=4, routed)           0.606    27.049    ENGINE/LED_BCD0_inferred__1/i___22_carry__0_2
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124    27.173 r  ENGINE/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.173    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1_1[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.574 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.574    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.908 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=17, routed)          0.859    28.768    ENGINE/LED_BCD0_inferred__1/i___22_carry__0[1]
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.303    29.071 r  ENGINE/i___22_carry__0_i_3/O
                         net (fo=1, routed)           0.587    29.658    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_30[1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.178 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i___22_carry__0/CO[3]
                         net (fo=3, routed)           0.632    30.809    ENGINE/seg_OBUF[6]_inst_i_15_0[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.933 r  ENGINE/seg_OBUF[6]_inst_i_30/O
                         net (fo=4, routed)           0.410    31.343    ENGINE/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ENGINE/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.311    31.778    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.902 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452    32.354    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124    32.478 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.736    33.214    ENGINE/seg[0][0]
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.153    33.367 r  ENGINE/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.460    36.827    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    40.566 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.566    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/cur_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.308ns  (logic 11.523ns (32.636%)  route 23.785ns (67.364%))
  Logic Levels:           31  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.557     5.078    ENGINE/CLK
    SLICE_X36Y33         FDRE                                         r  ENGINE/cur_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  ENGINE/cur_x_reg[3]/Q
                         net (fo=60, routed)          2.672     8.207    ENGINE/cur_x_reg[3]_0[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.357 r  ENGINE/LED_BCD1_carry_i_102/O
                         net (fo=16, routed)          1.929    10.286    ENGINE/LED_BCD1_carry_i_102_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.354    10.640 r  ENGINE/LED_BCD1_carry_i_90/O
                         net (fo=4, routed)           1.027    11.667    ENGINE/LED_BCD1_carry_i_90_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.993 r  ENGINE/LED_BCD1_carry__0_i_92/O
                         net (fo=1, routed)           0.579    12.572    ENGINE/LED_BCD1_carry__0_i_92_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.696 r  ENGINE/LED_BCD1_carry__0_i_58/O
                         net (fo=1, routed)           1.084    13.779    ENGINE/LED_BCD1_carry__0_i_58_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  ENGINE/LED_BCD1_carry__0_i_17/O
                         net (fo=1, routed)           0.910    14.813    ENGINE/LED_BCD1_carry__0_i_17_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.937 r  ENGINE/LED_BCD1_carry__0_i_2/O
                         net (fo=20, routed)          2.065    17.002    ENGINE/engine_val[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.126 r  ENGINE/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.126    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.676 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    17.677    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.791    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.905    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__2/O[1]
                         net (fo=6, routed)           0.924    19.162    DISP/SEG_DRIVER/cur_y_reg[3]_1[1]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.303    19.465 r  DISP/SEG_DRIVER/i___21_carry_i_1/O
                         net (fo=1, routed)           0.552    20.017    DISP/SEG_DRIVER/i___21_carry_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.402 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000    20.402    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.736 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry__0/O[1]
                         net (fo=1, routed)           0.947    21.683    ENGINE/LED_BCD1_inferred__0/i___37_carry_0[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.303    21.986 r  ENGINE/i___37_carry_i_3/O
                         net (fo=1, routed)           0.000    21.986    DISP/SEG_DRIVER/i___46_carry__0_i_1_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.241 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___37_carry/O[3]
                         net (fo=1, routed)           0.986    23.226    ENGINE/LED_BCD1_inferred__0/i___46_carry__1[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.307    23.533 r  ENGINE/i___46_carry__1_i_1/O
                         net (fo=1, routed)           0.000    23.533    DISP/SEG_DRIVER/i__carry__1_i_2[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    23.783 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___46_carry__1/O[2]
                         net (fo=7, routed)           0.987    24.770    ENGINE/LED_BCD0_inferred__1/i__carry__1[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.329    25.099 r  ENGINE/i__carry_i_5/O
                         net (fo=14, routed)          1.012    26.112    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.332    26.444 r  DISP/SEG_DRIVER/i__carry__0_i_10/O
                         net (fo=4, routed)           0.606    27.049    ENGINE/LED_BCD0_inferred__1/i___22_carry__0_2
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124    27.173 r  ENGINE/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.173    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1_1[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.574 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.574    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.908 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=17, routed)          0.859    28.768    ENGINE/LED_BCD0_inferred__1/i___22_carry__0[1]
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.303    29.071 r  ENGINE/i___22_carry__0_i_3/O
                         net (fo=1, routed)           0.587    29.658    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_30[1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.178 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i___22_carry__0/CO[3]
                         net (fo=3, routed)           0.632    30.809    ENGINE/seg_OBUF[6]_inst_i_15_0[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.933 r  ENGINE/seg_OBUF[6]_inst_i_30/O
                         net (fo=4, routed)           0.410    31.343    ENGINE/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.467 f  ENGINE/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.311    31.778    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.902 f  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452    32.354    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124    32.478 f  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.189    33.667    ENGINE/seg[0][0]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124    33.791 r  ENGINE/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.066    36.857    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    40.386 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.386    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/cur_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.302ns  (logic 11.731ns (33.230%)  route 23.571ns (66.770%))
  Logic Levels:           31  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.557     5.078    ENGINE/CLK
    SLICE_X36Y33         FDRE                                         r  ENGINE/cur_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  ENGINE/cur_x_reg[3]/Q
                         net (fo=60, routed)          2.672     8.207    ENGINE/cur_x_reg[3]_0[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.357 r  ENGINE/LED_BCD1_carry_i_102/O
                         net (fo=16, routed)          1.929    10.286    ENGINE/LED_BCD1_carry_i_102_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.354    10.640 r  ENGINE/LED_BCD1_carry_i_90/O
                         net (fo=4, routed)           1.027    11.667    ENGINE/LED_BCD1_carry_i_90_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.993 r  ENGINE/LED_BCD1_carry__0_i_92/O
                         net (fo=1, routed)           0.579    12.572    ENGINE/LED_BCD1_carry__0_i_92_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.696 r  ENGINE/LED_BCD1_carry__0_i_58/O
                         net (fo=1, routed)           1.084    13.779    ENGINE/LED_BCD1_carry__0_i_58_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  ENGINE/LED_BCD1_carry__0_i_17/O
                         net (fo=1, routed)           0.910    14.813    ENGINE/LED_BCD1_carry__0_i_17_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.937 r  ENGINE/LED_BCD1_carry__0_i_2/O
                         net (fo=20, routed)          2.065    17.002    ENGINE/engine_val[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.126 r  ENGINE/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.126    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.676 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    17.677    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.791    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.905    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__2/O[1]
                         net (fo=6, routed)           0.924    19.162    DISP/SEG_DRIVER/cur_y_reg[3]_1[1]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.303    19.465 r  DISP/SEG_DRIVER/i___21_carry_i_1/O
                         net (fo=1, routed)           0.552    20.017    DISP/SEG_DRIVER/i___21_carry_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.402 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000    20.402    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.736 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry__0/O[1]
                         net (fo=1, routed)           0.947    21.683    ENGINE/LED_BCD1_inferred__0/i___37_carry_0[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.303    21.986 r  ENGINE/i___37_carry_i_3/O
                         net (fo=1, routed)           0.000    21.986    DISP/SEG_DRIVER/i___46_carry__0_i_1_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.241 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___37_carry/O[3]
                         net (fo=1, routed)           0.986    23.226    ENGINE/LED_BCD1_inferred__0/i___46_carry__1[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.307    23.533 r  ENGINE/i___46_carry__1_i_1/O
                         net (fo=1, routed)           0.000    23.533    DISP/SEG_DRIVER/i__carry__1_i_2[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    23.783 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___46_carry__1/O[2]
                         net (fo=7, routed)           0.987    24.770    ENGINE/LED_BCD0_inferred__1/i__carry__1[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.329    25.099 r  ENGINE/i__carry_i_5/O
                         net (fo=14, routed)          1.012    26.112    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.332    26.444 r  DISP/SEG_DRIVER/i__carry__0_i_10/O
                         net (fo=4, routed)           0.606    27.049    ENGINE/LED_BCD0_inferred__1/i___22_carry__0_2
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124    27.173 r  ENGINE/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.173    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1_1[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.574 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.574    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.908 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=17, routed)          0.859    28.768    ENGINE/LED_BCD0_inferred__1/i___22_carry__0[1]
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.303    29.071 r  ENGINE/i___22_carry__0_i_3/O
                         net (fo=1, routed)           0.587    29.658    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_30[1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.178 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i___22_carry__0/CO[3]
                         net (fo=3, routed)           0.632    30.809    ENGINE/seg_OBUF[6]_inst_i_15_0[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.933 r  ENGINE/seg_OBUF[6]_inst_i_30/O
                         net (fo=4, routed)           0.410    31.343    ENGINE/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.467 f  ENGINE/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.311    31.778    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.902 f  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452    32.354    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124    32.478 f  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.786    33.264    ENGINE/seg[0][0]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.117    33.381 r  ENGINE/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.256    36.636    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    40.380 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.380    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/cur_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.241ns  (logic 11.725ns (33.272%)  route 23.516ns (66.728%))
  Logic Levels:           31  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.557     5.078    ENGINE/CLK
    SLICE_X36Y33         FDRE                                         r  ENGINE/cur_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  ENGINE/cur_x_reg[3]/Q
                         net (fo=60, routed)          2.672     8.207    ENGINE/cur_x_reg[3]_0[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.357 r  ENGINE/LED_BCD1_carry_i_102/O
                         net (fo=16, routed)          1.929    10.286    ENGINE/LED_BCD1_carry_i_102_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.354    10.640 r  ENGINE/LED_BCD1_carry_i_90/O
                         net (fo=4, routed)           1.027    11.667    ENGINE/LED_BCD1_carry_i_90_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.993 r  ENGINE/LED_BCD1_carry__0_i_92/O
                         net (fo=1, routed)           0.579    12.572    ENGINE/LED_BCD1_carry__0_i_92_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.696 r  ENGINE/LED_BCD1_carry__0_i_58/O
                         net (fo=1, routed)           1.084    13.779    ENGINE/LED_BCD1_carry__0_i_58_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  ENGINE/LED_BCD1_carry__0_i_17/O
                         net (fo=1, routed)           0.910    14.813    ENGINE/LED_BCD1_carry__0_i_17_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.937 r  ENGINE/LED_BCD1_carry__0_i_2/O
                         net (fo=20, routed)          2.065    17.002    ENGINE/engine_val[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.126 r  ENGINE/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.126    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.676 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    17.677    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.791    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.905    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__2/O[1]
                         net (fo=6, routed)           0.924    19.162    DISP/SEG_DRIVER/cur_y_reg[3]_1[1]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.303    19.465 r  DISP/SEG_DRIVER/i___21_carry_i_1/O
                         net (fo=1, routed)           0.552    20.017    DISP/SEG_DRIVER/i___21_carry_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.402 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000    20.402    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.736 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry__0/O[1]
                         net (fo=1, routed)           0.947    21.683    ENGINE/LED_BCD1_inferred__0/i___37_carry_0[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.303    21.986 r  ENGINE/i___37_carry_i_3/O
                         net (fo=1, routed)           0.000    21.986    DISP/SEG_DRIVER/i___46_carry__0_i_1_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.241 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___37_carry/O[3]
                         net (fo=1, routed)           0.986    23.226    ENGINE/LED_BCD1_inferred__0/i___46_carry__1[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.307    23.533 r  ENGINE/i___46_carry__1_i_1/O
                         net (fo=1, routed)           0.000    23.533    DISP/SEG_DRIVER/i__carry__1_i_2[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    23.783 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___46_carry__1/O[2]
                         net (fo=7, routed)           0.987    24.770    ENGINE/LED_BCD0_inferred__1/i__carry__1[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.329    25.099 r  ENGINE/i__carry_i_5/O
                         net (fo=14, routed)          1.012    26.112    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.332    26.444 r  DISP/SEG_DRIVER/i__carry__0_i_10/O
                         net (fo=4, routed)           0.606    27.049    ENGINE/LED_BCD0_inferred__1/i___22_carry__0_2
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124    27.173 r  ENGINE/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.173    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1_1[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.574 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.574    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.908 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=17, routed)          0.859    28.768    ENGINE/LED_BCD0_inferred__1/i___22_carry__0[1]
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.303    29.071 r  ENGINE/i___22_carry__0_i_3/O
                         net (fo=1, routed)           0.587    29.658    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_30[1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.178 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i___22_carry__0/CO[3]
                         net (fo=3, routed)           0.632    30.809    ENGINE/seg_OBUF[6]_inst_i_15_0[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.933 r  ENGINE/seg_OBUF[6]_inst_i_30/O
                         net (fo=4, routed)           0.410    31.343    ENGINE/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ENGINE/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.311    31.778    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.902 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452    32.354    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124    32.478 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.775    33.253    ENGINE/seg[0][0]
    SLICE_X46Y45         LUT4 (Prop_lut4_I3_O)        0.116    33.369 r  ENGINE/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.211    36.580    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    40.319 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.319    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/cur_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.037ns  (logic 11.498ns (32.818%)  route 23.538ns (67.182%))
  Logic Levels:           31  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.557     5.078    ENGINE/CLK
    SLICE_X36Y33         FDRE                                         r  ENGINE/cur_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  ENGINE/cur_x_reg[3]/Q
                         net (fo=60, routed)          2.672     8.207    ENGINE/cur_x_reg[3]_0[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.357 r  ENGINE/LED_BCD1_carry_i_102/O
                         net (fo=16, routed)          1.929    10.286    ENGINE/LED_BCD1_carry_i_102_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.354    10.640 r  ENGINE/LED_BCD1_carry_i_90/O
                         net (fo=4, routed)           1.027    11.667    ENGINE/LED_BCD1_carry_i_90_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.993 r  ENGINE/LED_BCD1_carry__0_i_92/O
                         net (fo=1, routed)           0.579    12.572    ENGINE/LED_BCD1_carry__0_i_92_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.696 r  ENGINE/LED_BCD1_carry__0_i_58/O
                         net (fo=1, routed)           1.084    13.779    ENGINE/LED_BCD1_carry__0_i_58_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  ENGINE/LED_BCD1_carry__0_i_17/O
                         net (fo=1, routed)           0.910    14.813    ENGINE/LED_BCD1_carry__0_i_17_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.937 r  ENGINE/LED_BCD1_carry__0_i_2/O
                         net (fo=20, routed)          2.065    17.002    ENGINE/engine_val[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.126 r  ENGINE/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.126    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.676 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    17.677    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.791    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.905    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__2/O[1]
                         net (fo=6, routed)           0.924    19.162    DISP/SEG_DRIVER/cur_y_reg[3]_1[1]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.303    19.465 r  DISP/SEG_DRIVER/i___21_carry_i_1/O
                         net (fo=1, routed)           0.552    20.017    DISP/SEG_DRIVER/i___21_carry_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.402 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000    20.402    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.736 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry__0/O[1]
                         net (fo=1, routed)           0.947    21.683    ENGINE/LED_BCD1_inferred__0/i___37_carry_0[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.303    21.986 r  ENGINE/i___37_carry_i_3/O
                         net (fo=1, routed)           0.000    21.986    DISP/SEG_DRIVER/i___46_carry__0_i_1_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.241 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___37_carry/O[3]
                         net (fo=1, routed)           0.986    23.226    ENGINE/LED_BCD1_inferred__0/i___46_carry__1[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.307    23.533 r  ENGINE/i___46_carry__1_i_1/O
                         net (fo=1, routed)           0.000    23.533    DISP/SEG_DRIVER/i__carry__1_i_2[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    23.783 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___46_carry__1/O[2]
                         net (fo=7, routed)           0.987    24.770    ENGINE/LED_BCD0_inferred__1/i__carry__1[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.329    25.099 r  ENGINE/i__carry_i_5/O
                         net (fo=14, routed)          1.012    26.112    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.332    26.444 r  DISP/SEG_DRIVER/i__carry__0_i_10/O
                         net (fo=4, routed)           0.606    27.049    ENGINE/LED_BCD0_inferred__1/i___22_carry__0_2
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124    27.173 r  ENGINE/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.173    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1_1[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.574 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.574    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.908 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=17, routed)          0.859    28.768    ENGINE/LED_BCD0_inferred__1/i___22_carry__0[1]
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.303    29.071 r  ENGINE/i___22_carry__0_i_3/O
                         net (fo=1, routed)           0.587    29.658    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_30[1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.178 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i___22_carry__0/CO[3]
                         net (fo=3, routed)           0.632    30.809    ENGINE/seg_OBUF[6]_inst_i_15_0[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.933 r  ENGINE/seg_OBUF[6]_inst_i_30/O
                         net (fo=4, routed)           0.410    31.343    ENGINE/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ENGINE/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.311    31.778    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.902 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452    32.354    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124    32.478 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.736    33.214    ENGINE/seg[0][0]
    SLICE_X46Y45         LUT4 (Prop_lut4_I2_O)        0.124    33.338 r  ENGINE/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.273    36.611    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    40.115 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    40.115    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/cur_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.839ns  (logic 11.505ns (33.022%)  route 23.335ns (66.978%))
  Logic Levels:           31  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.557     5.078    ENGINE/CLK
    SLICE_X36Y33         FDRE                                         r  ENGINE/cur_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  ENGINE/cur_x_reg[3]/Q
                         net (fo=60, routed)          2.672     8.207    ENGINE/cur_x_reg[3]_0[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.357 r  ENGINE/LED_BCD1_carry_i_102/O
                         net (fo=16, routed)          1.929    10.286    ENGINE/LED_BCD1_carry_i_102_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.354    10.640 r  ENGINE/LED_BCD1_carry_i_90/O
                         net (fo=4, routed)           1.027    11.667    ENGINE/LED_BCD1_carry_i_90_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.993 r  ENGINE/LED_BCD1_carry__0_i_92/O
                         net (fo=1, routed)           0.579    12.572    ENGINE/LED_BCD1_carry__0_i_92_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.696 r  ENGINE/LED_BCD1_carry__0_i_58/O
                         net (fo=1, routed)           1.084    13.779    ENGINE/LED_BCD1_carry__0_i_58_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  ENGINE/LED_BCD1_carry__0_i_17/O
                         net (fo=1, routed)           0.910    14.813    ENGINE/LED_BCD1_carry__0_i_17_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.937 r  ENGINE/LED_BCD1_carry__0_i_2/O
                         net (fo=20, routed)          2.065    17.002    ENGINE/engine_val[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.126 r  ENGINE/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.126    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.676 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    17.677    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.791    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.905    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__2/O[1]
                         net (fo=6, routed)           0.924    19.162    DISP/SEG_DRIVER/cur_y_reg[3]_1[1]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.303    19.465 r  DISP/SEG_DRIVER/i___21_carry_i_1/O
                         net (fo=1, routed)           0.552    20.017    DISP/SEG_DRIVER/i___21_carry_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.402 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000    20.402    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.736 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry__0/O[1]
                         net (fo=1, routed)           0.947    21.683    ENGINE/LED_BCD1_inferred__0/i___37_carry_0[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.303    21.986 r  ENGINE/i___37_carry_i_3/O
                         net (fo=1, routed)           0.000    21.986    DISP/SEG_DRIVER/i___46_carry__0_i_1_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.241 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___37_carry/O[3]
                         net (fo=1, routed)           0.986    23.226    ENGINE/LED_BCD1_inferred__0/i___46_carry__1[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.307    23.533 r  ENGINE/i___46_carry__1_i_1/O
                         net (fo=1, routed)           0.000    23.533    DISP/SEG_DRIVER/i__carry__1_i_2[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    23.783 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___46_carry__1/O[2]
                         net (fo=7, routed)           0.987    24.770    ENGINE/LED_BCD0_inferred__1/i__carry__1[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.329    25.099 r  ENGINE/i__carry_i_5/O
                         net (fo=14, routed)          1.012    26.112    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.332    26.444 r  DISP/SEG_DRIVER/i__carry__0_i_10/O
                         net (fo=4, routed)           0.606    27.049    ENGINE/LED_BCD0_inferred__1/i___22_carry__0_2
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124    27.173 r  ENGINE/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.173    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1_1[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.574 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.574    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.908 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=17, routed)          0.859    28.768    ENGINE/LED_BCD0_inferred__1/i___22_carry__0[1]
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.303    29.071 r  ENGINE/i___22_carry__0_i_3/O
                         net (fo=1, routed)           0.587    29.658    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_30[1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.178 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i___22_carry__0/CO[3]
                         net (fo=3, routed)           0.632    30.809    ENGINE/seg_OBUF[6]_inst_i_15_0[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.933 r  ENGINE/seg_OBUF[6]_inst_i_30/O
                         net (fo=4, routed)           0.410    31.343    ENGINE/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ENGINE/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.311    31.778    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.902 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452    32.354    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124    32.478 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.775    33.253    ENGINE/seg[0][0]
    SLICE_X46Y45         LUT4 (Prop_lut4_I2_O)        0.124    33.377 r  ENGINE/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.030    36.407    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    39.918 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.918    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/cur_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.777ns  (logic 11.530ns (33.153%)  route 23.248ns (66.847%))
  Logic Levels:           31  (CARRY4=11 LUT2=3 LUT3=1 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.557     5.078    ENGINE/CLK
    SLICE_X36Y33         FDRE                                         r  ENGINE/cur_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  ENGINE/cur_x_reg[3]/Q
                         net (fo=60, routed)          2.672     8.207    ENGINE/cur_x_reg[3]_0[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.357 r  ENGINE/LED_BCD1_carry_i_102/O
                         net (fo=16, routed)          1.929    10.286    ENGINE/LED_BCD1_carry_i_102_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.354    10.640 r  ENGINE/LED_BCD1_carry_i_90/O
                         net (fo=4, routed)           1.027    11.667    ENGINE/LED_BCD1_carry_i_90_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.326    11.993 r  ENGINE/LED_BCD1_carry__0_i_92/O
                         net (fo=1, routed)           0.579    12.572    ENGINE/LED_BCD1_carry__0_i_92_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124    12.696 r  ENGINE/LED_BCD1_carry__0_i_58/O
                         net (fo=1, routed)           1.084    13.779    ENGINE/LED_BCD1_carry__0_i_58_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.903 r  ENGINE/LED_BCD1_carry__0_i_17/O
                         net (fo=1, routed)           0.910    14.813    ENGINE/LED_BCD1_carry__0_i_17_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.937 r  ENGINE/LED_BCD1_carry__0_i_2/O
                         net (fo=20, routed)          2.065    17.002    ENGINE/engine_val[2]
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.124    17.126 r  ENGINE/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    17.126    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_0[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.676 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001    17.677    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.791 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.791    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.905 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.905    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.239 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i__carry__2/O[1]
                         net (fo=6, routed)           0.924    19.162    DISP/SEG_DRIVER/cur_y_reg[3]_1[1]
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.303    19.465 r  DISP/SEG_DRIVER/i___21_carry_i_1/O
                         net (fo=1, routed)           0.552    20.017    DISP/SEG_DRIVER/i___21_carry_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.402 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000    20.402    DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.736 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___21_carry__0/O[1]
                         net (fo=1, routed)           0.947    21.683    ENGINE/LED_BCD1_inferred__0/i___37_carry_0[1]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.303    21.986 r  ENGINE/i___37_carry_i_3/O
                         net (fo=1, routed)           0.000    21.986    DISP/SEG_DRIVER/i___46_carry__0_i_1_0[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    22.241 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___37_carry/O[3]
                         net (fo=1, routed)           0.986    23.226    ENGINE/LED_BCD1_inferred__0/i___46_carry__1[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.307    23.533 r  ENGINE/i___46_carry__1_i_1/O
                         net (fo=1, routed)           0.000    23.533    DISP/SEG_DRIVER/i__carry__1_i_2[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    23.783 r  DISP/SEG_DRIVER/LED_BCD1_inferred__0/i___46_carry__1/O[2]
                         net (fo=7, routed)           0.987    24.770    ENGINE/LED_BCD0_inferred__1/i__carry__1[2]
    SLICE_X45Y48         LUT5 (Prop_lut5_I4_O)        0.329    25.099 r  ENGINE/i__carry_i_5/O
                         net (fo=14, routed)          1.012    26.112    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I3_O)        0.332    26.444 r  DISP/SEG_DRIVER/i__carry__0_i_10/O
                         net (fo=4, routed)           0.606    27.049    ENGINE/LED_BCD0_inferred__1/i___22_carry__0_2
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124    27.173 r  ENGINE/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.173    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1_1[0]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.574 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.574    DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.908 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i__carry__1/O[1]
                         net (fo=17, routed)          0.859    28.768    ENGINE/LED_BCD0_inferred__1/i___22_carry__0[1]
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.303    29.071 r  ENGINE/i___22_carry__0_i_3/O
                         net (fo=1, routed)           0.587    29.658    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_30[1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.178 r  DISP/SEG_DRIVER/LED_BCD0_inferred__1/i___22_carry__0/CO[3]
                         net (fo=3, routed)           0.632    30.809    ENGINE/seg_OBUF[6]_inst_i_15_0[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    30.933 r  ENGINE/seg_OBUF[6]_inst_i_30/O
                         net (fo=4, routed)           0.410    31.343    ENGINE/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.467 r  ENGINE/seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.311    31.778    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.902 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.452    32.354    DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I0_O)        0.124    32.478 r  DISP/SEG_DRIVER/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.786    33.264    ENGINE/seg[0][0]
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.124    33.388 r  ENGINE/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.932    36.320    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    39.855 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.855    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_shadow_reg[5][5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.207ns  (logic 5.210ns (28.618%)  route 12.996ns (71.382%))
  Logic Levels:           12  (LUT5=2 LUT6=5 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.562     5.083    ENGINE/CLK
    SLICE_X31Y38         FDRE                                         r  ENGINE/grid_shadow_reg[5][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/grid_shadow_reg[5][5][1]/Q
                         net (fo=2, routed)           1.400     6.940    ENGINE/grid_from_engine[5][5][1]
    SLICE_X32Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.064 f  ENGINE/vgaRed_OBUF[3]_inst_i_485/O
                         net (fo=1, routed)           0.000     7.064    ENGINE/vgaRed_OBUF[3]_inst_i_485_n_0
    SLICE_X32Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     7.276 f  ENGINE/vgaRed_OBUF[3]_inst_i_346/O
                         net (fo=1, routed)           1.126     8.402    ENGINE/vgaRed_OBUF[3]_inst_i_346_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.299     8.701 f  ENGINE/vgaRed_OBUF[3]_inst_i_228/O
                         net (fo=1, routed)           0.000     8.701    ENGINE/vgaRed_OBUF[3]_inst_i_228_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     8.913 f  ENGINE/vgaRed_OBUF[3]_inst_i_166/O
                         net (fo=1, routed)           0.000     8.913    ENGINE/vgaRed_OBUF[3]_inst_i_166_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.007 f  ENGINE/vgaRed_OBUF[3]_inst_i_114/O
                         net (fo=1, routed)           1.214    10.221    VGA/vgaRed_OBUF[3]_inst_i_87_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.316    10.537 r  VGA/vgaRed_OBUF[3]_inst_i_71/O
                         net (fo=18, routed)          1.954    12.491    VGA/vgaRed_OBUF[3]_inst_i_71_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    12.615    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    12.827 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    14.067    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    14.366 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    14.977    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    15.101 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.000    16.101    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.124    16.225 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.451    20.675    vgaGreen_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         2.614    23.290 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.290    vgaRed[3]
    L1                                                                r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_shadow_reg[5][5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.129ns  (logic 5.192ns (28.642%)  route 12.936ns (71.358%))
  Logic Levels:           12  (LUT5=1 LUT6=6 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.562     5.083    ENGINE/CLK
    SLICE_X31Y38         FDRE                                         r  ENGINE/grid_shadow_reg[5][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/grid_shadow_reg[5][5][1]/Q
                         net (fo=2, routed)           1.400     6.940    ENGINE/grid_from_engine[5][5][1]
    SLICE_X32Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.064 f  ENGINE/vgaRed_OBUF[3]_inst_i_485/O
                         net (fo=1, routed)           0.000     7.064    ENGINE/vgaRed_OBUF[3]_inst_i_485_n_0
    SLICE_X32Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     7.276 f  ENGINE/vgaRed_OBUF[3]_inst_i_346/O
                         net (fo=1, routed)           1.126     8.402    ENGINE/vgaRed_OBUF[3]_inst_i_346_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.299     8.701 f  ENGINE/vgaRed_OBUF[3]_inst_i_228/O
                         net (fo=1, routed)           0.000     8.701    ENGINE/vgaRed_OBUF[3]_inst_i_228_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     8.913 f  ENGINE/vgaRed_OBUF[3]_inst_i_166/O
                         net (fo=1, routed)           0.000     8.913    ENGINE/vgaRed_OBUF[3]_inst_i_166_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.007 f  ENGINE/vgaRed_OBUF[3]_inst_i_114/O
                         net (fo=1, routed)           1.214    10.221    VGA/vgaRed_OBUF[3]_inst_i_87_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.316    10.537 r  VGA/vgaRed_OBUF[3]_inst_i_71/O
                         net (fo=18, routed)          1.954    12.491    VGA/vgaRed_OBUF[3]_inst_i_71_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    12.615    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    12.827 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    14.067    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    14.366 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    14.977    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    15.101 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.835    15.936    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.060 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.556    20.616    vgaGreen_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.596    23.212 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.212    vgaRed[2]
    J3                                                                r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_shadow_reg[5][5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.994ns  (logic 5.201ns (28.905%)  route 12.793ns (71.095%))
  Logic Levels:           12  (LUT5=2 LUT6=5 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.562     5.083    ENGINE/CLK
    SLICE_X31Y38         FDRE                                         r  ENGINE/grid_shadow_reg[5][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  ENGINE/grid_shadow_reg[5][5][1]/Q
                         net (fo=2, routed)           1.400     6.940    ENGINE/grid_from_engine[5][5][1]
    SLICE_X32Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.064 f  ENGINE/vgaRed_OBUF[3]_inst_i_485/O
                         net (fo=1, routed)           0.000     7.064    ENGINE/vgaRed_OBUF[3]_inst_i_485_n_0
    SLICE_X32Y39         MUXF7 (Prop_muxf7_I0_O)      0.212     7.276 f  ENGINE/vgaRed_OBUF[3]_inst_i_346/O
                         net (fo=1, routed)           1.126     8.402    ENGINE/vgaRed_OBUF[3]_inst_i_346_n_0
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.299     8.701 f  ENGINE/vgaRed_OBUF[3]_inst_i_228/O
                         net (fo=1, routed)           0.000     8.701    ENGINE/vgaRed_OBUF[3]_inst_i_228_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     8.913 f  ENGINE/vgaRed_OBUF[3]_inst_i_166/O
                         net (fo=1, routed)           0.000     8.913    ENGINE/vgaRed_OBUF[3]_inst_i_166_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.007 f  ENGINE/vgaRed_OBUF[3]_inst_i_114/O
                         net (fo=1, routed)           1.214    10.221    VGA/vgaRed_OBUF[3]_inst_i_87_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I1_O)        0.316    10.537 r  VGA/vgaRed_OBUF[3]_inst_i_71/O
                         net (fo=18, routed)          1.954    12.491    VGA/vgaRed_OBUF[3]_inst_i_71_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.615 r  VGA/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.000    12.615    VGA/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X40Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    12.827 r  VGA/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=2, routed)           1.240    14.067    VGA/DRAW/font_bits[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I0_O)        0.299    14.366 r  VGA/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.611    14.977    VGA/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    15.101 r  VGA/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.000    16.101    VGA/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.124    16.225 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.247    20.472    vgaGreen_OBUF[3]
    M3                   OBUF (Prop_obuf_I_O)         2.605    23.077 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.077    vgaGreen[3]
    M3                                                                r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.274ns  (logic 0.187ns (14.680%)  route 1.087ns (85.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.859     2.707    VGA/h_count_reg[9]_0[0]
    SLICE_X51Y23         FDCE                                         f  VGA/v_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.274ns  (logic 0.187ns (14.680%)  route 1.087ns (85.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.859     2.707    VGA/h_count_reg[9]_0[0]
    SLICE_X51Y23         FDCE                                         f  VGA/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.274ns  (logic 0.187ns (14.680%)  route 1.087ns (85.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.859     2.707    VGA/h_count_reg[9]_0[0]
    SLICE_X51Y23         FDCE                                         f  VGA/v_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.187ns (13.537%)  route 1.194ns (86.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.966     2.814    VGA/h_count_reg[9]_0[0]
    SLICE_X52Y23         FDCE                                         f  VGA/v_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.187ns (13.537%)  route 1.194ns (86.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.966     2.814    VGA/h_count_reg[9]_0[0]
    SLICE_X52Y23         FDCE                                         f  VGA/v_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.187ns (13.537%)  route 1.194ns (86.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.966     2.814    VGA/h_count_reg[9]_0[0]
    SLICE_X52Y23         FDCE                                         f  VGA/v_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.187ns (13.537%)  route 1.194ns (86.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.966     2.814    VGA/h_count_reg[9]_0[0]
    SLICE_X52Y23         FDCE                                         f  VGA/v_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.187ns (13.402%)  route 1.208ns (86.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.980     2.828    VGA/h_count_reg[9]_0[0]
    SLICE_X50Y22         FDCE                                         f  VGA/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.187ns (13.402%)  route 1.208ns (86.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.980     2.828    VGA/h_count_reg[9]_0[0]
    SLICE_X50Y22         FDCE                                         f  VGA/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_RST/DEBOUNCER/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/v_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.187ns (13.354%)  route 1.213ns (86.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.550     1.433    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  BTN_RST/DEBOUNCER/conditionedSignal_reg/Q
                         net (fo=15, routed)          0.228     1.802    BTN_RST/DEBOUNCER/conditionedSignal_reg_0
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.046     1.848 f  BTN_RST/DEBOUNCER/FSM_sequential_state[1]_i_1/O
                         net (fo=54, routed)          0.985     2.833    VGA/h_count_reg[9]_0[0]
    SLICE_X50Y21         FDCE                                         f  VGA/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            KBD_HOST/ps2_clk_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 0.935ns (18.140%)  route 4.220ns (81.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    J1                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  PS2Clk_IBUF_inst/O
                         net (fo=1, routed)           4.220     5.155    KBD_HOST/PS2Clk_IBUF
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_clk_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.430     4.771    KBD_HOST/CLK
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_clk_sync_1_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            KBD_HOST/ps2_data_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.935ns (19.379%)  route 3.889ns (80.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    H1                   IBUF (Prop_ibuf_I_O)         0.935     0.935 r  PS2Data_IBUF_inst/O
                         net (fo=1, routed)           3.889     4.823    KBD_HOST/PS2Data_IBUF
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_data_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.430     4.771    KBD_HOST/CLK
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_data_sync_1_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.454ns (41.054%)  route 2.087ns (58.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.087     3.541    BTN_PUZ/DEBOUNCER/btnU_IBUF
    SLICE_X28Y26         FDRE                                         r  BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.432     4.773    BTN_PUZ/DEBOUNCER/CLK
    SLICE_X28Y26         FDRE                                         r  BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            BTN_RST/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 1.452ns (42.512%)  route 1.964ns (57.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.964     3.417    BTN_RST/DEBOUNCER/btnC_IBUF
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.428     4.769    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/buttonPressFirstFlipFlop_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            BTN_RST/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.221ns (19.524%)  route 0.909ns (80.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.130    BTN_RST/DEBOUNCER/btnC_IBUF
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.816     1.943    BTN_RST/DEBOUNCER/CLK
    SLICE_X31Y24         FDRE                                         r  BTN_RST/DEBOUNCER/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.222ns (18.302%)  route 0.990ns (81.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.212    BTN_PUZ/DEBOUNCER/btnU_IBUF
    SLICE_X28Y26         FDRE                                         r  BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.818     1.945    BTN_PUZ/DEBOUNCER/CLK
    SLICE_X28Y26         FDRE                                         r  BTN_PUZ/DEBOUNCER/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            KBD_HOST/ps2_data_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.164ns (8.917%)  route 1.674ns (91.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    H1                   IBUF (Prop_ibuf_I_O)         0.164     0.164 r  PS2Data_IBUF_inst/O
                         net (fo=1, routed)           1.674     1.838    KBD_HOST/PS2Data_IBUF
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_data_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_data_sync_1_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            KBD_HOST/ps2_clk_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.164ns (7.974%)  route 1.896ns (92.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    J1                   IBUF (Prop_ibuf_I_O)         0.164     0.164 r  PS2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.896     2.061    KBD_HOST/PS2Clk_IBUF
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_clk_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.817     1.944    KBD_HOST/CLK
    SLICE_X33Y23         FDRE                                         r  KBD_HOST/ps2_clk_sync_1_reg/C





