// Seed: 315161114
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    output uwire id_12,
    input uwire id_13,
    input wire id_14
);
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1,
    input tri0  id_2,
    input uwire id_3,
    input uwire id_4
);
  wor id_6;
  assign id_6 = 1'd0 ? id_2 : id_4;
  tri0 id_7 = id_6;
  module_0(
      id_3, id_6, id_7, id_6, id_6, id_0, id_1, id_1, id_2, id_6, id_3, id_2, id_7, id_0, id_1
  );
endmodule
