// Seed: 187184660
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign module_2._id_0 = 0;
  logic id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    output tri1  id_2,
    output logic id_3,
    input  wand  id_4,
    input  tri   id_5
);
  always @(posedge -1 or posedge {id_5, id_0 == 1});
  module_0 modCall_1 (
      id_4,
      id_0
  );
  always_comb @(posedge id_5) id_3 = id_0;
endmodule
module module_2 #(
    parameter id_0 = 32'd31
) (
    output wire _id_0,
    input  wor  id_1
);
  logic [id_0 : 1] id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
