I0: io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid
I2: io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0
i3: io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid
I4: io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0
i5: io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid
p6: op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651
p7: op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2623_i1096
p8: op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2627_i412
p9: op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2620_i1905
p10: op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2628_i2231
p11: op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2632_i412
m12: conv_stencil$ub_conv_stencil_BANK_0_garnet
p13: op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2648_i1096
p14: op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2652_i412
p15: op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2645_i1905
p16: op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2653_i2231
p17: op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2657_i412
p18: op_hcompute_conv_stencil_1$inner_compute$i2604_i2605_i651
m19: conv_stencil$ub_conv_stencil_BANK_1_garnet
p20: op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2673_i1096
p21: op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2677_i412
p22: op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2670_i1905
p23: op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2678_i2231
p24: op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2682_i412
p25: op_hcompute_conv_stencil_2$inner_compute$i2609_i2610_i651
m26: conv_stencil$ub_conv_stencil_BANK_2_garnet
m27: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet
m28: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet
m29: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet
m30: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet
m31: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet
m32: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet
m33: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet
m34: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet
m35: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet
m36: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet
m37: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet
m38: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet
m39: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet
m40: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet
m41: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet
m42: hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet
m43: op_hcompute_hw_output_stencil_1_port_controller_garnet
m44: op_hcompute_hw_output_stencil_2_port_controller_garnet
m45: op_hcompute_hw_output_stencil_port_controller_garnet
r46: io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0$reg0
r47: io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid$reg1
r48: io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0$reg2
r49: io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid$reg3
r50: io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0$reg4
r51: io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid$reg5
I52: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r53: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6
r54: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7
r55: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8
r56: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9
r57: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg10
r58: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg11
r59: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg12
r60: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg13
I61: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0
r62: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg14
r63: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg15
r64: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg16
r65: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg17
r66: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg18
r67: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg19
r68: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg20
r69: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg21
r70: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg22
r71: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg23
r72: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg24
r73: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg25
r74: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg26
r75: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg27
r76: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg28
r77: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg29
r78: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg30
r79: io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0$reg31
r80: pnr_pipelining80
r81: pnr_pipelining81
r82: pnr_pipelining82
r83: pnr_pipelining83
r84: pnr_pipelining84
r85: pnr_pipelining85
r86: pnr_pipelining86
r87: pnr_pipelining87
r88: pnr_pipelining88
r89: pnr_pipelining89
r90: pnr_pipelining90
r91: pnr_pipelining91
r92: pnr_pipelining92
r93: pnr_pipelining93
r94: pnr_pipelining94
r95: pnr_pipelining95
r96: pnr_pipelining96
r97: pnr_pipelining97
r98: pnr_pipelining98
r99: pnr_pipelining99
r100: pnr_pipelining100
r101: pnr_pipelining101
r102: pnr_pipelining102
r103: pnr_pipelining103
r104: pnr_pipelining104
r105: pnr_pipelining105
r106: pnr_pipelining106
r107: pnr_pipelining107
r108: pnr_pipelining108
r109: pnr_pipelining109
r110: pnr_pipelining110
r111: pnr_pipelining111
