`timescale 1ns / 1ps

module circuit_1(input a, input b, input c, output o);

    wire w, y, n, z;
    
    and #(1) (w,a,b);
    not #(2) (n,a);
    or #(3) (y,n,c);
    nand #(2) (z,y,w);

    xor #(1) (o,y,z);
    
endmodule
