

================================================================
== Vitis HLS Report for 'merge_matches_Pipeline_VITIS_LOOP_146_1'
================================================================
* Date:           Sat Jan 17 14:12:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.100 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_1  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_count = alloca i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:141->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 11 'alloca' 'out_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_keep = alloca i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 12 'alloca' 'out_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_data = alloca i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 13 'alloca' 'out_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_11"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %short_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %long_matches, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 18 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln139 = store i512 0, i512 %out_data" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 19 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 0, i64 %out_keep" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 20 'store' 'store_ln140' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln141 = store i32 0, i32 %out_count" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:141->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 21 'store' 'store_ln141' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%done_short = phi i1 0, void %newFuncRoot, i1 %done_short_1, void %cleanup.i"   --->   Operation 23 'phi' 'done_short' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%done_long = phi i1 0, void %newFuncRoot, i1 %done_long_1, void %cleanup.i"   --->   Operation 24 'phi' 'done_long' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.12ns)   --->   "%and_ln146 = and i1 %done_short, i1 %done_long" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 25 'and' 'and_ln146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %and_ln146, void %while.body.i, void %while.end.i.exitStub" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 26 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %short_matches, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 27 'nbreadreq' 'tmp_i' <Predicate = (!and_ln146 & !done_short)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%short_matches_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %short_matches" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 28 'read' 'short_matches_read' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%hit_id = trunc i33 %short_matches_read" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 29 'trunc' 'hit_id' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hit_last = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %short_matches_read, i32 32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:149->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 30 'bitselect' 'hit_last' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %long_matches, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:160->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 31 'nbreadreq' 'tmp_4_i' <Predicate = (!and_ln146 & !done_long)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_count_6 = load i32 %out_count" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 32 'load' 'out_count_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_keep_2 = load i64 %out_keep"   --->   Operation 33 'load' 'out_keep_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_data_2 = load i512 %out_data"   --->   Operation 34 'load' 'out_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 35 'specpipeline' 'specpipeline_ln148' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:146->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 36 'specloopname' 'specloopname_ln146' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln148 = br i1 %done_short, void %land.lhs.true.i, void %if.end10.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 37 'br' 'br_ln148' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln148 = br i1 %tmp_i, void %if.end10.i, void %if.then.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:148->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 38 'br' 'br_ln148' <Predicate = (!and_ln146 & !done_short)> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln151 = br i1 %hit_last, void %if.else.i, void %if.end10.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:151->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 39 'br' 'br_ln151' <Predicate = (!and_ln146 & !done_short & tmp_i)> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i32 %out_count_6" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 40 'trunc' 'trunc_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln154, i5 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i9 %tmp" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 42 'zext' 'zext_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.16ns)   --->   "%shl_ln154 = shl i512 4294967295, i512 %zext_ln154" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 43 'shl' 'shl_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%xor_ln154 = xor i512 %shl_ln154, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 44 'xor' 'xor_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%and_ln154 = and i512 %out_data_2, i512 %xor_ln154" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 45 'and' 'and_ln154' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i32 %hit_id" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 46 'zext' 'zext_ln154_1' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.05ns)   --->   "%shl_ln154_1 = shl i512 %zext_ln154_1, i512 %zext_ln154" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 47 'shl' 'shl_ln154_1' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.29ns) (out node of the LUT)   --->   "%out_data_3 = or i512 %and_ln154, i512 %shl_ln154_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 48 'or' 'out_data_3' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln154, i2 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %tmp_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 50 'zext' 'zext_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.62ns)   --->   "%shl_ln155 = shl i64 15, i64 %zext_ln155" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 51 'shl' 'shl_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node out_keep_3)   --->   "%xor_ln155 = xor i64 %shl_ln155, i64 18446744073709551615" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 52 'xor' 'xor_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node out_keep_3)   --->   "%and_ln155 = and i64 %out_keep_2, i64 %xor_ln155" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 53 'and' 'and_ln155' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_keep_3 = or i64 %and_ln155, i64 %shl_ln155" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:155->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 54 'or' 'out_keep_3' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.88ns)   --->   "%out_count_7 = add i32 %out_count_6, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:156->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 55 'add' 'out_count_7' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end10.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!and_ln146 & !done_short & tmp_i & !hit_last)> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%done_short_1 = phi i1 0, void %if.else.i, i1 1, void %while.body.i, i1 0, void %land.lhs.true.i, i1 1, void %if.then.i"   --->   Operation 57 'phi' 'done_short_1' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.13ns)   --->   "%long_matches_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %long_matches" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:161->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 58 'read' 'long_matches_read' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 64> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%hit_id_1 = trunc i33 %long_matches_read" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:161->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 59 'trunc' 'hit_id_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%hit_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %long_matches_read, i32 32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:161->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 60 'bitselect' 'hit_last_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%out_data_1 = phi i512 %out_data_3, void %if.else.i, i512 %out_data_2, void %while.body.i, i512 %out_data_2, void %land.lhs.true.i, i512 %out_data_2, void %if.then.i"   --->   Operation 61 'phi' 'out_data_1' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%out_keep_1 = phi i64 %out_keep_3, void %if.else.i, i64 %out_keep_2, void %while.body.i, i64 %out_keep_2, void %land.lhs.true.i, i64 %out_keep_2, void %if.then.i"   --->   Operation 62 'phi' 'out_keep_1' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%out_count_2 = phi i32 %out_count_7, void %if.else.i, i32 %out_count_6, void %while.body.i, i32 %out_count_6, void %land.lhs.true.i, i32 %out_count_6, void %if.then.i"   --->   Operation 63 'phi' 'out_count_2' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln160 = br i1 %done_long, void %land.lhs.true11.i, void %if.end33.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:160->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 64 'br' 'br_ln160' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_4 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln160 = br i1 %tmp_4_i, void %if.end33.i, void %if.then13.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:160->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 65 'br' 'br_ln160' <Predicate = (!and_ln146 & !done_long)> <Delay = 0.38>
ST_4 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln163 = br i1 %hit_last_1, void %if.else19.i, void %if.end33.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:163->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 66 'br' 'br_ln163' <Predicate = (!and_ln146 & !done_long & tmp_4_i)> <Delay = 0.38>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i32 %out_count_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 67 'trunc' 'trunc_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln166, i5 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 68 'bitconcatenate' 'tmp_3' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %tmp_3" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 69 'zext' 'zext_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.16ns)   --->   "%shl_ln166 = shl i512 4294967295, i512 %zext_ln166" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 70 'shl' 'shl_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%xor_ln166 = xor i512 %shl_ln166, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 71 'xor' 'xor_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%and_ln166 = and i512 %out_data_1, i512 %xor_ln166" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 72 'and' 'and_ln166' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i32 %hit_id_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 73 'zext' 'zext_ln166_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.05ns)   --->   "%shl_ln166_1 = shl i512 %zext_ln166_1, i512 %zext_ln166" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 74 'shl' 'shl_ln166_1' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.29ns) (out node of the LUT)   --->   "%out_data_5 = or i512 %and_ln166, i512 %shl_ln166_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:166->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 75 'or' 'out_data_5' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln166, i2 0" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 76 'bitconcatenate' 'tmp_4' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i6 %tmp_4" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 77 'zext' 'zext_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.62ns)   --->   "%shl_ln167 = shl i64 15, i64 %zext_ln167" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 78 'shl' 'shl_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node out_keep_5)   --->   "%xor_ln167 = xor i64 %shl_ln167, i64 18446744073709551615" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 79 'xor' 'xor_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node out_keep_5)   --->   "%and_ln167 = and i64 %out_keep_1, i64 %xor_ln167" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 80 'and' 'and_ln167' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_keep_5 = or i64 %and_ln167, i64 %shl_ln167" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:167->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 81 'or' 'out_keep_5' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.88ns)   --->   "%out_count_8 = add i32 %out_count_2, i32 1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:168->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 82 'add' 'out_count_8' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end33.i"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!and_ln146 & !done_long & tmp_4_i & !hit_last_1)> <Delay = 0.38>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%done_long_1 = phi i1 0, void %if.else19.i, i1 1, void %if.end10.i, i1 0, void %land.lhs.true11.i, i1 1, void %if.then13.i"   --->   Operation 84 'phi' 'done_long_1' <Predicate = (!and_ln146)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%out_data_7 = phi i512 %out_data_5, void %if.else19.i, i512 %out_data_1, void %if.end10.i, i512 %out_data_1, void %land.lhs.true11.i, i512 %out_data_1, void %if.then13.i"   --->   Operation 85 'phi' 'out_data_7' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%out_keep_7 = phi i64 %out_keep_5, void %if.else19.i, i64 %out_keep_1, void %if.end10.i, i64 %out_keep_1, void %land.lhs.true11.i, i64 %out_keep_1, void %if.then13.i"   --->   Operation 86 'phi' 'out_keep_7' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%out_count_4 = phi i32 %out_count_8, void %if.else19.i, i32 %out_count_2, void %if.end10.i, i32 %out_count_2, void %land.lhs.true11.i, i32 %out_count_2, void %if.then13.i"   --->   Operation 87 'phi' 'out_count_4' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp_eq  i32 %out_count_4, i32 16" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:172->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 88 'icmp' 'icmp_ln172' <Predicate = (!and_ln146)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %cleanup.i, void %if.then34.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:172->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 89 'br' 'br_ln172' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln177 = br void %cleanup.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:177->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 90 'br' 'br_ln177' <Predicate = (!and_ln146 & icmp_ln172)> <Delay = 0.38>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%out_data_4 = phi i512 0, void %if.then34.i, i512 %out_data_7, void %if.end33.i"   --->   Operation 91 'phi' 'out_data_4' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%out_keep_4 = phi i64 0, void %if.then34.i, i64 %out_keep_7, void %if.end33.i"   --->   Operation 92 'phi' 'out_keep_4' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%out_count_5 = phi i32 0, void %if.then34.i, i32 %out_count_4, void %if.end33.i"   --->   Operation 93 'phi' 'out_count_5' <Predicate = (!and_ln146)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln139 = store i512 %out_data_4, i512 %out_data" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:139->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 94 'store' 'store_ln139' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln140 = store i64 %out_keep_4, i64 %out_keep" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 95 'store' 'store_ln140' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln141 = store i32 %out_count_5, i32 %out_count" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:141->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 96 'store' 'store_ln141' <Predicate = (!and_ln146)> <Delay = 0.38>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln140 = br void %while.cond.i" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:140->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 97 'br' 'br_ln140' <Predicate = (!and_ln146)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 98 [1/1] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %output_stream_V_data_V, i64 %output_stream_V_keep_V, i64 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i16 %output_stream_V_dest_V, i512 %out_data_7, i64 %out_keep_7, i64 0, i1 0, i1 0, i1 0, i16 %p_read_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:26->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:173->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 98 'write' 'write_ln26' <Predicate = (!and_ln146 & icmp_ln172)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %out_data_6_out, i512 %out_data_2"   --->   Operation 99 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %out_keep_6_out, i64 %out_keep_2"   --->   Operation 100 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_count_out, i32 %out_count_6" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:154->/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:220]   --->   Operation 101 'write' 'write_ln154' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ short_matches]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ long_matches]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_keep_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_count               (alloca             ) [ 01111110000]
out_keep                (alloca             ) [ 01111110000]
out_data                (alloca             ) [ 01111110000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
p_read_1                (read               ) [ 00111110000]
store_ln139             (store              ) [ 00000000000]
store_ln140             (store              ) [ 00000000000]
store_ln141             (store              ) [ 00000000000]
br_ln0                  (br                 ) [ 01111110000]
done_short              (phi                ) [ 00111110000]
done_long               (phi                ) [ 00111110000]
and_ln146               (and                ) [ 00111110000]
br_ln146                (br                 ) [ 00000000000]
tmp_i                   (nbreadreq          ) [ 00111110000]
short_matches_read      (read               ) [ 00000000000]
hit_id                  (trunc              ) [ 00010000000]
hit_last                (bitselect          ) [ 00111110000]
tmp_4_i                 (nbreadreq          ) [ 00111110000]
out_count_6             (load               ) [ 00111111000]
out_keep_2              (load               ) [ 00111111000]
out_data_2              (load               ) [ 00111111000]
specpipeline_ln148      (specpipeline       ) [ 00000000000]
specloopname_ln146      (specloopname       ) [ 00000000000]
br_ln148                (br                 ) [ 00111110000]
br_ln148                (br                 ) [ 00111110000]
br_ln151                (br                 ) [ 00111110000]
trunc_ln154             (trunc              ) [ 00000000000]
tmp                     (bitconcatenate     ) [ 00000000000]
zext_ln154              (zext               ) [ 00000000000]
shl_ln154               (shl                ) [ 00000000000]
xor_ln154               (xor                ) [ 00000000000]
and_ln154               (and                ) [ 00000000000]
zext_ln154_1            (zext               ) [ 00000000000]
shl_ln154_1             (shl                ) [ 00000000000]
out_data_3              (or                 ) [ 00111110000]
tmp_1                   (bitconcatenate     ) [ 00000000000]
zext_ln155              (zext               ) [ 00000000000]
shl_ln155               (shl                ) [ 00000000000]
xor_ln155               (xor                ) [ 00000000000]
and_ln155               (and                ) [ 00000000000]
out_keep_3              (or                 ) [ 00111110000]
out_count_7             (add                ) [ 00111110000]
br_ln0                  (br                 ) [ 00111110000]
done_short_1            (phi                ) [ 01111110000]
long_matches_read       (read               ) [ 00000000000]
hit_id_1                (trunc              ) [ 00101000000]
hit_last_1              (bitselect          ) [ 00111110000]
out_data_1              (phi                ) [ 00111100000]
out_keep_1              (phi                ) [ 00111100000]
out_count_2             (phi                ) [ 00111100000]
br_ln160                (br                 ) [ 00111110000]
br_ln160                (br                 ) [ 00111110000]
br_ln163                (br                 ) [ 00111110000]
trunc_ln166             (trunc              ) [ 00000000000]
tmp_3                   (bitconcatenate     ) [ 00000000000]
zext_ln166              (zext               ) [ 00000000000]
shl_ln166               (shl                ) [ 00000000000]
xor_ln166               (xor                ) [ 00000000000]
and_ln166               (and                ) [ 00000000000]
zext_ln166_1            (zext               ) [ 00000000000]
shl_ln166_1             (shl                ) [ 00000000000]
out_data_5              (or                 ) [ 00111110000]
tmp_4                   (bitconcatenate     ) [ 00000000000]
zext_ln167              (zext               ) [ 00000000000]
shl_ln167               (shl                ) [ 00000000000]
xor_ln167               (xor                ) [ 00000000000]
and_ln167               (and                ) [ 00000000000]
out_keep_5              (or                 ) [ 00111110000]
out_count_8             (add                ) [ 00111110000]
br_ln0                  (br                 ) [ 00111110000]
done_long_1             (phi                ) [ 01110110000]
out_data_7              (phi                ) [ 00110110000]
out_keep_7              (phi                ) [ 00110110000]
out_count_4             (phi                ) [ 00010100000]
icmp_ln172              (icmp               ) [ 00111110000]
br_ln172                (br                 ) [ 00000000000]
br_ln177                (br                 ) [ 00000000000]
out_data_4              (phi                ) [ 00000000000]
out_keep_4              (phi                ) [ 00000000000]
out_count_5             (phi                ) [ 00000000000]
store_ln139             (store              ) [ 00000000000]
store_ln140             (store              ) [ 00000000000]
store_ln141             (store              ) [ 00000000000]
br_ln140                (br                 ) [ 01111110000]
write_ln26              (write              ) [ 00000000000]
write_ln0               (write              ) [ 00000000000]
write_ln0               (write              ) [ 00000000000]
write_ln154             (write              ) [ 00000000000]
ret_ln0                 (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="short_matches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="short_matches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="long_matches">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="long_matches"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_data_6_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_6_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_keep_6_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_keep_6_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_count_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_count_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="out_count_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_count/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_keep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_keep/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_data_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_data/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_i_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="33" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="short_matches_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="33" slack="0"/>
<pin id="128" dir="0" index="1" bw="33" slack="0"/>
<pin id="129" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="short_matches_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_4_i_nbreadreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="33" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="long_matches_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="33" slack="0"/>
<pin id="142" dir="0" index="1" bw="33" slack="0"/>
<pin id="143" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="long_matches_read/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln26_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="0" index="3" bw="64" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="1" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="16" slack="0"/>
<pin id="155" dir="0" index="8" bw="512" slack="1"/>
<pin id="156" dir="0" index="9" bw="64" slack="1"/>
<pin id="157" dir="0" index="10" bw="1" slack="0"/>
<pin id="158" dir="0" index="11" bw="1" slack="0"/>
<pin id="159" dir="0" index="12" bw="1" slack="0"/>
<pin id="160" dir="0" index="13" bw="1" slack="0"/>
<pin id="161" dir="0" index="14" bw="16" slack="5"/>
<pin id="162" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln0_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="512" slack="0"/>
<pin id="178" dir="0" index="2" bw="512" slack="1"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln0_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="64" slack="1"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln154_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln154/7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="done_short_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_short (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="done_short_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done_short/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="done_long_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_long (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="done_long_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done_long/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="done_short_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_short_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="done_short_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="4" bw="1" slack="0"/>
<pin id="230" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="1" slack="0"/>
<pin id="232" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done_short_1/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="out_data_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="512" slack="1"/>
<pin id="241" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="out_data_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="out_data_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="512" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="512" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="512" slack="1"/>
<pin id="248" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="512" slack="1"/>
<pin id="250" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="8" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_data_1/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="out_keep_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_keep_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_keep_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="64" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="64" slack="1"/>
<pin id="262" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="64" slack="1"/>
<pin id="264" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_keep_1/4 "/>
</bind>
</comp>

<comp id="267" class="1005" name="out_count_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_count_2 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_count_2_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="4" bw="32" slack="1"/>
<pin id="276" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="32" slack="1"/>
<pin id="278" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_count_2/4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="done_long_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_long_1 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="done_long_1_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="4" bw="1" slack="0"/>
<pin id="291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="6" bw="1" slack="0"/>
<pin id="293" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done_long_1/4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_data_7_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="512" slack="1"/>
<pin id="302" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="out_data_7 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_data_7_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="512" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="512" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="4" bw="512" slack="1"/>
<pin id="310" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="512" slack="1"/>
<pin id="312" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="8" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_data_7/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="out_keep_7_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_keep_7 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="out_keep_7_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="64" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="64" slack="1"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="64" slack="1"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_keep_7/5 "/>
</bind>
</comp>

<comp id="336" class="1005" name="out_count_4_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_count_4 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="out_count_4_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="32" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="32" slack="1"/>
<pin id="345" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="32" slack="1"/>
<pin id="347" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_count_4/5 "/>
</bind>
</comp>

<comp id="352" class="1005" name="out_data_4_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="354" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_data_4 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="out_data_4_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="512" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_data_4/5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="out_keep_4_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="365" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_keep_4 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="out_keep_4_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="64" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_keep_4/5 "/>
</bind>
</comp>

<comp id="374" class="1005" name="out_count_5_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="out_count_5 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="out_count_5_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="32" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_count_5/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln139_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="512" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln140_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln141_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="and_ln146_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln146/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="hit_id_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="hit_id/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="hit_last_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="33" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="hit_last/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="out_count_6_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_count_6/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="out_keep_2_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="2"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_keep_2/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="out_data_2_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="512" slack="2"/>
<pin id="426" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_data_2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln154_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln154_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln154_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="33" slack="0"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="xor_ln154_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="512" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln154/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln154_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="512" slack="0"/>
<pin id="457" dir="0" index="1" bw="512" slack="0"/>
<pin id="458" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln154/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln154_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln154_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154_1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="out_data_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="512" slack="0"/>
<pin id="472" dir="0" index="1" bw="512" slack="0"/>
<pin id="473" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="out_data_3/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln155_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="shl_ln155_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="6" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln155/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln155_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln155_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="out_keep_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="out_keep_3/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="out_count_7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_count_7/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="hit_id_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="33" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="hit_id_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="hit_last_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="33" slack="0"/>
<pin id="525" dir="0" index="2" bw="7" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="hit_last_1/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln166_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="0"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln166_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="shl_ln166_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="33" slack="0"/>
<pin id="548" dir="0" index="1" bw="9" slack="0"/>
<pin id="549" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln166/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln166_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="512" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln166/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln166_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="512" slack="0"/>
<pin id="560" dir="0" index="1" bw="512" slack="0"/>
<pin id="561" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln166/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln166_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_1/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln166_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="9" slack="0"/>
<pin id="570" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln166_1/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="out_data_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="512" slack="0"/>
<pin id="575" dir="0" index="1" bw="512" slack="0"/>
<pin id="576" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="out_data_5/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="0" index="1" bw="4" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln167_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="shl_ln167_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="6" slack="0"/>
<pin id="594" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln167/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="xor_ln167_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln167/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="and_ln167_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln167/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="out_keep_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="out_keep_5/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="out_count_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_count_8/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln172_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln139_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="512" slack="0"/>
<pin id="629" dir="0" index="1" bw="512" slack="4"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln140_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="4"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln141_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="4"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/5 "/>
</bind>
</comp>

<comp id="642" class="1005" name="out_count_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="out_count "/>
</bind>
</comp>

<comp id="649" class="1005" name="out_keep_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_keep "/>
</bind>
</comp>

<comp id="656" class="1005" name="out_data_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="512" slack="0"/>
<pin id="658" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="out_data "/>
</bind>
</comp>

<comp id="663" class="1005" name="p_read_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="5"/>
<pin id="665" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="and_ln146_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln146 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_i_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="676" class="1005" name="hit_id_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hit_id "/>
</bind>
</comp>

<comp id="681" class="1005" name="hit_last_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hit_last "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_4_i_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="689" class="1005" name="out_count_6_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_count_6 "/>
</bind>
</comp>

<comp id="697" class="1005" name="out_keep_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_keep_2 "/>
</bind>
</comp>

<comp id="705" class="1005" name="out_data_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="512" slack="1"/>
<pin id="707" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="out_data_2 "/>
</bind>
</comp>

<comp id="713" class="1005" name="out_data_3_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="512" slack="1"/>
<pin id="715" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="out_data_3 "/>
</bind>
</comp>

<comp id="718" class="1005" name="out_keep_3_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_keep_3 "/>
</bind>
</comp>

<comp id="723" class="1005" name="out_count_7_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_count_7 "/>
</bind>
</comp>

<comp id="728" class="1005" name="hit_id_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hit_id_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="hit_last_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hit_last_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="out_data_5_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="512" slack="1"/>
<pin id="739" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="out_data_5 "/>
</bind>
</comp>

<comp id="742" class="1005" name="out_keep_5_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="1"/>
<pin id="744" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_keep_5 "/>
</bind>
</comp>

<comp id="747" class="1005" name="out_count_8_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_count_8 "/>
</bind>
</comp>

<comp id="752" class="1005" name="icmp_ln172_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="163"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="171"><net_src comp="90" pin="0"/><net_sink comp="146" pin=10"/></net>

<net id="172"><net_src comp="92" pin="0"/><net_sink comp="146" pin=11"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="146" pin=12"/></net>

<net id="174"><net_src comp="92" pin="0"/><net_sink comp="146" pin=13"/></net>

<net id="180"><net_src comp="94" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="96" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="84" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="224" pin=4"/></net>

<net id="237"><net_src comp="84" pin="0"/><net_sink comp="224" pin=6"/></net>

<net id="238"><net_src comp="224" pin="8"/><net_sink comp="220" pin=0"/></net>

<net id="252"><net_src comp="242" pin="8"/><net_sink comp="239" pin=0"/></net>

<net id="266"><net_src comp="256" pin="8"/><net_sink comp="253" pin=0"/></net>

<net id="280"><net_src comp="270" pin="8"/><net_sink comp="267" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="285" pin=4"/></net>

<net id="298"><net_src comp="84" pin="0"/><net_sink comp="285" pin=6"/></net>

<net id="299"><net_src comp="285" pin="8"/><net_sink comp="281" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="314"><net_src comp="239" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="239" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="316"><net_src comp="239" pin="1"/><net_sink comp="304" pin=6"/></net>

<net id="317"><net_src comp="304" pin="8"/><net_sink comp="300" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="332"><net_src comp="253" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="253" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="334"><net_src comp="253" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="335"><net_src comp="322" pin="8"/><net_sink comp="318" pin=0"/></net>

<net id="349"><net_src comp="267" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="267" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="351"><net_src comp="267" pin="1"/><net_sink comp="339" pin=6"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="304" pin="8"/><net_sink comp="355" pin=2"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="322" pin="8"/><net_sink comp="366" pin=2"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="339" pin="8"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="200" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="212" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="126" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="126" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="430"><net_src comp="418" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="68" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="70" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="424" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="439" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="455" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="76" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="427" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="78" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="82" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="421" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="488" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="418" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="26" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="140" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="140" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="60" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="270" pin="8"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="68" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="70" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="72" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="242" pin="8"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="542" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="558" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="530" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="80" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="82" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="256" pin="8"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="591" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="270" pin="8"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="26" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="339" pin="8"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="86" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="355" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="366" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="377" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="100" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="652"><net_src comp="104" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="659"><net_src comp="108" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="666"><net_src comp="112" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="146" pin=14"/></net>

<net id="671"><net_src comp="400" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="118" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="406" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="684"><net_src comp="410" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="132" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="418" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="270" pin=6"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="700"><net_src comp="421" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="256" pin=4"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="256" pin=6"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="708"><net_src comp="424" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="716"><net_src comp="470" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="721"><net_src comp="506" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="726"><net_src comp="512" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="731"><net_src comp="518" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="736"><net_src comp="522" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="573" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="745"><net_src comp="609" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="750"><net_src comp="615" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="755"><net_src comp="621" pin="2"/><net_sink comp="752" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {6 }
	Port: output_stream_V_keep_V | {6 }
	Port: output_stream_V_strb_V | {6 }
	Port: output_stream_V_user_V | {6 }
	Port: output_stream_V_last_V | {6 }
	Port: output_stream_V_id_V | {6 }
	Port: output_stream_V_dest_V | {6 }
	Port: out_data_6_out | {7 }
	Port: out_keep_6_out | {7 }
	Port: out_count_out | {7 }
 - Input state : 
	Port: merge_matches_Pipeline_VITIS_LOOP_146_1 : short_matches | {2 }
	Port: merge_matches_Pipeline_VITIS_LOOP_146_1 : long_matches | {2 3 }
	Port: merge_matches_Pipeline_VITIS_LOOP_146_1 : p_read | {1 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln141 : 1
	State 2
		and_ln146 : 1
		br_ln146 : 1
	State 3
		trunc_ln154 : 1
		tmp : 2
		zext_ln154 : 3
		shl_ln154 : 4
		xor_ln154 : 5
		and_ln154 : 5
		shl_ln154_1 : 4
		out_data_3 : 5
		tmp_1 : 2
		zext_ln155 : 3
		shl_ln155 : 4
		xor_ln155 : 5
		and_ln155 : 5
		out_keep_3 : 5
		out_count_7 : 1
		done_short_1 : 1
	State 4
		trunc_ln166 : 1
		tmp_3 : 2
		zext_ln166 : 3
		shl_ln166 : 4
		xor_ln166 : 5
		and_ln166 : 5
		shl_ln166_1 : 4
		out_data_5 : 5
		tmp_4 : 2
		zext_ln167 : 3
		shl_ln167 : 4
		xor_ln167 : 5
		and_ln167 : 5
		out_keep_5 : 5
		out_count_8 : 1
		done_long_1 : 1
	State 5
		icmp_ln172 : 1
		br_ln172 : 2
		out_data_4 : 3
		out_keep_4 : 3
		out_count_5 : 3
		store_ln139 : 4
		store_ln140 : 4
		store_ln141 : 4
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        and_ln146_fu_400        |    0    |    2    |
|          |        and_ln154_fu_455        |    0    |   511   |
|    and   |        and_ln155_fu_500        |    0    |    64   |
|          |        and_ln166_fu_558        |    0    |   511   |
|          |        and_ln167_fu_603        |    0    |    64   |
|----------|--------------------------------|---------|---------|
|          |        xor_ln154_fu_449        |    0    |   511   |
|    xor   |        xor_ln155_fu_494        |    0    |    64   |
|          |        xor_ln166_fu_552        |    0    |   511   |
|          |        xor_ln167_fu_597        |    0    |    64   |
|----------|--------------------------------|---------|---------|
|          |        out_data_3_fu_470       |    0    |   511   |
|    or    |        out_keep_3_fu_506       |    0    |    64   |
|          |        out_data_5_fu_573       |    0    |   511   |
|          |        out_keep_5_fu_609       |    0    |    64   |
|----------|--------------------------------|---------|---------|
|          |        shl_ln154_fu_443        |    0    |   106   |
|          |       shl_ln154_1_fu_464       |    0    |    92   |
|    shl   |        shl_ln155_fu_488        |    0    |    13   |
|          |        shl_ln166_fu_546        |    0    |   106   |
|          |       shl_ln166_1_fu_567       |    0    |    92   |
|          |        shl_ln167_fu_591        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    add   |       out_count_7_fu_512       |    0    |    39   |
|          |       out_count_8_fu_615       |    0    |    39   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln172_fu_621       |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |      p_read_1_read_fu_112      |    0    |    0    |
|   read   | short_matches_read_read_fu_126 |    0    |    0    |
|          |  long_matches_read_read_fu_140 |    0    |    0    |
|----------|--------------------------------|---------|---------|
| nbreadreq|     tmp_i_nbreadreq_fu_118     |    0    |    0    |
|          |    tmp_4_i_nbreadreq_fu_132    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln26_write_fu_146    |    0    |    0    |
|   write  |     write_ln0_write_fu_175     |    0    |    0    |
|          |     write_ln0_write_fu_182     |    0    |    0    |
|          |    write_ln154_write_fu_189    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          hit_id_fu_406         |    0    |    0    |
|   trunc  |       trunc_ln154_fu_427       |    0    |    0    |
|          |         hit_id_1_fu_518        |    0    |    0    |
|          |       trunc_ln166_fu_530       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|         hit_last_fu_410        |    0    |    0    |
|          |        hit_last_1_fu_522       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_431           |    0    |    0    |
|bitconcatenate|          tmp_1_fu_476          |    0    |    0    |
|          |          tmp_3_fu_534          |    0    |    0    |
|          |          tmp_4_fu_579          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln154_fu_439       |    0    |    0    |
|          |       zext_ln154_1_fu_461      |    0    |    0    |
|   zext   |        zext_ln155_fu_484       |    0    |    0    |
|          |        zext_ln166_fu_542       |    0    |    0    |
|          |       zext_ln166_1_fu_564      |    0    |    0    |
|          |        zext_ln167_fu_587       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   3991  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  and_ln146_reg_668 |    1   |
| done_long_1_reg_281|    1   |
|  done_long_reg_208 |    1   |
|done_short_1_reg_220|    1   |
| done_short_reg_196 |    1   |
|  hit_id_1_reg_728  |   32   |
|   hit_id_reg_676   |   32   |
| hit_last_1_reg_733 |    1   |
|  hit_last_reg_681  |    1   |
| icmp_ln172_reg_752 |    1   |
| out_count_2_reg_267|   32   |
| out_count_4_reg_336|   32   |
| out_count_5_reg_374|   32   |
| out_count_6_reg_689|   32   |
| out_count_7_reg_723|   32   |
| out_count_8_reg_747|   32   |
|  out_count_reg_642 |   32   |
| out_data_1_reg_239 |   512  |
| out_data_2_reg_705 |   512  |
| out_data_3_reg_713 |   512  |
| out_data_4_reg_352 |   512  |
| out_data_5_reg_737 |   512  |
| out_data_7_reg_300 |   512  |
|  out_data_reg_656  |   512  |
| out_keep_1_reg_253 |   64   |
| out_keep_2_reg_697 |   64   |
| out_keep_3_reg_718 |   64   |
| out_keep_4_reg_363 |   64   |
| out_keep_5_reg_742 |   64   |
| out_keep_7_reg_318 |   64   |
|  out_keep_reg_649  |   64   |
|  p_read_1_reg_663  |   16   |
|   tmp_4_i_reg_685  |    1   |
|    tmp_i_reg_672   |    1   |
+--------------------+--------+
|        Total       |  4346  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| done_short_reg_196 |  p0  |   2  |   1  |    2   ||    9    |
|  done_long_reg_208 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |    4   ||  0.774  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3991  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |  4346  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  4346  |  4009  |
+-----------+--------+--------+--------+
