############################################################
## This file is generated automatically by hls tool
############################################################
set toplevel_hls LeNet
set toplevel_hw LeNet_hw_AXI_BRAM
set input_bram_name  "bram_input_data"
set kernel_bram_name "bram_kernel"
set output_bram_name "bram_out_data"
set sol_name "sol1"
set AXI_CLK    100
set RUN_SYN    0
set RUN_IMPL   0
set RUN_PWR    1
set AXI_MODE "AXI_BRAM"
set FPGA_chip  xilinx.com:zcu102:part0:3.3
