vio.v,verilog,xil_defaultlib,../../../bd/vio/sim/vio.v,incdir="../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/814a/hdl/verilog"incdir="../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/1017/hdl/verilog"incdir="../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/406c/hdl"
vio_vio_0_0.v,verilog,xil_defaultlib,../../../bd/vio/ip/vio_vio_0_0_1/sim/vio_vio_0_0.v,incdir="../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/814a/hdl/verilog"incdir="../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/1017/hdl/verilog"incdir="../../../../RISC_V_CPU_DSP.gen/sources_1/bd/vio/ipshared/406c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
