Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: ULA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ULA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ULA"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : ULA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sd/ula/adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "/home/sd/ula/contador.vhd" in Library work.
Architecture behavioral of Entity contador is up to date.
Compiling vhdl file "/home/sd/ula/complementador.vhd" in Library work.
Architecture behavioral of Entity complementador is up to date.
Compiling vhdl file "/home/sd/ula/fulladder.vhd" in Library work.
Architecture behavioral of Entity fulladder is up to date.
Compiling vhdl file "/home/sd/ula/comparador.vhd" in Library work.
Architecture behavioral of Entity comparador is up to date.
Compiling vhdl file "/home/sd/ula/ula.vhd" in Library work.
Entity <ula> compiled.
Entity <ula> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ULA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CONTADOR> in library <work> (architecture <behavioral>) with generics.
	t_max = 150000000

Analyzing hierarchy for entity <COMPLEMENTADOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FULLADDER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COMPARADOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ULA> in library <work> (Architecture <behavioral>).
Entity <ULA> analyzed. Unit <ULA> generated.

Analyzing generic Entity <CONTADOR> in library <work> (Architecture <behavioral>).
	t_max = 150000000
Entity <CONTADOR> analyzed. Unit <CONTADOR> generated.

Analyzing Entity <COMPLEMENTADOR> in library <work> (Architecture <behavioral>).
Entity <COMPLEMENTADOR> analyzed. Unit <COMPLEMENTADOR> generated.

Analyzing Entity <FULLADDER> in library <work> (Architecture <behavioral>).
Entity <FULLADDER> analyzed. Unit <FULLADDER> generated.

Analyzing Entity <ADDER> in library <work> (Architecture <behavioral>).
Entity <ADDER> analyzed. Unit <ADDER> generated.

Analyzing Entity <COMPARADOR> in library <work> (Architecture <behavioral>).
Entity <COMPARADOR> analyzed. Unit <COMPARADOR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CONTADOR>.
    Related source file is "/home/sd/ula/contador.vhd".
    Found 8-bit up counter for signal <CONTADOR_temp>.
    Found 28-bit comparator lessequal for signal <CONTADOR_temp$cmp_le0000> created at line 40.
    Found 28-bit up counter for signal <slow_clock>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <CONTADOR> synthesized.


Synthesizing Unit <COMPLEMENTADOR>.
    Related source file is "/home/sd/ula/complementador.vhd".
    Found 4-bit xor2 for signal <z>.
Unit <COMPLEMENTADOR> synthesized.


Synthesizing Unit <COMPARADOR>.
    Related source file is "/home/sd/ula/comparador.vhd".
    Found 1-bit xor2 for signal <E1$xor0000>.
    Found 1-bit xor2 for signal <E1$xor0001>.
    Found 1-bit xor2 for signal <E1$xor0002>.
    Found 1-bit xor2 for signal <E1$xor0003>.
Unit <COMPARADOR> synthesized.


Synthesizing Unit <ADDER>.
    Related source file is "/home/sd/ula/adder.vhd".
    Found 1-bit xor2 for signal <z>.
    Found 1-bit xor2 for signal <cout$xor0000> created at line 44.
Unit <ADDER> synthesized.


Synthesizing Unit <FULLADDER>.
    Related source file is "/home/sd/ula/fulladder.vhd".
Unit <FULLADDER> synthesized.


Synthesizing Unit <ULA>.
    Related source file is "/home/sd/ula/ula.vhd".
WARNING:Xst:653 - Signal <comp1<3>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ULA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 28-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Comparators                                          : 1
 28-bit comparator lessequal                           : 1
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 28-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Comparators                                          : 1
 28-bit comparator lessequal                           : 1
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ULA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ULA, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ULA.ngr
Top Level Output File Name         : ULA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 181
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 36
#      LUT2                        : 3
#      LUT3                        : 14
#      LUT4                        : 30
#      MUXCY                       : 45
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 36
#      FDE                         : 8
#      FDR                         : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 3
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                       46  out of   5888     0%  
 Number of Slice Flip Flops:             36  out of  11776     0%  
 Number of 4 input LUTs:                 88  out of  11776     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    372     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_50                           | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.280ns (Maximum Frequency: 189.405MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 11.944ns
   Maximum combinational path delay: 12.587ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_50'
  Clock period: 5.280ns (frequency: 189.404MHz)
  Total number of paths / destination ports: 1450 / 72
-------------------------------------------------------------------------
Delay:               5.280ns (Levels of Logic = 13)
  Source:            Cont/slow_clock_0 (FF)
  Destination:       Cont/slow_clock_0 (FF)
  Source Clock:      clock_50 rising
  Destination Clock: clock_50 rising

  Data Path: Cont/slow_clock_0 to Cont/slow_clock_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.495   0.488  Cont/slow_clock_0 (Cont/slow_clock_0)
     LUT4:I0->O            1   0.561   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_lut<0> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<0> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<1> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<2> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<3> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<4> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<5> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<6> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<7> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<8> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<9> (Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<9>)
     MUXCY:CI->O           2   0.179   0.380  Cont/Mcompar_CONTADOR_temp_cmp_le0000_cy<10> (Cont/CONTADOR_temp_cmp_le0000)
     INV:I->O             28   0.562   1.072  Cont/CONTADOR_temp_not00011_INV_0 (Cont/CONTADOR_temp_not0001)
     FDR:R                     0.435          Cont/slow_clock_0
    ----------------------------------------
    Total                      5.280ns (3.340ns logic, 1.940ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_50'
  Total number of paths / destination ports: 251 / 8
-------------------------------------------------------------------------
Offset:              11.944ns (Levels of Logic = 9)
  Source:            Cont/CONTADOR_temp_0 (FF)
  Destination:       zero (PAD)
  Source Clock:      clock_50 rising

  Data Path: Cont/CONTADOR_temp_0 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.495   0.751  Cont/CONTADOR_temp_0 (Cont/CONTADOR_temp_0)
     LUT4:I0->O            1   0.561   0.465  Comp/E126 (Comp/E126)
     LUT2:I0->O            2   0.561   0.403  Comp/E154 (E)
     LUT4:I2->O            1   0.561   0.423  z_OUT_2_or000022_SW0 (N51)
     LUT3:I1->O            1   0.562   0.000  z_OUT_2_or000036_G (N64)
     MUXF5:I1->O           2   0.229   0.382  z_OUT_2_or000036 (z_OUT_2_or000036)
     LUT4:I3->O            1   0.561   0.000  z_OUT_2_or00001051 (z_OUT_2_or0000105)
     MUXF5:I1->O           2   0.229   0.446  z_OUT_2_or0000105_f5 (z_2_OBUF)
     LUT4:I1->O            1   0.562   0.357  zero1 (zero_OBUF)
     OBUF:I->O                 4.396          zero_OBUF (zero)
    ----------------------------------------
    Total                     11.944ns (8.717ns logic, 3.227ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 359 / 8
-------------------------------------------------------------------------
Delay:               12.587ns (Levels of Logic = 9)
  Source:            s<0> (PAD)
  Destination:       zero (PAD)

  Data Path: s<0> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.824   1.067  s_0_IBUF (s_0_IBUF)
     LUT4:I0->O            1   0.561   0.000  y_j_1_or0000_F (N65)
     MUXF5:I0->O           2   0.229   0.488  y_j_1_or0000 (y_j<1>)
     LUT4:I0->O            2   0.561   0.403  Fa/Fa1/cout1 (Fa/c2)
     LUT3:I2->O            3   0.561   0.517  Fa/Fa2/cout1 (Fa/c3)
     LUT4:I1->O            1   0.562   0.380  z_OUT_3_or0001140 (z_OUT_3_or0001140)
     LUT3:I2->O            3   0.561   0.559  z_OUT_3_or0001174 (z_3_OBUF)
     LUT4:I0->O            1   0.561   0.357  zero1 (zero_OBUF)
     OBUF:I->O                 4.396          zero_OBUF (zero)
    ----------------------------------------
    Total                     12.587ns (8.816ns logic, 3.771ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.71 secs
 
--> 


Total memory usage is 611588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

