<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 952, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 232, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 211, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 193, user inline pragmas are applied</column>
            <column name="">(4) simplification, 193, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 192, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 192, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 192, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 192, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 196, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 196, loop and instruction simplification</column>
            <column name="">(2) parallelization, 192, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 192, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 192, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 221, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 382, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="alv_MIMD" col1="core.cpp:145" col2="952" col3="193" col4="196" col5="192" col6="382">
                    <row id="5" col0="load_op" col1="core.cpp:40" col2="24" col3="" col4="" col5="" col6=""/>
                    <row id="2" col0="load_data" col1="core.cpp:21" col2="38" col3="" col4="" col5="" col6=""/>
                    <row id="1" col0="execute" col1="core.cpp:79" col2="696" col2_disp="696 (2 calls)" col3="108" col3_disp="108 (2 calls)" col4="108" col4_disp="108 (2 calls)" col5="108" col5_disp="108 (2 calls)" col6="220" col6_disp="220 (2 calls)"/>
                    <row id="6" col0="output" col1="core.cpp:136" col2="52" col2_disp=" 52 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="3" col0="load_data_and_op" col1="core.cpp:54" col2="52" col3="" col4="" col5="" col6=""/>
                    <row id="4" col0="reset" col1="core.cpp:10" col2="35" col3="" col4="" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

