--------------------------------------------------------------------------------
--
-- FIFO Generator Core - core top file for implementation
--
--------------------------------------------------------------------------------
--
-- (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--------------------------------------------------------------------------------
--
-- Filename: system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4_exdes.vhd
--
-- Description:
--   This is the FIFO core wrapper with BUFG instances for clock connections.
--
--------------------------------------------------------------------------------
-- Library Declarations
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

library unisim;
use unisim.vcomponents.all;

--------------------------------------------------------------------------------
-- Entity Declaration
--------------------------------------------------------------------------------
entity system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4_exdes is
   PORT (
           S_ARESETN                 : IN  std_logic;
           M_AXI_AWID                : OUT std_logic_vector(1-1 DOWNTO 0);
           M_AXI_AWADDR              : OUT std_logic_vector(32-1 DOWNTO 0);
           M_AXI_AWLEN               : OUT std_logic_vector(8-1 DOWNTO 0);
           M_AXI_AWSIZE              : OUT std_logic_vector(3-1 DOWNTO 0);
           M_AXI_AWBURST             : OUT std_logic_vector(2-1 DOWNTO 0);
           M_AXI_AWLOCK              : OUT std_logic_vector(2-1 DOWNTO 0);
           M_AXI_AWCACHE             : OUT std_logic_vector(4-1 DOWNTO 0);
           M_AXI_AWPROT              : OUT std_logic_vector(3-1 DOWNTO 0);
           M_AXI_AWQOS               : OUT std_logic_vector(4-1 DOWNTO 0);
           M_AXI_AWREGION            : OUT std_logic_vector(4-1 DOWNTO 0);
           M_AXI_AWVALID             : OUT std_logic;
           M_AXI_AWREADY             : IN  std_logic;
           M_AXI_WID                 : OUT std_logic_vector(1-1 DOWNTO 0);
           M_AXI_WDATA               : OUT std_logic_vector(64-1 DOWNTO 0);
           M_AXI_WSTRB               : OUT std_logic_vector(64/8-1 DOWNTO 0);
           M_AXI_WLAST               : OUT std_logic;
           M_AXI_WVALID              : OUT std_logic;
           M_AXI_WREADY              : IN  std_logic;
           M_AXI_BID                 : IN  std_logic_vector(1-1 DOWNTO 0);
           M_AXI_BRESP               : IN  std_logic_vector(2-1 DOWNTO 0);
           M_AXI_BVALID              : IN  std_logic;
           M_AXI_BREADY              : OUT std_logic;
           S_AXI_AWID                : IN  std_logic_vector(1-1 DOWNTO 0);
           S_AXI_AWADDR              : IN  std_logic_vector(32-1 DOWNTO 0);
           S_AXI_AWLEN               : IN  std_logic_vector(8-1 DOWNTO 0);
           S_AXI_AWSIZE              : IN  std_logic_vector(3-1 DOWNTO 0);
           S_AXI_AWBURST             : IN  std_logic_vector(2-1 DOWNTO 0);
           S_AXI_AWLOCK              : IN  std_logic_vector(2-1 DOWNTO 0);
           S_AXI_AWCACHE             : IN  std_logic_vector(4-1 DOWNTO 0);
           S_AXI_AWPROT              : IN  std_logic_vector(3-1 DOWNTO 0);
           S_AXI_AWQOS               : IN  std_logic_vector(4-1 DOWNTO 0);
           S_AXI_AWREGION            : IN  std_logic_vector(4-1 DOWNTO 0);
           S_AXI_AWVALID             : IN  std_logic;
           S_AXI_AWREADY             : OUT std_logic;
           S_AXI_WID                 : IN  std_logic_vector(1-1 DOWNTO 0);
           S_AXI_WDATA               : IN  std_logic_vector(64-1 DOWNTO 0);
           S_AXI_WSTRB               : IN  std_logic_vector(64/8-1 DOWNTO 0);
           S_AXI_WLAST               : IN  std_logic;
           S_AXI_WVALID              : IN  std_logic;
           S_AXI_WREADY              : OUT std_logic;
           S_AXI_BID                 : OUT std_logic_vector(1-1 DOWNTO 0);
           S_AXI_BRESP               : OUT std_logic_vector(2-1 DOWNTO 0);
           S_AXI_BVALID              : OUT std_logic;
           S_AXI_BREADY              : IN  std_logic;
           AXI_AW_PROG_FULL          : OUT std_logic;
           AXI_AW_PROG_EMPTY         : OUT std_logic;
           AXI_W_PROG_FULL           : OUT std_logic;
           AXI_W_PROG_EMPTY          : OUT std_logic;
           AXI_B_PROG_FULL           : OUT std_logic;
           AXI_B_PROG_EMPTY          : OUT std_logic;
           M_ACLK                    : IN  std_logic;
           S_ACLK                    : IN  std_logic);

end system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4_exdes;



architecture xilinx of system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4_exdes is


  signal s_aclk_i : std_logic;
  signal m_aclk_i : std_logic;


  component system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4 is
   PORT (
           S_ARESETN                 : IN  std_logic;
           M_AXI_AWID                : OUT std_logic_vector(1-1 DOWNTO 0);
           M_AXI_AWADDR              : OUT std_logic_vector(32-1 DOWNTO 0);
           M_AXI_AWLEN               : OUT std_logic_vector(8-1 DOWNTO 0);
           M_AXI_AWSIZE              : OUT std_logic_vector(3-1 DOWNTO 0);
           M_AXI_AWBURST             : OUT std_logic_vector(2-1 DOWNTO 0);
           M_AXI_AWLOCK              : OUT std_logic_vector(2-1 DOWNTO 0);
           M_AXI_AWCACHE             : OUT std_logic_vector(4-1 DOWNTO 0);
           M_AXI_AWPROT              : OUT std_logic_vector(3-1 DOWNTO 0);
           M_AXI_AWQOS               : OUT std_logic_vector(4-1 DOWNTO 0);
           M_AXI_AWREGION            : OUT std_logic_vector(4-1 DOWNTO 0);
           M_AXI_AWVALID             : OUT std_logic;
           M_AXI_AWREADY             : IN  std_logic;
           M_AXI_WID                 : OUT std_logic_vector(1-1 DOWNTO 0);
           M_AXI_WDATA               : OUT std_logic_vector(64-1 DOWNTO 0);
           M_AXI_WSTRB               : OUT std_logic_vector(64/8-1 DOWNTO 0);
           M_AXI_WLAST               : OUT std_logic;
           M_AXI_WVALID              : OUT std_logic;
           M_AXI_WREADY              : IN  std_logic;
           M_AXI_BID                 : IN  std_logic_vector(1-1 DOWNTO 0);
           M_AXI_BRESP               : IN  std_logic_vector(2-1 DOWNTO 0);
           M_AXI_BVALID              : IN  std_logic;
           M_AXI_BREADY              : OUT std_logic;
           S_AXI_AWID                : IN  std_logic_vector(1-1 DOWNTO 0);
           S_AXI_AWADDR              : IN  std_logic_vector(32-1 DOWNTO 0);
           S_AXI_AWLEN               : IN  std_logic_vector(8-1 DOWNTO 0);
           S_AXI_AWSIZE              : IN  std_logic_vector(3-1 DOWNTO 0);
           S_AXI_AWBURST             : IN  std_logic_vector(2-1 DOWNTO 0);
           S_AXI_AWLOCK              : IN  std_logic_vector(2-1 DOWNTO 0);
           S_AXI_AWCACHE             : IN  std_logic_vector(4-1 DOWNTO 0);
           S_AXI_AWPROT              : IN  std_logic_vector(3-1 DOWNTO 0);
           S_AXI_AWQOS               : IN  std_logic_vector(4-1 DOWNTO 0);
           S_AXI_AWREGION            : IN  std_logic_vector(4-1 DOWNTO 0);
           S_AXI_AWVALID             : IN  std_logic;
           S_AXI_AWREADY             : OUT std_logic;
           S_AXI_WID                 : IN  std_logic_vector(1-1 DOWNTO 0);
           S_AXI_WDATA               : IN  std_logic_vector(64-1 DOWNTO 0);
           S_AXI_WSTRB               : IN  std_logic_vector(64/8-1 DOWNTO 0);
           S_AXI_WLAST               : IN  std_logic;
           S_AXI_WVALID              : IN  std_logic;
           S_AXI_WREADY              : OUT std_logic;
           S_AXI_BID                 : OUT std_logic_vector(1-1 DOWNTO 0);
           S_AXI_BRESP               : OUT std_logic_vector(2-1 DOWNTO 0);
           S_AXI_BVALID              : OUT std_logic;
           S_AXI_BREADY              : IN  std_logic;
           AXI_AW_PROG_FULL          : OUT std_logic;
           AXI_AW_PROG_EMPTY         : OUT std_logic;
           AXI_W_PROG_FULL           : OUT std_logic;
           AXI_W_PROG_EMPTY          : OUT std_logic;
           AXI_B_PROG_FULL           : OUT std_logic;
           AXI_B_PROG_EMPTY          : OUT std_logic;
           M_ACLK                    : IN  std_logic;
           S_ACLK                    : IN  std_logic);

  end component;


begin

  s_aclk_buf: bufg
    PORT map(
      i => S_ACLK,
      o => s_aclk_i
      );

  m_aclk_buf: bufg
    PORT map(
      i => M_ACLK,
      o => m_aclk_i
      );

  exdes_inst : system_axi_interconnect_1_wrapper_fifo_generator_v9_1_4 
    PORT MAP (
           S_ARESETN                 => s_aresetn,
           M_AXI_AWID                => m_axi_awid,
           M_AXI_AWADDR              => m_axi_awaddr,
           M_AXI_AWLEN               => m_axi_awlen,
           M_AXI_AWSIZE              => m_axi_awsize,
           M_AXI_AWBURST             => m_axi_awburst,
           M_AXI_AWLOCK              => m_axi_awlock,
           M_AXI_AWCACHE             => m_axi_awcache,
           M_AXI_AWPROT              => m_axi_awprot,
           M_AXI_AWQOS               => m_axi_awqos,
           M_AXI_AWREGION            => m_axi_awregion,
           M_AXI_AWVALID             => m_axi_awvalid,
           M_AXI_AWREADY             => m_axi_awready,
           M_AXI_WID                 => m_axi_wid,
           M_AXI_WDATA               => m_axi_wdata,
           M_AXI_WSTRB               => m_axi_wstrb,
           M_AXI_WLAST               => m_axi_wlast,
           M_AXI_WVALID              => m_axi_wvalid,
           M_AXI_WREADY              => m_axi_wready,
           M_AXI_BID                 => m_axi_bid,
           M_AXI_BRESP               => m_axi_bresp,
           M_AXI_BVALID              => m_axi_bvalid,
           M_AXI_BREADY              => m_axi_bready,
           S_AXI_AWID                => s_axi_awid,
           S_AXI_AWADDR              => s_axi_awaddr,
           S_AXI_AWLEN               => s_axi_awlen,
           S_AXI_AWSIZE              => s_axi_awsize,
           S_AXI_AWBURST             => s_axi_awburst,
           S_AXI_AWLOCK              => s_axi_awlock,
           S_AXI_AWCACHE             => s_axi_awcache,
           S_AXI_AWPROT              => s_axi_awprot,
           S_AXI_AWQOS               => s_axi_awqos,
           S_AXI_AWREGION            => s_axi_awregion,
           S_AXI_AWVALID             => s_axi_awvalid,
           S_AXI_AWREADY             => s_axi_awready,
           S_AXI_WID                 => s_axi_wid,
           S_AXI_WDATA               => s_axi_wdata,
           S_AXI_WSTRB               => s_axi_wstrb,
           S_AXI_WLAST               => s_axi_wlast,
           S_AXI_WVALID              => s_axi_wvalid,
           S_AXI_WREADY              => s_axi_wready,
           S_AXI_BID                 => s_axi_bid,
           S_AXI_BRESP               => s_axi_bresp,
           S_AXI_BVALID              => s_axi_bvalid,
           S_AXI_BREADY              => s_axi_bready,
           AXI_AW_PROG_FULL          => axi_aw_prog_full,
           AXI_AW_PROG_EMPTY         => axi_aw_prog_empty,
           AXI_W_PROG_FULL           => axi_w_prog_full,
           AXI_W_PROG_EMPTY          => axi_w_prog_empty,
           AXI_B_PROG_FULL           => axi_b_prog_full,
           AXI_B_PROG_EMPTY          => axi_b_prog_empty,
           M_ACLK                    => m_aclk_i,
           S_ACLK                    => s_aclk_i);

end xilinx;
