// Seed: 2714082815
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wand id_2,
    output wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    output supply0 id_6
);
  assign id_5 = 1'b0;
  module_0();
  assign id_3 = id_1;
endmodule
module module_2 (
    input tri id_0,
    output uwire id_1,
    output tri id_2,
    output supply0 id_3
);
  wire id_5;
  module_0(); id_6(
      .id_0(id_0 - id_3 | id_0),
      .id_1(1),
      .id_2(id_2),
      .id_3(1),
      .id_4(1 & id_2),
      .id_5(id_0),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(id_2),
      .id_11(1'b0)
  );
  always @(negedge 1) begin
    $display;
  end
endmodule
