
---------- Begin Simulation Statistics ----------
final_tick                                 4332488000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77322                       # Simulator instruction rate (inst/s)
host_mem_usage                                 905660                       # Number of bytes of host memory used
host_op_rate                                    87940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.33                       # Real time elapsed on the host
host_tick_rate                               33499595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11373297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004332                       # Number of seconds simulated
sim_ticks                                  4332488000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.301805                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1356965                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1380407                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46444                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2443909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27895                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           30566                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2671                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2835338                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  131865                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          859                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6032099                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6033867                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             39538                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2506891                       # Number of branches committed
system.cpu.commit.bw_lim_events                426271                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            5294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          654440                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10012014                       # Number of instructions committed
system.cpu.commit.committedOps               11385310                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7426998                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.532963                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.290997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3771021     50.77%     50.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1250467     16.84%     67.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       863055     11.62%     79.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       419009      5.64%     84.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       160566      2.16%     87.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       178962      2.41%     89.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       299065      4.03%     93.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58582      0.79%     94.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       426271      5.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7426998                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               116697                       # Number of function calls committed.
system.cpu.commit.int_insts                   9271243                       # Number of committed integer instructions.
system.cpu.commit.loads                       1741320                       # Number of loads committed
system.cpu.commit.membars                        5240                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8203252     72.05%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27722      0.24%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1042      0.01%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86244      0.76%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5938      0.05%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            506      0.00%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           719      0.01%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        83053      0.73%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             63      0.00%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          5519      0.05%     73.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4214      0.04%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              10      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          28016      0.25%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1741320     15.29%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1197623     10.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11385310                       # Class of committed instruction
system.cpu.commit.refs                        2938943                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    580319                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11373297                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.866499                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.866499                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                755882                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  7004                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1332567                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12357590                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4172125                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2471187                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  39763                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 24498                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 92398                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2835338                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1725610                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3124186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 23066                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11176460                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   93338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.327218                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4360500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1516725                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.289842                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7531355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.676923                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.660016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4845997     64.34%     64.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   160703      2.13%     66.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   593228      7.88%     74.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   165268      2.19%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   494138      6.56%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   154753      2.05%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   347912      4.62%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   206099      2.74%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   563257      7.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7531355                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1184162                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1626211                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      3086107                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        18424                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      96984505                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1133631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                49477                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2571570                       # Number of branches executed
system.cpu.iew.exec_nop                         12922                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.354458                       # Inst execution rate
system.cpu.iew.exec_refs                      3060054                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1218191                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  107293                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1853378                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5903                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             23410                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1237433                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12039886                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1841863                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56298                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11736358                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    449                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8117                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  39763                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8819                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            17040                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        31715                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       112056                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        39810                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            202                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        31953                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17524                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12094623                       # num instructions consuming a value
system.cpu.iew.wb_count                      11663646                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.494918                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5985852                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.346066                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11677375                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13341454                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7858363                       # number of integer regfile writes
system.cpu.ipc                               1.154070                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.154070                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8466353     71.79%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                28172      0.24%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1096      0.01%     72.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86257      0.73%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                5956      0.05%     72.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 516      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                737      0.01%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           83064      0.70%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  64      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5791      0.05%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4221      0.04%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28460      0.24%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1859038     15.76%     89.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1222851     10.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11792661                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      163128                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013833                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29945     18.36%     18.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     31      0.02%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  127      0.08%     18.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                99      0.06%     18.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   238      0.15%     18.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   33      0.02%     18.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                   27      0.02%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48715     29.86%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 83910     51.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11347010                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30088006                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11080473                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12085064                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12021061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11792661                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5903                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          653656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2760                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            609                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       672015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7531355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.565809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.065617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3643076     48.37%     48.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1179709     15.66%     64.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              726968      9.65%     73.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              593357      7.88%     81.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              480671      6.38%     87.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              268702      3.57%     91.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              424567      5.64%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              149091      1.98%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               65214      0.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7531355                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.360956                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 608774                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1194554                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       583173                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            595749                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             29833                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            39847                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1853378                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1237433                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9103196                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 202510                       # number of misc regfile writes
system.cpu.numCycles                          8664986                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  121726                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              14124428                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  43226                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4232995                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  87292                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    80                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22417112                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12243358                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15229891                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2497837                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 151649                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  39763                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                323571                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1105436                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13907378                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         315463                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              23353                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    466486                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           5909                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           634269                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     19039619                       # The number of ROB reads
system.cpu.rob.rob_writes                    24184734                       # The number of ROB writes
system.cpu.timesIdled                           97829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   627101                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  389872                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           93                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       644651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1290388                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3048                       # Transaction distribution
system.membus.trans_dist::ReadExReq               524                       # Transaction distribution
system.membus.trans_dist::ReadExResp              524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3048                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       228608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  228608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3731                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3731    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3731                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4527500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18921750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            644990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       643590                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        643719                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1271                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          163                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1931018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1936125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     82387136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       159488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               82546624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoopTraffic                       640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           645747                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 645653     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     94      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             645747                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1310682936                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2961820                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         965579997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            22.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               110011                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  378                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       531606                       # number of demand (read+write) hits
system.l2.demand_hits::total                   641995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              110011                       # number of overall hits
system.l2.overall_hits::.cpu.data                 378                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       531606                       # number of overall hits
system.l2.overall_hits::total                  641995                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1480                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3572                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2092                       # number of overall misses
system.l2.overall_misses::.cpu.data              1480                       # number of overall misses
system.l2.overall_misses::total                  3572                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    163806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    123126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        286932000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    163806000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    123126000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       286932000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           112103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       531606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               645567                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          112103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       531606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              645567                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.018661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.796555                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005533                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.018661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.796555                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005533                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78301.147228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83193.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80328.107503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78301.147228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83193.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80328.107503                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    142886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    108326000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    251212000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    142886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    108326000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    251212000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.018661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.796555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.018661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.796555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005533                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68301.147228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73193.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70328.107503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68301.147228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73193.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70328.107503                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       643498                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           643498                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       643498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       643498                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     44364500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      44364500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.892675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.892675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84665.076336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84665.076336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     39124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.892675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.892675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74665.076336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74665.076336                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         110011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       531606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             641617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    163806000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    163806000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       112103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       531606                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         643709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.018661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78301.147228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78301.147228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    142886000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142886000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.018661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68301.147228                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68301.147228                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     78761500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     78761500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.752164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.752164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82386.506276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82386.506276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     69201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     69201500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.752164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72386.506276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72386.506276                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          159                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             159                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          163                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           163                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.975460                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.975460                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3359500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3359500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.975460                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.975460                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21128.930818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21128.930818                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3432.480907                       # Cycle average of tags in use
system.l2.tags.total_refs                     1290127                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    351.437483                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      91.718050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1973.224170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1367.538687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026188                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3667                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027977                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10325959                       # Number of tag accesses
system.l2.tags.data_accesses                 10325959                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         133888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          94720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             228608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       133888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        133888                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3572                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          30903259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21862726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52765986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     30903259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30903259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         30903259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21862726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52765986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000588500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8146                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     37310250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               104285250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10445.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29195.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2779                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.282472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.758292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.640378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          249     31.40%     31.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          234     29.51%     60.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          105     13.24%     74.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      7.57%     81.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      2.90%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      3.03%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.65%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.13%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68      8.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          793                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 228608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  228608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        52.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4279075000                       # Total gap between requests
system.mem_ctrls.avgGap                    1197949.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       133888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        94720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 30903259.281964544207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 21862726.451867841184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56808750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     47476500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27155.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32078.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2770320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1472460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10738560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     341739840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        258308610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1446152640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2061182430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.750292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3757090000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    430838000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2891700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1536975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14765520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     341739840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        234038010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1466591040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2061563085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        475.838152                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3810311500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    377616500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1585172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1585172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1585172                       # number of overall hits
system.cpu.icache.overall_hits::total         1585172                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       140438                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         140438                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       140438                       # number of overall misses
system.cpu.icache.overall_misses::total        140438                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2237337500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2237337500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2237337500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2237337500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1725610                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1725610                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1725610                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1725610                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081385                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081385                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081385                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081385                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15931.140432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15931.140432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15931.140432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15931.140432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            374370                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       643590                       # number of writebacks
system.cpu.icache.writebacks::total            643590                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        28325                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        28325                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        28325                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        28325                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       112113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       112113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       112113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       531606                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       643719                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1853541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1853541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1853541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   9800002219                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11653543219                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.064970                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064970                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.064970                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.373039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16532.792807                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16532.792807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16532.792807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18434.709576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18103.463187                       # average overall mshr miss latency
system.cpu.icache.replacements                 643590                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1585172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1585172                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       140438                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        140438                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2237337500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2237337500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1725610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1725610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15931.140432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15931.140432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        28325                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        28325                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       112113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       112113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1853541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1853541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.064970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064970                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16532.792807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16532.792807                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       531606                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       531606                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   9800002219                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   9800002219                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18434.709576                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18434.709576                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.847518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2228891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            643719                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.462522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    26.422248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   101.425270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.206424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.792385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          103                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.195312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4094939                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4094939                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2987084                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2987084                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2998522                       # number of overall hits
system.cpu.dcache.overall_hits::total         2998522                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6347                       # number of overall misses
system.cpu.dcache.overall_misses::total          6347                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    407906999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    407906999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    407906999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    407906999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2993406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2993406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3004869                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3004869                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64521.828377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64521.828377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64267.685363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64267.685363                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          392                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4319                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4319                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2026                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    134870499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    134870499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    136706999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    136706999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67334.248128                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67334.248128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67476.307502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67476.307502                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1051                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1794519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1794519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    159589500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    159589500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1797112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1797112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61546.278442                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61546.278442                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     83135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     83135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66721.508828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66721.508828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1191528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1191528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    243612500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    243612500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67839.738234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67839.738234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          619                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          619                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     47168500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     47168500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76201.130856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76201.130856                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11438                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11438                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11463                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11463                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002181                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002181                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1836500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1836500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002006                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002006                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79847.826087                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79847.826087                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4704999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4704999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34094.195652                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34094.195652                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4566999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4566999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 33094.195652                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 33094.195652                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5827                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5827                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       373500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       373500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000343                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       186750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       186750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       185750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       185750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           930.334036                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3011663                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1492.399901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   930.334036                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.908529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.908529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          956                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6033894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6033894                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4332488000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4332488000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
