// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="yuv_filter_yuv_filter,hls_ip_2024_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=65500765,HLS_SYN_TPT=none,HLS_SYN_MEM=12291,HLS_SYN_DSP=0,HLS_SYN_FF=4122,HLS_SYN_LUT=6366,HLS_VERSION=2024_2}" *)

module yuv_filter (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 306'd1;
parameter    ap_ST_fsm_state2 = 306'd2;
parameter    ap_ST_fsm_state3 = 306'd4;
parameter    ap_ST_fsm_state4 = 306'd8;
parameter    ap_ST_fsm_state5 = 306'd16;
parameter    ap_ST_fsm_state6 = 306'd32;
parameter    ap_ST_fsm_state7 = 306'd64;
parameter    ap_ST_fsm_state8 = 306'd128;
parameter    ap_ST_fsm_state9 = 306'd256;
parameter    ap_ST_fsm_state10 = 306'd512;
parameter    ap_ST_fsm_state11 = 306'd1024;
parameter    ap_ST_fsm_state12 = 306'd2048;
parameter    ap_ST_fsm_state13 = 306'd4096;
parameter    ap_ST_fsm_state14 = 306'd8192;
parameter    ap_ST_fsm_state15 = 306'd16384;
parameter    ap_ST_fsm_state16 = 306'd32768;
parameter    ap_ST_fsm_state17 = 306'd65536;
parameter    ap_ST_fsm_state18 = 306'd131072;
parameter    ap_ST_fsm_state19 = 306'd262144;
parameter    ap_ST_fsm_state20 = 306'd524288;
parameter    ap_ST_fsm_state21 = 306'd1048576;
parameter    ap_ST_fsm_state22 = 306'd2097152;
parameter    ap_ST_fsm_state23 = 306'd4194304;
parameter    ap_ST_fsm_state24 = 306'd8388608;
parameter    ap_ST_fsm_state25 = 306'd16777216;
parameter    ap_ST_fsm_state26 = 306'd33554432;
parameter    ap_ST_fsm_state27 = 306'd67108864;
parameter    ap_ST_fsm_state28 = 306'd134217728;
parameter    ap_ST_fsm_state29 = 306'd268435456;
parameter    ap_ST_fsm_state30 = 306'd536870912;
parameter    ap_ST_fsm_state31 = 306'd1073741824;
parameter    ap_ST_fsm_state32 = 306'd2147483648;
parameter    ap_ST_fsm_state33 = 306'd4294967296;
parameter    ap_ST_fsm_state34 = 306'd8589934592;
parameter    ap_ST_fsm_state35 = 306'd17179869184;
parameter    ap_ST_fsm_state36 = 306'd34359738368;
parameter    ap_ST_fsm_state37 = 306'd68719476736;
parameter    ap_ST_fsm_state38 = 306'd137438953472;
parameter    ap_ST_fsm_state39 = 306'd274877906944;
parameter    ap_ST_fsm_state40 = 306'd549755813888;
parameter    ap_ST_fsm_state41 = 306'd1099511627776;
parameter    ap_ST_fsm_state42 = 306'd2199023255552;
parameter    ap_ST_fsm_state43 = 306'd4398046511104;
parameter    ap_ST_fsm_state44 = 306'd8796093022208;
parameter    ap_ST_fsm_state45 = 306'd17592186044416;
parameter    ap_ST_fsm_state46 = 306'd35184372088832;
parameter    ap_ST_fsm_state47 = 306'd70368744177664;
parameter    ap_ST_fsm_state48 = 306'd140737488355328;
parameter    ap_ST_fsm_state49 = 306'd281474976710656;
parameter    ap_ST_fsm_state50 = 306'd562949953421312;
parameter    ap_ST_fsm_state51 = 306'd1125899906842624;
parameter    ap_ST_fsm_state52 = 306'd2251799813685248;
parameter    ap_ST_fsm_state53 = 306'd4503599627370496;
parameter    ap_ST_fsm_state54 = 306'd9007199254740992;
parameter    ap_ST_fsm_state55 = 306'd18014398509481984;
parameter    ap_ST_fsm_state56 = 306'd36028797018963968;
parameter    ap_ST_fsm_state57 = 306'd72057594037927936;
parameter    ap_ST_fsm_state58 = 306'd144115188075855872;
parameter    ap_ST_fsm_state59 = 306'd288230376151711744;
parameter    ap_ST_fsm_state60 = 306'd576460752303423488;
parameter    ap_ST_fsm_state61 = 306'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 306'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 306'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 306'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 306'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 306'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 306'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 306'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 306'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 306'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 306'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 306'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 306'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 306'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 306'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 306'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 306'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 306'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 306'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 306'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 306'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 306'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 306'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 306'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 306'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 306'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 306'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 306'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 306'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 306'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 306'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 306'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 306'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 306'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 306'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 306'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 306'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 306'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 306'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 306'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 306'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 306'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 306'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 306'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 306'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 306'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 306'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 306'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 306'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 306'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 306'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 306'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 306'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 306'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 306'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 306'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 306'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 306'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 306'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 306'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 306'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 306'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 306'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 306'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 306'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 306'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 306'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 306'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 306'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 306'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 306'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 306'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 306'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 306'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 306'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 306'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 306'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 306'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 306'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 306'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 306'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 306'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 306'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 306'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 306'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 306'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 306'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 306'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 306'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 306'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 306'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 306'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 306'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 306'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 306'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 306'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 306'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 306'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 306'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 306'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 306'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 306'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 306'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 306'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 306'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 306'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 306'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 306'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 306'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 306'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 306'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 306'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 306'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 306'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 306'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 306'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 306'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 306'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 306'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 306'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 306'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 306'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 306'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 306'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 306'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 306'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 306'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 306'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 306'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 306'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 306'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 306'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 306'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 306'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 306'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 306'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 306'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 306'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 306'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 306'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 306'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 306'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 306'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 306'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 306'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 306'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 306'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 306'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 306'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 306'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 306'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 306'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 306'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 306'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 306'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 306'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 306'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 306'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 306'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 306'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 306'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 306'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 306'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 306'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 306'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 306'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 306'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 306'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 306'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 306'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 306'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_pp0_stage0 = 306'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_pp0_stage1 = 306'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_pp0_stage2 = 306'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state312 = 306'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state313 = 306'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state314 = 306'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state315 = 306'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state316 = 306'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state317 = 306'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state318 = 306'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state319 = 306'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state320 = 306'd7067388259113537318333190002971674063309935587502475832486424805170479104;
parameter    ap_ST_fsm_state321 = 306'd14134776518227074636666380005943348126619871175004951664972849610340958208;
parameter    ap_ST_fsm_state322 = 306'd28269553036454149273332760011886696253239742350009903329945699220681916416;
parameter    ap_ST_fsm_state323 = 306'd56539106072908298546665520023773392506479484700019806659891398441363832832;
parameter    ap_ST_fsm_state324 = 306'd113078212145816597093331040047546785012958969400039613319782796882727665664;
parameter    ap_ST_fsm_state325 = 306'd226156424291633194186662080095093570025917938800079226639565593765455331328;
parameter    ap_ST_fsm_state326 = 306'd452312848583266388373324160190187140051835877600158453279131187530910662656;
parameter    ap_ST_fsm_state327 = 306'd904625697166532776746648320380374280103671755200316906558262375061821325312;
parameter    ap_ST_fsm_state328 = 306'd1809251394333065553493296640760748560207343510400633813116524750123642650624;
parameter    ap_ST_fsm_state329 = 306'd3618502788666131106986593281521497120414687020801267626233049500247285301248;
parameter    ap_ST_fsm_state330 = 306'd7237005577332262213973186563042994240829374041602535252466099000494570602496;
parameter    ap_ST_fsm_state331 = 306'd14474011154664524427946373126085988481658748083205070504932198000989141204992;
parameter    ap_ST_fsm_state332 = 306'd28948022309329048855892746252171976963317496166410141009864396001978282409984;
parameter    ap_ST_fsm_state333 = 306'd57896044618658097711785492504343953926634992332820282019728792003956564819968;
parameter    ap_ST_fsm_state334 = 306'd115792089237316195423570985008687907853269984665640564039457584007913129639936;
parameter    ap_ST_fsm_state335 = 306'd231584178474632390847141970017375815706539969331281128078915168015826259279872;
parameter    ap_ST_fsm_state336 = 306'd463168356949264781694283940034751631413079938662562256157830336031652518559744;
parameter    ap_ST_fsm_state337 = 306'd926336713898529563388567880069503262826159877325124512315660672063305037119488;
parameter    ap_ST_fsm_state338 = 306'd1852673427797059126777135760139006525652319754650249024631321344126610074238976;
parameter    ap_ST_fsm_state339 = 306'd3705346855594118253554271520278013051304639509300498049262642688253220148477952;
parameter    ap_ST_fsm_state340 = 306'd7410693711188236507108543040556026102609279018600996098525285376506440296955904;
parameter    ap_ST_fsm_state341 = 306'd14821387422376473014217086081112052205218558037201992197050570753012880593911808;
parameter    ap_ST_fsm_state342 = 306'd29642774844752946028434172162224104410437116074403984394101141506025761187823616;
parameter    ap_ST_fsm_state343 = 306'd59285549689505892056868344324448208820874232148807968788202283012051522375647232;
parameter    ap_ST_fsm_state344 = 306'd118571099379011784113736688648896417641748464297615937576404566024103044751294464;
parameter    ap_ST_fsm_state345 = 306'd237142198758023568227473377297792835283496928595231875152809132048206089502588928;
parameter    ap_ST_fsm_state346 = 306'd474284397516047136454946754595585670566993857190463750305618264096412179005177856;
parameter    ap_ST_fsm_state347 = 306'd948568795032094272909893509191171341133987714380927500611236528192824358010355712;
parameter    ap_ST_fsm_state348 = 306'd1897137590064188545819787018382342682267975428761855001222473056385648716020711424;
parameter    ap_ST_fsm_state349 = 306'd3794275180128377091639574036764685364535950857523710002444946112771297432041422848;
parameter    ap_ST_fsm_state350 = 306'd7588550360256754183279148073529370729071901715047420004889892225542594864082845696;
parameter    ap_ST_fsm_state351 = 306'd15177100720513508366558296147058741458143803430094840009779784451085189728165691392;
parameter    ap_ST_fsm_state352 = 306'd30354201441027016733116592294117482916287606860189680019559568902170379456331382784;
parameter    ap_ST_fsm_state353 = 306'd60708402882054033466233184588234965832575213720379360039119137804340758912662765568;
parameter    ap_ST_fsm_state354 = 306'd121416805764108066932466369176469931665150427440758720078238275608681517825325531136;
parameter    ap_ST_fsm_state355 = 306'd242833611528216133864932738352939863330300854881517440156476551217363035650651062272;
parameter    ap_ST_fsm_state356 = 306'd485667223056432267729865476705879726660601709763034880312953102434726071301302124544;
parameter    ap_ST_fsm_state357 = 306'd971334446112864535459730953411759453321203419526069760625906204869452142602604249088;
parameter    ap_ST_fsm_state358 = 306'd1942668892225729070919461906823518906642406839052139521251812409738904285205208498176;
parameter    ap_ST_fsm_state359 = 306'd3885337784451458141838923813647037813284813678104279042503624819477808570410416996352;
parameter    ap_ST_fsm_state360 = 306'd7770675568902916283677847627294075626569627356208558085007249638955617140820833992704;
parameter    ap_ST_fsm_state361 = 306'd15541351137805832567355695254588151253139254712417116170014499277911234281641667985408;
parameter    ap_ST_fsm_state362 = 306'd31082702275611665134711390509176302506278509424834232340028998555822468563283335970816;
parameter    ap_ST_fsm_state363 = 306'd62165404551223330269422781018352605012557018849668464680057997111644937126566671941632;
parameter    ap_ST_fsm_state364 = 306'd124330809102446660538845562036705210025114037699336929360115994223289874253133343883264;
parameter    ap_ST_fsm_state365 = 306'd248661618204893321077691124073410420050228075398673858720231988446579748506266687766528;
parameter    ap_ST_fsm_state366 = 306'd497323236409786642155382248146820840100456150797347717440463976893159497012533375533056;
parameter    ap_ST_fsm_state367 = 306'd994646472819573284310764496293641680200912301594695434880927953786318994025066751066112;
parameter    ap_ST_fsm_state368 = 306'd1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224;
parameter    ap_ST_fsm_state369 = 306'd3978585891278293137243057985174566720803649206378781739523711815145275976100267004264448;
parameter    ap_ST_fsm_state370 = 306'd7957171782556586274486115970349133441607298412757563479047423630290551952200534008528896;
parameter    ap_ST_fsm_state371 = 306'd15914343565113172548972231940698266883214596825515126958094847260581103904401068017057792;
parameter    ap_ST_fsm_state372 = 306'd31828687130226345097944463881396533766429193651030253916189694521162207808802136034115584;
parameter    ap_ST_fsm_state373 = 306'd63657374260452690195888927762793067532858387302060507832379389042324415617604272068231168;
parameter    ap_ST_fsm_state374 = 306'd127314748520905380391777855525586135065716774604121015664758778084648831235208544136462336;
parameter    ap_ST_fsm_state375 = 306'd254629497041810760783555711051172270131433549208242031329517556169297662470417088272924672;
parameter    ap_ST_fsm_state376 = 306'd509258994083621521567111422102344540262867098416484062659035112338595324940834176545849344;
parameter    ap_ST_fsm_state377 = 306'd1018517988167243043134222844204689080525734196832968125318070224677190649881668353091698688;
parameter    ap_ST_fsm_state378 = 306'd2037035976334486086268445688409378161051468393665936250636140449354381299763336706183397376;
parameter    ap_ST_fsm_state379 = 306'd4074071952668972172536891376818756322102936787331872501272280898708762599526673412366794752;
parameter    ap_ST_fsm_state380 = 306'd8148143905337944345073782753637512644205873574663745002544561797417525199053346824733589504;
parameter    ap_ST_fsm_state381 = 306'd16296287810675888690147565507275025288411747149327490005089123594835050398106693649467179008;
parameter    ap_ST_fsm_state382 = 306'd32592575621351777380295131014550050576823494298654980010178247189670100796213387298934358016;
parameter    ap_ST_fsm_state383 = 306'd65185151242703554760590262029100101153646988597309960020356494379340201592426774597868716032;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [305:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in_channels_ch1;
wire   [63:0] in_channels_ch2;
wire   [63:0] in_channels_ch3;
wire   [63:0] in_width;
wire   [63:0] in_height;
wire   [63:0] out_channels_ch1;
wire   [63:0] out_channels_ch2;
wire   [63:0] out_channels_ch3;
wire   [63:0] out_width;
wire   [63:0] out_height;
wire   [7:0] Y_scale;
wire   [7:0] U_scale;
wire   [7:0] V_scale;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state148;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state149;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state150;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state161;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state162;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state230;
wire    ap_CS_fsm_state163;
wire    ap_CS_fsm_state231;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
reg    gmem_0_AWVALID;
wire    gmem_0_AWREADY;
reg   [63:0] gmem_0_AWADDR;
wire   [31:0] gmem_0_AWLEN;
reg    gmem_0_WVALID;
wire    gmem_0_WREADY;
reg   [15:0] gmem_0_WDATA;
reg   [1:0] gmem_0_WSTRB;
reg    gmem_0_ARVALID;
wire    gmem_0_ARREADY;
reg   [63:0] gmem_0_ARADDR;
wire   [31:0] gmem_0_ARLEN;
wire    gmem_0_RVALID;
reg    gmem_0_RREADY;
wire   [15:0] gmem_0_RDATA;
wire   [9:0] gmem_0_RFIFONUM;
wire    gmem_0_BVALID;
reg    gmem_0_BREADY;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp2;
reg    ap_enable_reg_pp0_iter25;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp3;
reg    ap_block_pp0_stage2_subdone_grp3_done_reg;
reg    ap_block_pp0_stage2_subdone_grp3;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0_grp4;
reg    ap_block_pp0_stage0_subdone_grp4_done_reg;
reg    ap_block_pp0_stage0_subdone_grp4;
wire    ap_block_pp0_stage2_grp6;
reg    ap_block_pp0_stage2_subdone_grp6_done_reg;
reg    ap_block_pp0_stage2_subdone_grp6;
reg    ap_enable_reg_pp0_iter26;
wire    ap_CS_fsm_state313;
wire    ap_CS_fsm_state314;
wire    ap_CS_fsm_state382;
wire    ap_CS_fsm_state315;
wire    ap_CS_fsm_state383;
reg   [63:0] gmem_addr_reg_2131;
reg    ap_block_state1;
reg   [63:0] gmem_addr_1_reg_2137;
reg   [63:0] out_channels_ch3_read_reg_2143;
reg   [63:0] out_channels_ch2_read_reg_2148;
reg   [63:0] out_channels_ch1_read_reg_2153;
reg   [63:0] in_channels_ch3_read_reg_2158;
reg   [63:0] in_channels_ch2_read_reg_2163;
reg   [63:0] in_channels_ch1_read_reg_2168;
reg   [15:0] width_reg_2173;
reg   [7:0] V_scale_read_reg_2182;
reg   [7:0] U_scale_read_reg_2187;
reg   [7:0] Y_scale_read_reg_2192;
reg   [63:0] out_height_read_reg_2197;
reg   [63:0] out_width_read_reg_2202;
reg   [15:0] height_reg_2207;
wire   [0:0] icmp_ln75_fu_767_p2;
reg   [0:0] icmp_ln75_reg_2217;
wire   [15:0] add_ln75_fu_780_p2;
reg   [15:0] add_ln75_reg_2224;
wire    ap_CS_fsm_state75;
wire   [21:0] trunc_ln75_fu_816_p1;
reg   [21:0] trunc_ln75_reg_2229;
wire   [63:0] zext_ln78_fu_820_p1;
reg   [63:0] zext_ln78_reg_2234;
wire   [14:0] zext_ln163_1_fu_824_p1;
reg   [14:0] zext_ln163_1_reg_2241;
wire   [14:0] zext_ln164_1_fu_827_p1;
reg   [14:0] zext_ln164_1_reg_2246;
wire   [14:0] zext_ln165_1_fu_830_p1;
reg   [14:0] zext_ln165_1_reg_2251;
wire   [15:0] add_ln78_fu_843_p2;
reg   [15:0] add_ln78_reg_2266;
wire    ap_CS_fsm_state76;
wire   [21:0] add_ln86_fu_857_p2;
reg   [21:0] add_ln86_reg_2271;
reg   [63:0] gmem_addr_4_reg_2276;
wire   [0:0] trunc_ln80_fu_892_p1;
reg   [0:0] trunc_ln80_reg_2282;
reg   [63:0] gmem_addr_5_reg_2287;
wire   [0:0] trunc_ln81_fu_926_p1;
reg   [0:0] trunc_ln81_reg_2293;
reg   [63:0] gmem_addr_6_reg_2298;
wire   [0:0] trunc_ln82_fu_960_p1;
reg   [0:0] trunc_ln82_reg_2304;
reg   [15:0] gmem_addr_4_read_reg_2309;
wire   [7:0] R_fu_984_p1;
reg   [7:0] R_reg_2314;
reg   [15:0] gmem_addr_5_read_reg_2321;
wire   [7:0] G_fu_1004_p1;
reg   [7:0] G_reg_2326;
reg   [15:0] gmem_addr_6_read_reg_2332;
wire   [7:0] B_fu_1024_p1;
reg   [7:0] B_reg_2337;
wire    ap_CS_fsm_state151;
wire   [14:0] zext_ln83_fu_1028_p1;
wire   [15:0] add_ln83_3_fu_1049_p2;
reg   [15:0] add_ln83_3_reg_2355;
wire    ap_CS_fsm_state153;
wire  signed [15:0] mul_ln84_fu_1055_p2;
wire   [14:0] add_ln84_1_fu_1085_p2;
reg   [14:0] add_ln84_1_reg_2365;
wire   [15:0] mul_ln85_fu_1091_p2;
wire   [13:0] add_ln85_1_fu_1124_p2;
reg   [13:0] add_ln85_1_reg_2375;
reg   [7:0] trunc_ln4_reg_2380;
wire    ap_CS_fsm_state154;
reg   [0:0] bit_sel1_reg_2385;
reg   [6:0] part_sel1_reg_2390;
reg   [0:0] bit_sel_reg_2395;
reg   [6:0] part_sel_reg_2400;
wire   [15:0] add_ln155_fu_1284_p2;
reg   [15:0] add_ln155_reg_2408;
wire    ap_CS_fsm_state156;
wire   [21:0] add_ln17_fu_1314_p2;
reg   [21:0] add_ln17_reg_2413;
reg   [63:0] gmem_addr_7_reg_2439;
reg   [63:0] gmem_addr_8_reg_2445;
wire   [15:0] add_ln158_fu_1360_p2;
reg   [15:0] add_ln158_reg_2454;
wire    ap_CS_fsm_state157;
wire   [63:0] zext_ln160_1_fu_1375_p1;
reg   [63:0] zext_ln160_1_reg_2459;
reg   [7:0] Y_2_reg_2481;
wire    ap_CS_fsm_state158;
reg   [7:0] U_2_reg_2486;
reg   [7:0] V_2_reg_2491;
reg   [7:0] trunc_ln8_reg_2496;
wire    ap_CS_fsm_state159;
reg   [7:0] trunc_ln9_reg_2501;
reg   [7:0] trunc_ln10_reg_2506;
wire   [31:0] mul_ln94_fu_1446_p2;
reg   [31:0] mul_ln94_reg_2511;
wire   [0:0] icmp_ln115_fu_1455_p2;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] select_ln16_fu_1483_p3;
reg   [15:0] select_ln16_reg_2520;
reg   [15:0] select_ln16_reg_2520_pp0_iter1_reg;
wire   [26:0] add_ln120_1_fu_1523_p2;
reg   [26:0] add_ln120_1_reg_2526;
reg   [26:0] add_ln120_1_reg_2526_pp0_iter1_reg;
wire   [21:0] trunc_ln115_fu_1529_p1;
reg   [21:0] trunc_ln115_reg_2531;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
reg   [0:0] bit_sel2_reg_2551;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
wire   [6:0] trunc_ln124_fu_1587_p1;
reg   [6:0] trunc_ln124_reg_2556;
reg   [0:0] bit_sel3_reg_2563;
wire   [6:0] trunc_ln125_fu_1599_p1;
reg   [6:0] trunc_ln125_reg_2568;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
wire   [0:0] xor_ln124_fu_1633_p2;
reg   [0:0] xor_ln124_reg_2588;
wire   [0:0] trunc_ln129_fu_1660_p1;
reg   [0:0] trunc_ln129_reg_2599;
reg    ap_block_pp0_stage1_11001_grp2;
wire   [1:0] shl_ln129_fu_1668_p2;
reg   [1:0] shl_ln129_reg_2604;
reg   [63:0] gmem_addr_9_reg_2609;
wire   [0:0] trunc_ln130_fu_1705_p1;
reg   [0:0] trunc_ln130_reg_2615;
reg   [0:0] trunc_ln130_reg_2615_pp0_iter2_reg;
reg   [63:0] gmem_addr_10_reg_2621;
reg   [63:0] gmem_addr_10_reg_2621_pp0_iter2_reg;
wire   [0:0] trunc_ln131_fu_1740_p1;
reg   [0:0] trunc_ln131_reg_2627;
reg   [0:0] trunc_ln131_reg_2627_pp0_iter2_reg;
reg   [63:0] gmem_addr_11_reg_2633;
reg   [63:0] gmem_addr_11_reg_2633_pp0_iter2_reg;
wire  signed [17:0] grp_fu_2087_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [18:0] add_ln128_fu_1797_p2;
reg   [18:0] add_ln128_reg_2645;
reg   [18:0] add_ln128_reg_2645_pp0_iter2_reg;
reg   [2:0] tmp_15_reg_2651;
wire  signed [17:0] grp_fu_2107_p3;
wire   [0:0] icmp_ln128_fu_1866_p2;
reg   [0:0] icmp_ln128_reg_2661;
wire   [15:0] shl_ln129_2_fu_1886_p2;
reg   [15:0] shl_ln129_2_reg_2667;
wire  signed [17:0] grp_fu_2115_p3;
reg  signed [17:0] add_ln127_1_reg_2672;
wire   [0:0] icmp_ln127_fu_1901_p2;
reg   [0:0] icmp_ln127_reg_2678;
wire   [1:0] shl_ln130_fu_1910_p2;
reg   [1:0] shl_ln130_reg_2684;
wire   [15:0] shl_ln130_2_fu_1967_p2;
reg   [15:0] shl_ln130_2_reg_2689;
wire   [1:0] shl_ln131_fu_1976_p2;
reg   [1:0] shl_ln131_reg_2694;
reg    ap_block_pp0_stage2_11001_grp6;
wire   [15:0] shl_ln131_2_fu_2033_p2;
reg   [15:0] shl_ln131_2_reg_2699;
reg   [63:0] gmem_addr_3_reg_2710;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_condition_pp0_exit_iter0_state232;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
wire   [7:0] p_yuv_channels_ch1_q0;
wire   [7:0] p_yuv_channels_ch2_q0;
wire   [7:0] p_yuv_channels_ch3_q0;
wire   [7:0] p_scale_channels_ch1_q0;
wire   [7:0] p_scale_channels_ch2_q0;
wire   [7:0] p_scale_channels_ch3_q0;
reg   [15:0] y_reg_682;
wire   [0:0] icmp_ln75_1_fu_775_p2;
wire    ap_CS_fsm_state155;
reg   [15:0] y_1_reg_693;
wire   [0:0] icmp_ln155_fu_1279_p2;
wire    ap_CS_fsm_state160;
wire   [63:0] zext_ln86_3_fu_1238_p1;
wire   [0:0] icmp_ln158_fu_1355_p2;
wire   [63:0] zext_ln120_3_fu_1562_p1;
wire    ap_block_pp0_stage1_grp0;
wire  signed [63:0] sext_ln69_fu_732_p1;
wire  signed [63:0] sext_ln70_fu_757_p1;
wire  signed [63:0] sext_ln80_fu_882_p1;
wire   [0:0] icmp_ln78_fu_838_p2;
wire  signed [63:0] sext_ln81_fu_916_p1;
wire  signed [63:0] sext_ln82_fu_950_p1;
wire  signed [63:0] sext_ln111_1_fu_1320_p1;
wire  signed [63:0] sext_ln112_1_fu_1330_p1;
wire  signed [63:0] sext_ln129_fu_1684_p1;
wire  signed [63:0] sext_ln130_fu_1719_p1;
wire  signed [63:0] sext_ln131_fu_1754_p1;
wire  signed [63:0] sext_ln111_fu_2039_p1;
wire  signed [63:0] sext_ln112_fu_2050_p1;
reg    ap_block_state162_io;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage1_01001_grp2;
reg    ap_block_pp0_stage2_11001_grp3;
reg    ap_block_pp0_stage0_11001_grp4;
wire    ap_block_pp0_stage0_01001_grp4;
wire    ap_block_pp0_stage2_01001_grp6;
reg    ap_block_state314_io;
reg   [15:0] x_fu_276;
reg   [15:0] x_1_fu_304;
reg   [15:0] y_2_fu_308;
wire   [15:0] add_ln118_fu_1533_p2;
wire    ap_block_pp0_stage0;
reg   [15:0] x_2_fu_312;
wire   [15:0] select_ln115_fu_1491_p3;
reg   [31:0] indvar_flatten_fu_316;
wire   [31:0] add_ln115_1_fu_1460_p2;
reg    p_yuv_channels_ch1_we0_local;
wire   [7:0] Y_fu_1244_p2;
reg    p_yuv_channels_ch1_ce0_local;
reg   [21:0] p_yuv_channels_ch1_address0_local;
reg    p_yuv_channels_ch2_we0_local;
wire   [7:0] U_fu_1255_p3;
reg    p_yuv_channels_ch2_ce0_local;
reg   [21:0] p_yuv_channels_ch2_address0_local;
reg    p_yuv_channels_ch3_we0_local;
wire   [7:0] V_fu_1268_p3;
reg    p_yuv_channels_ch3_ce0_local;
reg   [21:0] p_yuv_channels_ch3_address0_local;
reg    p_scale_channels_ch1_we0_local;
reg    p_scale_channels_ch1_ce0_local;
reg   [21:0] p_scale_channels_ch1_address0_local;
reg    p_scale_channels_ch2_we0_local;
reg    p_scale_channels_ch2_ce0_local;
reg   [21:0] p_scale_channels_ch2_address0_local;
reg    p_scale_channels_ch3_we0_local;
reg    p_scale_channels_ch3_ce0_local;
reg   [21:0] p_scale_channels_ch3_address0_local;
wire   [62:0] trunc_ln_fu_722_p4;
wire   [62:0] trunc_ln1_fu_747_p4;
wire   [25:0] tmp_fu_786_p3;
wire   [23:0] tmp_1_fu_798_p3;
wire   [26:0] zext_ln86_fu_794_p1;
wire   [26:0] zext_ln86_1_fu_806_p1;
wire   [26:0] add_ln86_1_fu_810_p2;
wire   [21:0] zext_ln86_2_fu_853_p1;
wire   [63:0] zext_ln78_1_fu_849_p1;
wire   [63:0] add_ln80_1_fu_862_p2;
wire   [63:0] add_ln80_fu_867_p2;
wire   [62:0] trunc_ln80_1_fu_872_p4;
wire   [63:0] add_ln81_1_fu_896_p2;
wire   [63:0] add_ln81_fu_901_p2;
wire   [62:0] trunc_ln81_1_fu_906_p4;
wire   [63:0] add_ln82_1_fu_930_p2;
wire   [63:0] add_ln82_fu_935_p2;
wire   [62:0] trunc_ln82_1_fu_940_p4;
wire   [3:0] shl_ln_fu_968_p3;
wire   [15:0] zext_ln80_fu_975_p1;
wire   [15:0] lshr_ln80_fu_979_p2;
wire   [3:0] shl_ln1_fu_988_p3;
wire   [15:0] zext_ln81_fu_995_p1;
wire   [15:0] lshr_ln81_fu_999_p2;
wire   [3:0] shl_ln2_fu_1008_p3;
wire   [15:0] zext_ln82_fu_1015_p1;
wire   [15:0] lshr_ln82_fu_1019_p2;
wire   [14:0] tmp_2_fu_1038_p3;
wire   [15:0] zext_ln83_3_fu_1045_p1;
wire   [15:0] zext_ln83_1_fu_1035_p1;
wire   [7:0] mul_ln84_fu_1055_p0;
wire  signed [7:0] mul_ln84_fu_1055_p1;
wire   [11:0] tmp_5_fu_1068_p3;
wire   [14:0] p_shl1_fu_1061_p3;
wire   [14:0] zext_ln84_1_fu_1075_p1;
wire   [14:0] sub_ln84_fu_1079_p2;
wire   [7:0] mul_ln85_fu_1091_p0;
wire  signed [7:0] mul_ln85_fu_1091_p1;
wire   [13:0] zext_ln85_1_fu_1097_p1;
wire   [8:0] tmp_6_fu_1107_p3;
wire   [13:0] sub_ln85_fu_1101_p2;
wire   [13:0] zext_ln85_2_fu_1114_p1;
wire   [13:0] sub_ln85_1_fu_1118_p2;
wire   [13:0] tmp_3_fu_1130_p3;
wire   [8:0] tmp_4_fu_1141_p3;
wire   [14:0] zext_ln83_4_fu_1137_p1;
wire   [14:0] zext_ln83_7_fu_1148_p1;
wire   [14:0] add_ln83_4_fu_1152_p2;
wire   [15:0] zext_ln83_5_fu_1158_p1;
wire   [12:0] grp_fu_2060_p3;
wire   [15:0] zext_ln83_6_fu_1167_p1;
wire   [15:0] add_ln83_fu_1162_p2;
wire   [15:0] add_ln83_2_fu_1170_p2;
wire   [15:0] zext_ln84_fu_1186_p1;
wire  signed [15:0] grp_fu_2069_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln84_2_fu_1189_p2;
wire  signed [15:0] sext_ln85_fu_1212_p1;
wire   [15:0] grp_fu_2078_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln85_2_fu_1215_p2;
wire   [0:0] xor_ln84_fu_1250_p2;
wire   [0:0] xor_ln85_fu_1263_p2;
wire   [11:0] trunc_ln160_fu_1290_p1;
wire   [13:0] trunc_ln160_1_fu_1302_p1;
wire   [21:0] p_shl2_fu_1294_p3;
wire   [21:0] p_shl3_fu_1306_p3;
wire   [62:0] grp_fu_704_p4;
wire   [62:0] grp_fu_713_p4;
wire   [21:0] zext_ln160_fu_1366_p1;
wire   [21:0] add_ln160_fu_1370_p2;
wire   [7:0] mul_ln163_fu_1389_p0;
wire   [7:0] mul_ln163_fu_1389_p1;
wire   [7:0] mul_ln164_fu_1397_p0;
wire   [7:0] mul_ln164_fu_1397_p1;
wire   [7:0] mul_ln165_fu_1405_p0;
wire   [7:0] mul_ln165_fu_1405_p1;
wire   [14:0] mul_ln163_fu_1389_p2;
wire   [14:0] mul_ln164_fu_1397_p2;
wire   [14:0] mul_ln165_fu_1405_p2;
wire   [15:0] mul_ln94_fu_1446_p0;
wire   [15:0] mul_ln94_fu_1446_p1;
wire   [0:0] icmp_ln118_fu_1478_p2;
wire   [15:0] add_ln115_fu_1472_p2;
wire   [25:0] tmp_7_fu_1499_p3;
wire   [23:0] tmp_8_fu_1511_p3;
wire   [26:0] zext_ln120_fu_1507_p1;
wire   [26:0] zext_ln120_1_fu_1519_p1;
wire   [21:0] zext_ln120_2_fu_1554_p1;
wire   [21:0] add_ln120_fu_1557_p2;
wire    ap_block_pp0_stage2_grp0;
wire   [8:0] zext_ln123_fu_1569_p1;
wire  signed [8:0] C_fu_1573_p2;
wire    ap_block_pp0_stage0_grp0;
wire   [0:0] xor_ln125_fu_1607_p2;
wire  signed [7:0] E_fu_1612_p3;
wire  signed [7:0] D_fu_1638_p3;
wire   [63:0] zext_ln118_1_fu_1630_p1;
wire   [63:0] add_ln129_1_fu_1649_p2;
wire   [63:0] zext_ln118_fu_1627_p1;
wire   [63:0] add_ln129_fu_1654_p2;
wire   [1:0] zext_ln129_1_fu_1664_p1;
wire   [62:0] trunc_ln129_1_fu_1674_p4;
wire   [63:0] add_ln130_1_fu_1694_p2;
wire   [63:0] add_ln130_fu_1699_p2;
wire   [62:0] trunc_ln130_1_fu_1709_p4;
wire   [63:0] add_ln131_1_fu_1729_p2;
wire   [63:0] add_ln131_fu_1734_p2;
wire   [62:0] trunc_ln131_1_fu_1744_p4;
wire   [16:0] tmp_13_fu_1767_p4;
wire   [9:0] tmp_14_fu_1779_p4;
wire  signed [18:0] sext_ln128_1_fu_1775_p1;
wire  signed [18:0] sext_ln128_2_fu_1787_p1;
wire   [18:0] add_ln128_1_fu_1791_p2;
wire  signed [18:0] sext_ln126_4_fu_1764_p1;
wire  signed [17:0] grp_fu_2096_p3;
wire   [1:0] tmp_9_fu_1813_p4;
wire   [0:0] icmp_ln126_fu_1822_p2;
wire   [0:0] tmp_10_fu_1828_p3;
wire   [0:0] or_ln126_fu_1852_p2;
wire   [7:0] select_ln126_fu_1844_p3;
wire   [7:0] trunc_ln5_fu_1835_p4;
wire   [7:0] R_1_fu_1858_p3;
wire   [3:0] shl_ln129_1_fu_1875_p3;
wire   [15:0] zext_ln129_fu_1871_p1;
wire   [15:0] zext_ln129_2_fu_1882_p1;
wire   [1:0] tmp_11_fu_1892_p4;
wire   [1:0] zext_ln130_1_fu_1907_p1;
wire   [0:0] tmp_12_fu_1916_p3;
wire   [0:0] or_ln127_fu_1939_p2;
wire   [7:0] select_ln127_fu_1932_p3;
wire   [7:0] trunc_ln6_fu_1923_p4;
wire   [7:0] G_1_fu_1944_p3;
wire   [3:0] shl_ln130_1_fu_1956_p3;
wire   [15:0] zext_ln130_fu_1952_p1;
wire   [15:0] zext_ln130_2_fu_1963_p1;
wire   [1:0] zext_ln131_1_fu_1973_p1;
wire   [0:0] tmp_16_fu_1982_p3;
wire   [0:0] or_ln128_fu_2005_p2;
wire   [7:0] select_ln128_fu_1998_p3;
wire   [7:0] trunc_ln7_fu_1989_p4;
wire   [7:0] B_1_fu_2010_p3;
wire   [3:0] shl_ln131_1_fu_2022_p3;
wire   [15:0] zext_ln131_fu_2018_p1;
wire   [15:0] zext_ln131_2_fu_2029_p1;
wire   [7:0] grp_fu_2060_p0;
wire   [4:0] grp_fu_2060_p1;
wire   [7:0] grp_fu_2060_p2;
wire   [7:0] grp_fu_2069_p0;
wire  signed [6:0] grp_fu_2069_p1;
wire   [7:0] grp_fu_2078_p0;
wire   [6:0] grp_fu_2078_p1;
wire   [8:0] grp_fu_2087_p1;
wire   [7:0] grp_fu_2087_p2;
wire   [8:0] grp_fu_2096_p0;
wire  signed [8:0] grp_fu_2107_p0;
wire  signed [7:0] grp_fu_2115_p1;
reg    grp_fu_2087_ce;
reg    ap_block_pp0_stage1_11001;
reg    grp_fu_2096_ce;
reg    ap_block_pp0_stage2_11001;
reg    grp_fu_2107_ce;
reg    grp_fu_2115_ce;
wire    ap_CS_fsm_state312;
reg   [305:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
reg    ap_ST_fsm_state148_blk;
reg    ap_ST_fsm_state149_blk;
reg    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
wire    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
wire    ap_ST_fsm_state156_blk;
wire    ap_ST_fsm_state157_blk;
wire    ap_ST_fsm_state158_blk;
wire    ap_ST_fsm_state159_blk;
wire    ap_ST_fsm_state160_blk;
reg    ap_ST_fsm_state161_blk;
reg    ap_ST_fsm_state162_blk;
reg    ap_ST_fsm_state163_blk;
wire    ap_ST_fsm_state164_blk;
wire    ap_ST_fsm_state165_blk;
wire    ap_ST_fsm_state166_blk;
wire    ap_ST_fsm_state167_blk;
wire    ap_ST_fsm_state168_blk;
wire    ap_ST_fsm_state169_blk;
wire    ap_ST_fsm_state170_blk;
wire    ap_ST_fsm_state171_blk;
wire    ap_ST_fsm_state172_blk;
wire    ap_ST_fsm_state173_blk;
wire    ap_ST_fsm_state174_blk;
wire    ap_ST_fsm_state175_blk;
wire    ap_ST_fsm_state176_blk;
wire    ap_ST_fsm_state177_blk;
wire    ap_ST_fsm_state178_blk;
wire    ap_ST_fsm_state179_blk;
wire    ap_ST_fsm_state180_blk;
wire    ap_ST_fsm_state181_blk;
wire    ap_ST_fsm_state182_blk;
wire    ap_ST_fsm_state183_blk;
wire    ap_ST_fsm_state184_blk;
wire    ap_ST_fsm_state185_blk;
wire    ap_ST_fsm_state186_blk;
wire    ap_ST_fsm_state187_blk;
wire    ap_ST_fsm_state188_blk;
wire    ap_ST_fsm_state189_blk;
wire    ap_ST_fsm_state190_blk;
wire    ap_ST_fsm_state191_blk;
wire    ap_ST_fsm_state192_blk;
wire    ap_ST_fsm_state193_blk;
wire    ap_ST_fsm_state194_blk;
wire    ap_ST_fsm_state195_blk;
wire    ap_ST_fsm_state196_blk;
wire    ap_ST_fsm_state197_blk;
wire    ap_ST_fsm_state198_blk;
wire    ap_ST_fsm_state199_blk;
wire    ap_ST_fsm_state200_blk;
wire    ap_ST_fsm_state201_blk;
wire    ap_ST_fsm_state202_blk;
wire    ap_ST_fsm_state203_blk;
wire    ap_ST_fsm_state204_blk;
wire    ap_ST_fsm_state205_blk;
wire    ap_ST_fsm_state206_blk;
wire    ap_ST_fsm_state207_blk;
wire    ap_ST_fsm_state208_blk;
wire    ap_ST_fsm_state209_blk;
wire    ap_ST_fsm_state210_blk;
wire    ap_ST_fsm_state211_blk;
wire    ap_ST_fsm_state212_blk;
wire    ap_ST_fsm_state213_blk;
wire    ap_ST_fsm_state214_blk;
wire    ap_ST_fsm_state215_blk;
wire    ap_ST_fsm_state216_blk;
wire    ap_ST_fsm_state217_blk;
wire    ap_ST_fsm_state218_blk;
wire    ap_ST_fsm_state219_blk;
wire    ap_ST_fsm_state220_blk;
wire    ap_ST_fsm_state221_blk;
wire    ap_ST_fsm_state222_blk;
wire    ap_ST_fsm_state223_blk;
wire    ap_ST_fsm_state224_blk;
wire    ap_ST_fsm_state225_blk;
wire    ap_ST_fsm_state226_blk;
wire    ap_ST_fsm_state227_blk;
wire    ap_ST_fsm_state228_blk;
wire    ap_ST_fsm_state229_blk;
reg    ap_ST_fsm_state230_blk;
reg    ap_ST_fsm_state231_blk;
wire    ap_ST_fsm_state312_blk;
reg    ap_ST_fsm_state313_blk;
reg    ap_ST_fsm_state314_blk;
reg    ap_ST_fsm_state315_blk;
wire    ap_ST_fsm_state316_blk;
wire    ap_ST_fsm_state317_blk;
wire    ap_ST_fsm_state318_blk;
wire    ap_ST_fsm_state319_blk;
wire    ap_ST_fsm_state320_blk;
wire    ap_ST_fsm_state321_blk;
wire    ap_ST_fsm_state322_blk;
wire    ap_ST_fsm_state323_blk;
wire    ap_ST_fsm_state324_blk;
wire    ap_ST_fsm_state325_blk;
wire    ap_ST_fsm_state326_blk;
wire    ap_ST_fsm_state327_blk;
wire    ap_ST_fsm_state328_blk;
wire    ap_ST_fsm_state329_blk;
wire    ap_ST_fsm_state330_blk;
wire    ap_ST_fsm_state331_blk;
wire    ap_ST_fsm_state332_blk;
wire    ap_ST_fsm_state333_blk;
wire    ap_ST_fsm_state334_blk;
wire    ap_ST_fsm_state335_blk;
wire    ap_ST_fsm_state336_blk;
wire    ap_ST_fsm_state337_blk;
wire    ap_ST_fsm_state338_blk;
wire    ap_ST_fsm_state339_blk;
wire    ap_ST_fsm_state340_blk;
wire    ap_ST_fsm_state341_blk;
wire    ap_ST_fsm_state342_blk;
wire    ap_ST_fsm_state343_blk;
wire    ap_ST_fsm_state344_blk;
wire    ap_ST_fsm_state345_blk;
wire    ap_ST_fsm_state346_blk;
wire    ap_ST_fsm_state347_blk;
wire    ap_ST_fsm_state348_blk;
wire    ap_ST_fsm_state349_blk;
wire    ap_ST_fsm_state350_blk;
wire    ap_ST_fsm_state351_blk;
wire    ap_ST_fsm_state352_blk;
wire    ap_ST_fsm_state353_blk;
wire    ap_ST_fsm_state354_blk;
wire    ap_ST_fsm_state355_blk;
wire    ap_ST_fsm_state356_blk;
wire    ap_ST_fsm_state357_blk;
wire    ap_ST_fsm_state358_blk;
wire    ap_ST_fsm_state359_blk;
wire    ap_ST_fsm_state360_blk;
wire    ap_ST_fsm_state361_blk;
wire    ap_ST_fsm_state362_blk;
wire    ap_ST_fsm_state363_blk;
wire    ap_ST_fsm_state364_blk;
wire    ap_ST_fsm_state365_blk;
wire    ap_ST_fsm_state366_blk;
wire    ap_ST_fsm_state367_blk;
wire    ap_ST_fsm_state368_blk;
wire    ap_ST_fsm_state369_blk;
wire    ap_ST_fsm_state370_blk;
wire    ap_ST_fsm_state371_blk;
wire    ap_ST_fsm_state372_blk;
wire    ap_ST_fsm_state373_blk;
wire    ap_ST_fsm_state374_blk;
wire    ap_ST_fsm_state375_blk;
wire    ap_ST_fsm_state376_blk;
wire    ap_ST_fsm_state377_blk;
wire    ap_ST_fsm_state378_blk;
wire    ap_ST_fsm_state379_blk;
wire    ap_ST_fsm_state380_blk;
wire    ap_ST_fsm_state381_blk;
reg    ap_ST_fsm_state382_blk;
reg    ap_ST_fsm_state383_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_2060_p00;
wire   [14:0] mul_ln163_fu_1389_p00;
wire   [14:0] mul_ln164_fu_1397_p00;
wire   [14:0] mul_ln165_fu_1405_p00;
wire   [31:0] mul_ln94_fu_1446_p00;
wire   [31:0] mul_ln94_fu_1446_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 306'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp3_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp6_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 x_fu_276 = 16'd0;
#0 x_1_fu_304 = 16'd0;
#0 y_2_fu_308 = 16'd0;
#0 x_2_fu_312 = 16'd0;
#0 indvar_flatten_fu_316 = 32'd0;
end

yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_yuv_channels_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_yuv_channels_ch1_address0_local),
    .ce0(p_yuv_channels_ch1_ce0_local),
    .we0(p_yuv_channels_ch1_we0_local),
    .d0(Y_fu_1244_p2),
    .q0(p_yuv_channels_ch1_q0)
);

yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_yuv_channels_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_yuv_channels_ch2_address0_local),
    .ce0(p_yuv_channels_ch2_ce0_local),
    .we0(p_yuv_channels_ch2_we0_local),
    .d0(U_fu_1255_p3),
    .q0(p_yuv_channels_ch2_q0)
);

yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_yuv_channels_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_yuv_channels_ch3_address0_local),
    .ce0(p_yuv_channels_ch3_ce0_local),
    .we0(p_yuv_channels_ch3_we0_local),
    .d0(V_fu_1268_p3),
    .q0(p_yuv_channels_ch3_q0)
);

yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_scale_channels_ch1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_scale_channels_ch1_address0_local),
    .ce0(p_scale_channels_ch1_ce0_local),
    .we0(p_scale_channels_ch1_we0_local),
    .d0(trunc_ln8_reg_2496),
    .q0(p_scale_channels_ch1_q0)
);

yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_scale_channels_ch2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_scale_channels_ch2_address0_local),
    .ce0(p_scale_channels_ch2_ce0_local),
    .we0(p_scale_channels_ch2_we0_local),
    .d0(trunc_ln9_reg_2501),
    .q0(p_scale_channels_ch2_q0)
);

yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2457600 ),
    .AddressWidth( 22 ))
p_scale_channels_ch3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_scale_channels_ch3_address0_local),
    .ce0(p_scale_channels_ch3_ce0_local),
    .we0(p_scale_channels_ch3_we0_local),
    .d0(trunc_ln10_reg_2506),
    .q0(p_scale_channels_ch3_q0)
);

yuv_filter_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_channels_ch1(in_channels_ch1),
    .in_channels_ch2(in_channels_ch2),
    .in_channels_ch3(in_channels_ch3),
    .in_width(in_width),
    .in_height(in_height),
    .out_channels_ch1(out_channels_ch1),
    .out_channels_ch2(out_channels_ch2),
    .out_channels_ch3(out_channels_ch3),
    .out_width(out_width),
    .out_height(out_height),
    .Y_scale(Y_scale),
    .U_scale(U_scale),
    .V_scale(V_scale),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

yuv_filter_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 70 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 10 ),
    .CH0_USER_DW( 16 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_0_ARVALID),
    .I_CH0_ARREADY(gmem_0_ARREADY),
    .I_CH0_ARADDR(gmem_0_ARADDR),
    .I_CH0_ARLEN(gmem_0_ARLEN),
    .I_CH0_RVALID(gmem_0_RVALID),
    .I_CH0_RREADY(gmem_0_RREADY),
    .I_CH0_RDATA(gmem_0_RDATA),
    .I_CH0_RFIFONUM(gmem_0_RFIFONUM),
    .I_CH0_AWVALID(gmem_0_AWVALID),
    .I_CH0_AWREADY(gmem_0_AWREADY),
    .I_CH0_AWADDR(gmem_0_AWADDR),
    .I_CH0_AWLEN(gmem_0_AWLEN),
    .I_CH0_WVALID(gmem_0_WVALID),
    .I_CH0_WREADY(gmem_0_WREADY),
    .I_CH0_WDATA(gmem_0_WDATA),
    .I_CH0_WSTRB(gmem_0_WSTRB),
    .I_CH0_BVALID(gmem_0_BVALID),
    .I_CH0_BREADY(gmem_0_BREADY)
);

yuv_filter_mul_8ns_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_1_U1(
    .din0(mul_ln84_fu_1055_p0),
    .din1(mul_ln84_fu_1055_p1),
    .dout(mul_ln84_fu_1055_p2)
);

yuv_filter_mul_8ns_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_1_1_U2(
    .din0(mul_ln85_fu_1091_p0),
    .din1(mul_ln85_fu_1091_p1),
    .dout(mul_ln85_fu_1091_p2)
);

yuv_filter_mul_8ns_8ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8ns_8ns_15_1_1_U3(
    .din0(mul_ln163_fu_1389_p0),
    .din1(mul_ln163_fu_1389_p1),
    .dout(mul_ln163_fu_1389_p2)
);

yuv_filter_mul_8ns_8ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8ns_8ns_15_1_1_U4(
    .din0(mul_ln164_fu_1397_p0),
    .din1(mul_ln164_fu_1397_p1),
    .dout(mul_ln164_fu_1397_p2)
);

yuv_filter_mul_8ns_8ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8ns_8ns_15_1_1_U5(
    .din0(mul_ln165_fu_1405_p0),
    .din1(mul_ln165_fu_1405_p1),
    .dout(mul_ln165_fu_1405_p2)
);

yuv_filter_mul_16ns_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16ns_16ns_32_1_1_U6(
    .din0(mul_ln94_fu_1446_p0),
    .din1(mul_ln94_fu_1446_p1),
    .dout(mul_ln94_fu_1446_p2)
);

yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mac_muladd_8ns_5ns_8ns_13_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2060_p0),
    .din1(grp_fu_2060_p1),
    .din2(grp_fu_2060_p2),
    .ce(1'b1),
    .dout(grp_fu_2060_p3)
);

yuv_filter_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2069_p0),
    .din1(grp_fu_2069_p1),
    .din2(mul_ln84_fu_1055_p2),
    .ce(1'b1),
    .dout(grp_fu_2069_p3)
);

yuv_filter_mac_muladd_8ns_7ns_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7ns_16ns_16_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2078_p0),
    .din1(grp_fu_2078_p1),
    .din2(mul_ln85_fu_1091_p2),
    .ce(1'b1),
    .dout(grp_fu_2078_p3)
);

yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mac_muladd_9s_9ns_8ns_18_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(C_fu_1573_p2),
    .din1(grp_fu_2087_p1),
    .din2(grp_fu_2087_p2),
    .ce(grp_fu_2087_ce),
    .dout(grp_fu_2087_p3)
);

yuv_filter_mac_muladd_9ns_8s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_9ns_8s_18s_18_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2096_p0),
    .din1(E_fu_1612_p3),
    .din2(grp_fu_2087_p3),
    .ce(grp_fu_2096_ce),
    .dout(grp_fu_2096_p3)
);

yuv_filter_mac_muladd_9s_8s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_9s_8s_18s_18_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2107_p0),
    .din1(E_fu_1612_p3),
    .din2(grp_fu_2087_p3),
    .ce(grp_fu_2107_ce),
    .dout(grp_fu_2107_p3)
);

yuv_filter_mac_muladd_8s_8s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_muladd_8s_8s_18s_18_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(D_fu_1638_p3),
    .din1(grp_fu_2115_p1),
    .din2(grp_fu_2107_p3),
    .ce(grp_fu_2115_ce),
    .dout(grp_fu_2115_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp4)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp3)) begin
                ap_block_pp0_stage2_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp6)) begin
                ap_block_pp0_stage2_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state312)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state232))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state231))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state232))) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state231))) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter25 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end else if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state231))) begin
            ap_enable_reg_pp0_iter26 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state156) & (icmp_ln155_fu_1279_p2 == 1'd1))) begin
        indvar_flatten_fu_316 <= 32'd0;
    end else if (((icmp_ln115_fu_1455_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_fu_316 <= add_ln115_1_fu_1460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_2217 == 1'd0) & (1'b1 == ap_CS_fsm_state75) & (icmp_ln75_1_fu_775_p2 == 1'd1))) begin
        x_1_fu_304 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln158_fu_1355_p2 == 1'd1))) begin
        x_1_fu_304 <= add_ln155_reg_2408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state156) & (icmp_ln155_fu_1279_p2 == 1'd1))) begin
        x_2_fu_312 <= 16'd0;
    end else if (((icmp_ln115_fu_1455_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_2_fu_312 <= select_ln115_fu_1491_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_276 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state76) & (icmp_ln78_fu_838_p2 == 1'd1))) begin
        x_fu_276 <= add_ln75_reg_2224;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        y_1_reg_693 <= add_ln158_reg_2454;
    end else if (((1'b1 == ap_CS_fsm_state156) & (icmp_ln155_fu_1279_p2 == 1'd0))) begin
        y_1_reg_693 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state156) & (icmp_ln155_fu_1279_p2 == 1'd1))) begin
        y_2_fu_308 <= 16'd0;
    end else if (((icmp_ln115_fu_1455_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        y_2_fu_308 <= add_ln118_fu_1533_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        y_reg_682 <= add_ln78_reg_2266;
    end else if (((1'b1 == ap_CS_fsm_state75) & (icmp_ln75_1_fu_775_p2 == 1'd0))) begin
        y_reg_682 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        B_reg_2337 <= B_fu_1024_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state150))) begin
        G_reg_2326 <= G_fu_1004_p1;
        gmem_addr_6_read_reg_2332 <= gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state149))) begin
        R_reg_2314 <= R_fu_984_p1;
        gmem_addr_5_read_reg_2321 <= gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        U_2_reg_2486 <= p_yuv_channels_ch2_q0;
        V_2_reg_2491 <= p_yuv_channels_ch3_q0;
        Y_2_reg_2481 <= p_yuv_channels_ch1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
        U_scale_read_reg_2187 <= U_scale;
        V_scale_read_reg_2182 <= V_scale;
        Y_scale_read_reg_2192 <= Y_scale;
        height_reg_2207 <= gmem_0_RDATA;
        icmp_ln75_reg_2217 <= icmp_ln75_fu_767_p2;
        out_height_read_reg_2197 <= out_height;
        out_width_read_reg_2202 <= out_width;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln120_1_reg_2526[26 : 8] <= add_ln120_1_fu_1523_p2[26 : 8];
        add_ln120_1_reg_2526_pp0_iter1_reg[26 : 8] <= add_ln120_1_reg_2526[26 : 8];
        select_ln16_reg_2520 <= select_ln16_fu_1483_p3;
        select_ln16_reg_2520_pp0_iter1_reg <= select_ln16_reg_2520;
        trunc_ln115_reg_2531[21 : 8] <= trunc_ln115_fu_1529_p1[21 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln127_1_reg_2672 <= grp_fu_2115_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln128_reg_2645 <= add_ln128_fu_1797_p2;
        add_ln128_reg_2645_pp0_iter2_reg <= add_ln128_reg_2645;
        bit_sel2_reg_2551 <= p_scale_channels_ch2_q0[8'd7];
        bit_sel3_reg_2563 <= p_scale_channels_ch3_q0[8'd7];
        shl_ln130_2_reg_2689 <= shl_ln130_2_fu_1967_p2;
        tmp_15_reg_2651 <= {{add_ln128_fu_1797_p2[18:16]}};
        trunc_ln124_reg_2556 <= trunc_ln124_fu_1587_p1;
        trunc_ln125_reg_2568 <= trunc_ln125_fu_1599_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        add_ln155_reg_2408 <= add_ln155_fu_1284_p2;
        add_ln17_reg_2413[21 : 8] <= add_ln17_fu_1314_p2[21 : 8];
        gmem_addr_7_reg_2439 <= sext_ln111_1_fu_1320_p1;
        gmem_addr_8_reg_2445 <= sext_ln112_1_fu_1330_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        add_ln158_reg_2454 <= add_ln158_fu_1360_p2;
        zext_ln160_1_reg_2459[21 : 0] <= zext_ln160_1_fu_1375_p1[21 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        add_ln75_reg_2224 <= add_ln75_fu_780_p2;
        trunc_ln75_reg_2229[21 : 8] <= trunc_ln75_fu_816_p1[21 : 8];
        zext_ln163_1_reg_2241[7 : 0] <= zext_ln163_1_fu_824_p1[7 : 0];
        zext_ln164_1_reg_2246[7 : 0] <= zext_ln164_1_fu_827_p1[7 : 0];
        zext_ln165_1_reg_2251[7 : 0] <= zext_ln165_1_fu_830_p1[7 : 0];
        zext_ln78_reg_2234[26 : 8] <= zext_ln78_fu_820_p1[26 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        add_ln78_reg_2266 <= add_ln78_fu_843_p2;
        add_ln86_reg_2271 <= add_ln86_fu_857_p2;
        gmem_addr_4_reg_2276 <= sext_ln80_fu_882_p1;
        gmem_addr_5_reg_2287 <= sext_ln81_fu_916_p1;
        gmem_addr_6_reg_2298 <= sext_ln82_fu_950_p1;
        trunc_ln80_reg_2282 <= trunc_ln80_fu_892_p1;
        trunc_ln81_reg_2293 <= trunc_ln81_fu_926_p1;
        trunc_ln82_reg_2304 <= trunc_ln82_fu_960_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        add_ln83_3_reg_2355 <= add_ln83_3_fu_1049_p2;
        add_ln84_1_reg_2365[14 : 4] <= add_ln84_1_fu_1085_p2[14 : 4];
        add_ln85_1_reg_2375[13 : 1] <= add_ln85_1_fu_1124_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        bit_sel1_reg_2385 <= add_ln84_2_fu_1189_p2[32'd15];
        bit_sel_reg_2395 <= add_ln85_2_fu_1215_p2[32'd15];
        part_sel1_reg_2390 <= {{add_ln84_2_fu_1189_p2[14:8]}};
        part_sel_reg_2400 <= {{add_ln85_2_fu_1215_p2[14:8]}};
        trunc_ln4_reg_2380 <= {{add_ln83_2_fu_1170_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem_addr_10_reg_2621 <= sext_ln130_fu_1719_p1;
        gmem_addr_10_reg_2621_pp0_iter2_reg <= gmem_addr_10_reg_2621;
        gmem_addr_11_reg_2633 <= sext_ln131_fu_1754_p1;
        gmem_addr_11_reg_2633_pp0_iter2_reg <= gmem_addr_11_reg_2633;
        gmem_addr_9_reg_2609 <= sext_ln129_fu_1684_p1;
        shl_ln129_reg_2604 <= shl_ln129_fu_1668_p2;
        trunc_ln129_reg_2599 <= trunc_ln129_fu_1660_p1;
        trunc_ln130_reg_2615 <= trunc_ln130_fu_1705_p1;
        trunc_ln130_reg_2615_pp0_iter2_reg <= trunc_ln130_reg_2615;
        trunc_ln131_reg_2627 <= trunc_ln131_fu_1740_p1;
        trunc_ln131_reg_2627_pp0_iter2_reg <= trunc_ln131_reg_2627;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_addr_1_reg_2137 <= sext_ln70_fu_757_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state313))) begin
        gmem_addr_3_reg_2710 <= sext_ln112_fu_2050_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state148))) begin
        gmem_addr_4_read_reg_2309 <= gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_addr_reg_2131 <= sext_ln69_fu_732_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln127_reg_2678 <= icmp_ln127_fu_1901_p2;
        shl_ln130_reg_2684 <= shl_ln130_fu_1910_p2;
        xor_ln124_reg_2588 <= xor_ln124_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln128_reg_2661 <= icmp_ln128_fu_1866_p2;
        shl_ln129_2_reg_2667 <= shl_ln129_2_fu_1886_p2;
        shl_ln131_2_reg_2699 <= shl_ln131_2_fu_2033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        in_channels_ch1_read_reg_2168 <= in_channels_ch1;
        in_channels_ch2_read_reg_2163 <= in_channels_ch2;
        in_channels_ch3_read_reg_2158 <= in_channels_ch3;
        out_channels_ch1_read_reg_2153 <= out_channels_ch1;
        out_channels_ch2_read_reg_2148 <= out_channels_ch2;
        out_channels_ch3_read_reg_2143 <= out_channels_ch3;
        width_reg_2173 <= gmem_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state231))) begin
        mul_ln94_reg_2511 <= mul_ln94_fu_1446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp6) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shl_ln131_reg_2694 <= shl_ln131_fu_1976_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state159)) begin
        trunc_ln10_reg_2506 <= {{mul_ln165_fu_1405_p2[14:7]}};
        trunc_ln8_reg_2496 <= {{mul_ln163_fu_1389_p2[14:7]}};
        trunc_ln9_reg_2501 <= {{mul_ln164_fu_1397_p2[14:7]}};
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state148_blk = 1'b1;
    end else begin
        ap_ST_fsm_state148_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state149_blk = 1'b1;
    end else begin
        ap_ST_fsm_state149_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state150_blk = 1'b1;
    end else begin
        ap_ST_fsm_state150_blk = 1'b0;
    end
end

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

assign ap_ST_fsm_state154_blk = 1'b0;

assign ap_ST_fsm_state155_blk = 1'b0;

assign ap_ST_fsm_state156_blk = 1'b0;

assign ap_ST_fsm_state157_blk = 1'b0;

assign ap_ST_fsm_state158_blk = 1'b0;

assign ap_ST_fsm_state159_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state160_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state161_blk = 1'b1;
    end else begin
        ap_ST_fsm_state161_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state162_io)) begin
        ap_ST_fsm_state162_blk = 1'b1;
    end else begin
        ap_ST_fsm_state162_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state163_blk = 1'b1;
    end else begin
        ap_ST_fsm_state163_blk = 1'b0;
    end
end

assign ap_ST_fsm_state164_blk = 1'b0;

assign ap_ST_fsm_state165_blk = 1'b0;

assign ap_ST_fsm_state166_blk = 1'b0;

assign ap_ST_fsm_state167_blk = 1'b0;

assign ap_ST_fsm_state168_blk = 1'b0;

assign ap_ST_fsm_state169_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state170_blk = 1'b0;

assign ap_ST_fsm_state171_blk = 1'b0;

assign ap_ST_fsm_state172_blk = 1'b0;

assign ap_ST_fsm_state173_blk = 1'b0;

assign ap_ST_fsm_state174_blk = 1'b0;

assign ap_ST_fsm_state175_blk = 1'b0;

assign ap_ST_fsm_state176_blk = 1'b0;

assign ap_ST_fsm_state177_blk = 1'b0;

assign ap_ST_fsm_state178_blk = 1'b0;

assign ap_ST_fsm_state179_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state180_blk = 1'b0;

assign ap_ST_fsm_state181_blk = 1'b0;

assign ap_ST_fsm_state182_blk = 1'b0;

assign ap_ST_fsm_state183_blk = 1'b0;

assign ap_ST_fsm_state184_blk = 1'b0;

assign ap_ST_fsm_state185_blk = 1'b0;

assign ap_ST_fsm_state186_blk = 1'b0;

assign ap_ST_fsm_state187_blk = 1'b0;

assign ap_ST_fsm_state188_blk = 1'b0;

assign ap_ST_fsm_state189_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state190_blk = 1'b0;

assign ap_ST_fsm_state191_blk = 1'b0;

assign ap_ST_fsm_state192_blk = 1'b0;

assign ap_ST_fsm_state193_blk = 1'b0;

assign ap_ST_fsm_state194_blk = 1'b0;

assign ap_ST_fsm_state195_blk = 1'b0;

assign ap_ST_fsm_state196_blk = 1'b0;

assign ap_ST_fsm_state197_blk = 1'b0;

assign ap_ST_fsm_state198_blk = 1'b0;

assign ap_ST_fsm_state199_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state200_blk = 1'b0;

assign ap_ST_fsm_state201_blk = 1'b0;

assign ap_ST_fsm_state202_blk = 1'b0;

assign ap_ST_fsm_state203_blk = 1'b0;

assign ap_ST_fsm_state204_blk = 1'b0;

assign ap_ST_fsm_state205_blk = 1'b0;

assign ap_ST_fsm_state206_blk = 1'b0;

assign ap_ST_fsm_state207_blk = 1'b0;

assign ap_ST_fsm_state208_blk = 1'b0;

assign ap_ST_fsm_state209_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state210_blk = 1'b0;

assign ap_ST_fsm_state211_blk = 1'b0;

assign ap_ST_fsm_state212_blk = 1'b0;

assign ap_ST_fsm_state213_blk = 1'b0;

assign ap_ST_fsm_state214_blk = 1'b0;

assign ap_ST_fsm_state215_blk = 1'b0;

assign ap_ST_fsm_state216_blk = 1'b0;

assign ap_ST_fsm_state217_blk = 1'b0;

assign ap_ST_fsm_state218_blk = 1'b0;

assign ap_ST_fsm_state219_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state220_blk = 1'b0;

assign ap_ST_fsm_state221_blk = 1'b0;

assign ap_ST_fsm_state222_blk = 1'b0;

assign ap_ST_fsm_state223_blk = 1'b0;

assign ap_ST_fsm_state224_blk = 1'b0;

assign ap_ST_fsm_state225_blk = 1'b0;

assign ap_ST_fsm_state226_blk = 1'b0;

assign ap_ST_fsm_state227_blk = 1'b0;

assign ap_ST_fsm_state228_blk = 1'b0;

assign ap_ST_fsm_state229_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state230_blk = 1'b1;
    end else begin
        ap_ST_fsm_state230_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state231_blk = 1'b1;
    end else begin
        ap_ST_fsm_state231_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state312_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state313_blk = 1'b1;
    end else begin
        ap_ST_fsm_state313_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state314_io)) begin
        ap_ST_fsm_state314_blk = 1'b1;
    end else begin
        ap_ST_fsm_state314_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state315_blk = 1'b1;
    end else begin
        ap_ST_fsm_state315_blk = 1'b0;
    end
end

assign ap_ST_fsm_state316_blk = 1'b0;

assign ap_ST_fsm_state317_blk = 1'b0;

assign ap_ST_fsm_state318_blk = 1'b0;

assign ap_ST_fsm_state319_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state320_blk = 1'b0;

assign ap_ST_fsm_state321_blk = 1'b0;

assign ap_ST_fsm_state322_blk = 1'b0;

assign ap_ST_fsm_state323_blk = 1'b0;

assign ap_ST_fsm_state324_blk = 1'b0;

assign ap_ST_fsm_state325_blk = 1'b0;

assign ap_ST_fsm_state326_blk = 1'b0;

assign ap_ST_fsm_state327_blk = 1'b0;

assign ap_ST_fsm_state328_blk = 1'b0;

assign ap_ST_fsm_state329_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state330_blk = 1'b0;

assign ap_ST_fsm_state331_blk = 1'b0;

assign ap_ST_fsm_state332_blk = 1'b0;

assign ap_ST_fsm_state333_blk = 1'b0;

assign ap_ST_fsm_state334_blk = 1'b0;

assign ap_ST_fsm_state335_blk = 1'b0;

assign ap_ST_fsm_state336_blk = 1'b0;

assign ap_ST_fsm_state337_blk = 1'b0;

assign ap_ST_fsm_state338_blk = 1'b0;

assign ap_ST_fsm_state339_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state340_blk = 1'b0;

assign ap_ST_fsm_state341_blk = 1'b0;

assign ap_ST_fsm_state342_blk = 1'b0;

assign ap_ST_fsm_state343_blk = 1'b0;

assign ap_ST_fsm_state344_blk = 1'b0;

assign ap_ST_fsm_state345_blk = 1'b0;

assign ap_ST_fsm_state346_blk = 1'b0;

assign ap_ST_fsm_state347_blk = 1'b0;

assign ap_ST_fsm_state348_blk = 1'b0;

assign ap_ST_fsm_state349_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state350_blk = 1'b0;

assign ap_ST_fsm_state351_blk = 1'b0;

assign ap_ST_fsm_state352_blk = 1'b0;

assign ap_ST_fsm_state353_blk = 1'b0;

assign ap_ST_fsm_state354_blk = 1'b0;

assign ap_ST_fsm_state355_blk = 1'b0;

assign ap_ST_fsm_state356_blk = 1'b0;

assign ap_ST_fsm_state357_blk = 1'b0;

assign ap_ST_fsm_state358_blk = 1'b0;

assign ap_ST_fsm_state359_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state360_blk = 1'b0;

assign ap_ST_fsm_state361_blk = 1'b0;

assign ap_ST_fsm_state362_blk = 1'b0;

assign ap_ST_fsm_state363_blk = 1'b0;

assign ap_ST_fsm_state364_blk = 1'b0;

assign ap_ST_fsm_state365_blk = 1'b0;

assign ap_ST_fsm_state366_blk = 1'b0;

assign ap_ST_fsm_state367_blk = 1'b0;

assign ap_ST_fsm_state368_blk = 1'b0;

assign ap_ST_fsm_state369_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state370_blk = 1'b0;

assign ap_ST_fsm_state371_blk = 1'b0;

assign ap_ST_fsm_state372_blk = 1'b0;

assign ap_ST_fsm_state373_blk = 1'b0;

assign ap_ST_fsm_state374_blk = 1'b0;

assign ap_ST_fsm_state375_blk = 1'b0;

assign ap_ST_fsm_state376_blk = 1'b0;

assign ap_ST_fsm_state377_blk = 1'b0;

assign ap_ST_fsm_state378_blk = 1'b0;

assign ap_ST_fsm_state379_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state380_blk = 1'b0;

assign ap_ST_fsm_state381_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state382_blk = 1'b1;
    end else begin
        ap_ST_fsm_state382_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state383_blk = 1'b1;
    end else begin
        ap_ST_fsm_state383_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln115_fu_1455_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state232 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state232 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state312)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state312)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_0_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state79)) begin
            gmem_0_ARADDR = gmem_addr_6_reg_2298;
        end else if ((1'b1 == ap_CS_fsm_state78)) begin
            gmem_0_ARADDR = gmem_addr_5_reg_2287;
        end else if ((1'b1 == ap_CS_fsm_state77)) begin
            gmem_0_ARADDR = gmem_addr_4_reg_2276;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            gmem_0_ARADDR = gmem_addr_1_reg_2137;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            gmem_0_ARADDR = gmem_addr_reg_2131;
        end else begin
            gmem_0_ARADDR = 'bx;
        end
    end else begin
        gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state79)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state78)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state77)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_0_ARVALID = 1'b1;
    end else begin
        gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state314_io) & (1'b1 == ap_CS_fsm_state314))) begin
        gmem_0_AWADDR = gmem_addr_3_reg_2710;
    end else if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state313))) begin
        gmem_0_AWADDR = sext_ln111_fu_2039_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem_0_AWADDR = gmem_addr_11_reg_2633_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gmem_0_AWADDR = gmem_addr_10_reg_2621_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_0_AWADDR = gmem_addr_9_reg_2609;
    end else if (((1'b0 == ap_block_state162_io) & (1'b1 == ap_CS_fsm_state162))) begin
        gmem_0_AWADDR = gmem_addr_8_reg_2445;
    end else if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
        gmem_0_AWADDR = gmem_addr_7_reg_2439;
    end else begin
        gmem_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_state314_io) & (1'b1 == ap_CS_fsm_state314)) | ((1'b0 == ap_block_state162_io) & (1'b1 == ap_CS_fsm_state162)) | ((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state313)) | ((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state161)))) begin
        gmem_0_AWVALID = 1'b1;
    end else begin
        gmem_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state383)) | ((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state382)) | ((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state231)) | ((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state230)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gmem_0_BREADY = 1'b1;
    end else begin
        gmem_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state150)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state149)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state148)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state74)) | ((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73)))) begin
        gmem_0_RREADY = 1'b1;
    end else begin
        gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state314)) begin
        gmem_0_WDATA = 16'd0;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage2_01001_grp6) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gmem_0_WDATA = shl_ln131_2_reg_2699;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_01001_grp4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_0_WDATA = shl_ln130_2_reg_2689;
    end else if (((1'b0 == ap_block_pp0_stage1_01001_grp2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem_0_WDATA = shl_ln129_2_reg_2667;
    end else if (((1'b1 == ap_CS_fsm_state315) | (1'b1 == ap_CS_fsm_state163))) begin
        gmem_0_WDATA = height_reg_2207;
    end else if ((1'b1 == ap_CS_fsm_state162)) begin
        gmem_0_WDATA = width_reg_2173;
    end else begin
        gmem_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage2_01001_grp6) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gmem_0_WSTRB = shl_ln131_reg_2694;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_01001_grp4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_0_WSTRB = shl_ln130_reg_2684;
    end else if (((1'b0 == ap_block_pp0_stage1_01001_grp2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem_0_WSTRB = shl_ln129_reg_2604;
    end else if (((1'b1 == ap_CS_fsm_state315) | (1'b1 == ap_CS_fsm_state314) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state162))) begin
        gmem_0_WSTRB = 2'd3;
    end else begin
        gmem_0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_grp2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp6) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp4) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_state314_io) & (1'b1 == ap_CS_fsm_state314)) | ((gmem_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state315)) | ((gmem_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state163)) | ((1'b0 == ap_block_state162_io) & (1'b1 == ap_CS_fsm_state162)))) begin
        gmem_0_WVALID = 1'b1;
    end else begin
        gmem_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state314) | (1'b1 == ap_CS_fsm_state313) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state161) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage2_grp3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state383) | (1'b1 == ap_CS_fsm_state382) | (1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state230) | ((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage2_grp3) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state149) | (1'b1 == ap_CS_fsm_state148) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state315) | (1'b1 == ap_CS_fsm_state314) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state162) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage2_grp6) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_grp4) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_grp2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2087_ce = 1'b1;
    end else begin
        grp_fu_2087_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2096_ce = 1'b1;
    end else begin
        grp_fu_2096_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2107_ce = 1'b1;
    end else begin
        grp_fu_2107_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2115_ce = 1'b1;
    end else begin
        grp_fu_2115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        p_scale_channels_ch1_address0_local = zext_ln120_3_fu_1562_p1;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        p_scale_channels_ch1_address0_local = zext_ln160_1_reg_2459;
    end else begin
        p_scale_channels_ch1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state160) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1)))) begin
        p_scale_channels_ch1_ce0_local = 1'b1;
    end else begin
        p_scale_channels_ch1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        p_scale_channels_ch1_we0_local = 1'b1;
    end else begin
        p_scale_channels_ch1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        p_scale_channels_ch2_address0_local = zext_ln120_3_fu_1562_p1;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        p_scale_channels_ch2_address0_local = zext_ln160_1_reg_2459;
    end else begin
        p_scale_channels_ch2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state160) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1)))) begin
        p_scale_channels_ch2_ce0_local = 1'b1;
    end else begin
        p_scale_channels_ch2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        p_scale_channels_ch2_we0_local = 1'b1;
    end else begin
        p_scale_channels_ch2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        p_scale_channels_ch3_address0_local = zext_ln120_3_fu_1562_p1;
    end else if ((1'b1 == ap_CS_fsm_state160)) begin
        p_scale_channels_ch3_address0_local = zext_ln160_1_reg_2459;
    end else begin
        p_scale_channels_ch3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state160) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1)))) begin
        p_scale_channels_ch3_ce0_local = 1'b1;
    end else begin
        p_scale_channels_ch3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state160)) begin
        p_scale_channels_ch3_we0_local = 1'b1;
    end else begin
        p_scale_channels_ch3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        p_yuv_channels_ch1_address0_local = zext_ln160_1_fu_1375_p1;
    end else if ((1'b1 == ap_CS_fsm_state155)) begin
        p_yuv_channels_ch1_address0_local = zext_ln86_3_fu_1238_p1;
    end else begin
        p_yuv_channels_ch1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state155))) begin
        p_yuv_channels_ch1_ce0_local = 1'b1;
    end else begin
        p_yuv_channels_ch1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        p_yuv_channels_ch1_we0_local = 1'b1;
    end else begin
        p_yuv_channels_ch1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        p_yuv_channels_ch2_address0_local = zext_ln160_1_fu_1375_p1;
    end else if ((1'b1 == ap_CS_fsm_state155)) begin
        p_yuv_channels_ch2_address0_local = zext_ln86_3_fu_1238_p1;
    end else begin
        p_yuv_channels_ch2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state155))) begin
        p_yuv_channels_ch2_ce0_local = 1'b1;
    end else begin
        p_yuv_channels_ch2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        p_yuv_channels_ch2_we0_local = 1'b1;
    end else begin
        p_yuv_channels_ch2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state157)) begin
        p_yuv_channels_ch3_address0_local = zext_ln160_1_fu_1375_p1;
    end else if ((1'b1 == ap_CS_fsm_state155)) begin
        p_yuv_channels_ch3_address0_local = zext_ln86_3_fu_1238_p1;
    end else begin
        p_yuv_channels_ch3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state155))) begin
        p_yuv_channels_ch3_ce0_local = 1'b1;
    end else begin
        p_yuv_channels_ch3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        p_yuv_channels_ch3_we0_local = 1'b1;
    end else begin
        p_yuv_channels_ch3_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((icmp_ln75_reg_2217 == 1'd0) & (1'b1 == ap_CS_fsm_state75) & (icmp_ln75_1_fu_775_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end else if (((icmp_ln75_reg_2217 == 1'd1) & (1'b1 == ap_CS_fsm_state75) & (icmp_ln75_1_fu_775_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state313;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((1'b1 == ap_CS_fsm_state76) & (icmp_ln78_fu_838_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((gmem_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state148))) begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end
        end
        ap_ST_fsm_state149 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state149))) begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end
        end
        ap_ST_fsm_state150 : begin
            if (((gmem_0_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state150))) begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state156 : begin
            if (((1'b1 == ap_CS_fsm_state156) & (icmp_ln155_fu_1279_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        ap_ST_fsm_state157 : begin
            if (((1'b1 == ap_CS_fsm_state157) & (icmp_ln158_fu_1355_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state158;
            end
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state161 : begin
            if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        ap_ST_fsm_state162 : begin
            if (((1'b0 == ap_block_state162_io) & (1'b1 == ap_CS_fsm_state162))) begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end
        end
        ap_ST_fsm_state163 : begin
            if (((gmem_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state163))) begin
                ap_NS_fsm = ap_ST_fsm_state164;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_state230;
        end
        ap_ST_fsm_state230 : begin
            if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
                ap_NS_fsm = ap_ST_fsm_state231;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state230;
            end
        end
        ap_ST_fsm_state231 : begin
            if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state231))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state231;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln115_fu_1455_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln115_fu_1455_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state312;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter26 == 1'b1) & (ap_enable_reg_pp0_iter25 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter26 == 1'b1) & (ap_enable_reg_pp0_iter25 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state312;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state312 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state313 : begin
            if (((gmem_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state313))) begin
                ap_NS_fsm = ap_ST_fsm_state314;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state313;
            end
        end
        ap_ST_fsm_state314 : begin
            if (((1'b0 == ap_block_state314_io) & (1'b1 == ap_CS_fsm_state314))) begin
                ap_NS_fsm = ap_ST_fsm_state315;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state314;
            end
        end
        ap_ST_fsm_state315 : begin
            if (((gmem_0_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state315))) begin
                ap_NS_fsm = ap_ST_fsm_state316;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state315;
            end
        end
        ap_ST_fsm_state316 : begin
            ap_NS_fsm = ap_ST_fsm_state317;
        end
        ap_ST_fsm_state317 : begin
            ap_NS_fsm = ap_ST_fsm_state318;
        end
        ap_ST_fsm_state318 : begin
            ap_NS_fsm = ap_ST_fsm_state319;
        end
        ap_ST_fsm_state319 : begin
            ap_NS_fsm = ap_ST_fsm_state320;
        end
        ap_ST_fsm_state320 : begin
            ap_NS_fsm = ap_ST_fsm_state321;
        end
        ap_ST_fsm_state321 : begin
            ap_NS_fsm = ap_ST_fsm_state322;
        end
        ap_ST_fsm_state322 : begin
            ap_NS_fsm = ap_ST_fsm_state323;
        end
        ap_ST_fsm_state323 : begin
            ap_NS_fsm = ap_ST_fsm_state324;
        end
        ap_ST_fsm_state324 : begin
            ap_NS_fsm = ap_ST_fsm_state325;
        end
        ap_ST_fsm_state325 : begin
            ap_NS_fsm = ap_ST_fsm_state326;
        end
        ap_ST_fsm_state326 : begin
            ap_NS_fsm = ap_ST_fsm_state327;
        end
        ap_ST_fsm_state327 : begin
            ap_NS_fsm = ap_ST_fsm_state328;
        end
        ap_ST_fsm_state328 : begin
            ap_NS_fsm = ap_ST_fsm_state329;
        end
        ap_ST_fsm_state329 : begin
            ap_NS_fsm = ap_ST_fsm_state330;
        end
        ap_ST_fsm_state330 : begin
            ap_NS_fsm = ap_ST_fsm_state331;
        end
        ap_ST_fsm_state331 : begin
            ap_NS_fsm = ap_ST_fsm_state332;
        end
        ap_ST_fsm_state332 : begin
            ap_NS_fsm = ap_ST_fsm_state333;
        end
        ap_ST_fsm_state333 : begin
            ap_NS_fsm = ap_ST_fsm_state334;
        end
        ap_ST_fsm_state334 : begin
            ap_NS_fsm = ap_ST_fsm_state335;
        end
        ap_ST_fsm_state335 : begin
            ap_NS_fsm = ap_ST_fsm_state336;
        end
        ap_ST_fsm_state336 : begin
            ap_NS_fsm = ap_ST_fsm_state337;
        end
        ap_ST_fsm_state337 : begin
            ap_NS_fsm = ap_ST_fsm_state338;
        end
        ap_ST_fsm_state338 : begin
            ap_NS_fsm = ap_ST_fsm_state339;
        end
        ap_ST_fsm_state339 : begin
            ap_NS_fsm = ap_ST_fsm_state340;
        end
        ap_ST_fsm_state340 : begin
            ap_NS_fsm = ap_ST_fsm_state341;
        end
        ap_ST_fsm_state341 : begin
            ap_NS_fsm = ap_ST_fsm_state342;
        end
        ap_ST_fsm_state342 : begin
            ap_NS_fsm = ap_ST_fsm_state343;
        end
        ap_ST_fsm_state343 : begin
            ap_NS_fsm = ap_ST_fsm_state344;
        end
        ap_ST_fsm_state344 : begin
            ap_NS_fsm = ap_ST_fsm_state345;
        end
        ap_ST_fsm_state345 : begin
            ap_NS_fsm = ap_ST_fsm_state346;
        end
        ap_ST_fsm_state346 : begin
            ap_NS_fsm = ap_ST_fsm_state347;
        end
        ap_ST_fsm_state347 : begin
            ap_NS_fsm = ap_ST_fsm_state348;
        end
        ap_ST_fsm_state348 : begin
            ap_NS_fsm = ap_ST_fsm_state349;
        end
        ap_ST_fsm_state349 : begin
            ap_NS_fsm = ap_ST_fsm_state350;
        end
        ap_ST_fsm_state350 : begin
            ap_NS_fsm = ap_ST_fsm_state351;
        end
        ap_ST_fsm_state351 : begin
            ap_NS_fsm = ap_ST_fsm_state352;
        end
        ap_ST_fsm_state352 : begin
            ap_NS_fsm = ap_ST_fsm_state353;
        end
        ap_ST_fsm_state353 : begin
            ap_NS_fsm = ap_ST_fsm_state354;
        end
        ap_ST_fsm_state354 : begin
            ap_NS_fsm = ap_ST_fsm_state355;
        end
        ap_ST_fsm_state355 : begin
            ap_NS_fsm = ap_ST_fsm_state356;
        end
        ap_ST_fsm_state356 : begin
            ap_NS_fsm = ap_ST_fsm_state357;
        end
        ap_ST_fsm_state357 : begin
            ap_NS_fsm = ap_ST_fsm_state358;
        end
        ap_ST_fsm_state358 : begin
            ap_NS_fsm = ap_ST_fsm_state359;
        end
        ap_ST_fsm_state359 : begin
            ap_NS_fsm = ap_ST_fsm_state360;
        end
        ap_ST_fsm_state360 : begin
            ap_NS_fsm = ap_ST_fsm_state361;
        end
        ap_ST_fsm_state361 : begin
            ap_NS_fsm = ap_ST_fsm_state362;
        end
        ap_ST_fsm_state362 : begin
            ap_NS_fsm = ap_ST_fsm_state363;
        end
        ap_ST_fsm_state363 : begin
            ap_NS_fsm = ap_ST_fsm_state364;
        end
        ap_ST_fsm_state364 : begin
            ap_NS_fsm = ap_ST_fsm_state365;
        end
        ap_ST_fsm_state365 : begin
            ap_NS_fsm = ap_ST_fsm_state366;
        end
        ap_ST_fsm_state366 : begin
            ap_NS_fsm = ap_ST_fsm_state367;
        end
        ap_ST_fsm_state367 : begin
            ap_NS_fsm = ap_ST_fsm_state368;
        end
        ap_ST_fsm_state368 : begin
            ap_NS_fsm = ap_ST_fsm_state369;
        end
        ap_ST_fsm_state369 : begin
            ap_NS_fsm = ap_ST_fsm_state370;
        end
        ap_ST_fsm_state370 : begin
            ap_NS_fsm = ap_ST_fsm_state371;
        end
        ap_ST_fsm_state371 : begin
            ap_NS_fsm = ap_ST_fsm_state372;
        end
        ap_ST_fsm_state372 : begin
            ap_NS_fsm = ap_ST_fsm_state373;
        end
        ap_ST_fsm_state373 : begin
            ap_NS_fsm = ap_ST_fsm_state374;
        end
        ap_ST_fsm_state374 : begin
            ap_NS_fsm = ap_ST_fsm_state375;
        end
        ap_ST_fsm_state375 : begin
            ap_NS_fsm = ap_ST_fsm_state376;
        end
        ap_ST_fsm_state376 : begin
            ap_NS_fsm = ap_ST_fsm_state377;
        end
        ap_ST_fsm_state377 : begin
            ap_NS_fsm = ap_ST_fsm_state378;
        end
        ap_ST_fsm_state378 : begin
            ap_NS_fsm = ap_ST_fsm_state379;
        end
        ap_ST_fsm_state379 : begin
            ap_NS_fsm = ap_ST_fsm_state380;
        end
        ap_ST_fsm_state380 : begin
            ap_NS_fsm = ap_ST_fsm_state381;
        end
        ap_ST_fsm_state381 : begin
            ap_NS_fsm = ap_ST_fsm_state382;
        end
        ap_ST_fsm_state382 : begin
            if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state382))) begin
                ap_NS_fsm = ap_ST_fsm_state383;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state382;
            end
        end
        ap_ST_fsm_state383 : begin
            if (((gmem_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state383))) begin
                ap_NS_fsm = ap_ST_fsm_state312;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state383;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_1_fu_2010_p3 = ((or_ln128_fu_2005_p2[0:0] == 1'b1) ? select_ln128_fu_1998_p3 : trunc_ln7_fu_1989_p4);

assign B_fu_1024_p1 = lshr_ln82_fu_1019_p2[7:0];

assign C_fu_1573_p2 = ($signed(zext_ln123_fu_1569_p1) + $signed(9'd496));

assign D_fu_1638_p3 = {{xor_ln124_fu_1633_p2}, {trunc_ln124_reg_2556}};

assign E_fu_1612_p3 = {{xor_ln125_fu_1607_p2}, {trunc_ln125_reg_2568}};

assign G_1_fu_1944_p3 = ((or_ln127_fu_1939_p2[0:0] == 1'b1) ? select_ln127_fu_1932_p3 : trunc_ln6_fu_1923_p4);

assign G_fu_1004_p1 = lshr_ln81_fu_999_p2[7:0];

assign R_1_fu_1858_p3 = ((or_ln126_fu_1852_p2[0:0] == 1'b1) ? select_ln126_fu_1844_p3 : trunc_ln5_fu_1835_p4);

assign R_fu_984_p1 = lshr_ln80_fu_979_p2[7:0];

assign U_fu_1255_p3 = {{xor_ln84_fu_1250_p2}, {part_sel1_reg_2390}};

assign V_fu_1268_p3 = {{xor_ln85_fu_1263_p2}, {part_sel_reg_2400}};

assign Y_fu_1244_p2 = (trunc_ln4_reg_2380 + 8'd16);

assign add_ln115_1_fu_1460_p2 = (indvar_flatten_fu_316 + 32'd1);

assign add_ln115_fu_1472_p2 = (x_2_fu_312 + 16'd1);

assign add_ln118_fu_1533_p2 = (select_ln16_fu_1483_p3 + 16'd1);

assign add_ln120_1_fu_1523_p2 = (zext_ln120_fu_1507_p1 + zext_ln120_1_fu_1519_p1);

assign add_ln120_fu_1557_p2 = (trunc_ln115_reg_2531 + zext_ln120_2_fu_1554_p1);

assign add_ln128_1_fu_1791_p2 = ($signed(sext_ln128_1_fu_1775_p1) + $signed(sext_ln128_2_fu_1787_p1));

assign add_ln128_fu_1797_p2 = ($signed(add_ln128_1_fu_1791_p2) + $signed(sext_ln126_4_fu_1764_p1));

assign add_ln129_1_fu_1649_p2 = (zext_ln118_1_fu_1630_p1 + out_channels_ch1_read_reg_2153);

assign add_ln129_fu_1654_p2 = (add_ln129_1_fu_1649_p2 + zext_ln118_fu_1627_p1);

assign add_ln130_1_fu_1694_p2 = (zext_ln118_1_fu_1630_p1 + out_channels_ch2_read_reg_2148);

assign add_ln130_fu_1699_p2 = (add_ln130_1_fu_1694_p2 + zext_ln118_fu_1627_p1);

assign add_ln131_1_fu_1729_p2 = (zext_ln118_1_fu_1630_p1 + out_channels_ch3_read_reg_2143);

assign add_ln131_fu_1734_p2 = (add_ln131_1_fu_1729_p2 + zext_ln118_fu_1627_p1);

assign add_ln155_fu_1284_p2 = (x_1_fu_304 + 16'd1);

assign add_ln158_fu_1360_p2 = (y_1_reg_693 + 16'd1);

assign add_ln160_fu_1370_p2 = (add_ln17_reg_2413 + zext_ln160_fu_1366_p1);

assign add_ln17_fu_1314_p2 = (p_shl2_fu_1294_p3 + p_shl3_fu_1306_p3);

assign add_ln75_fu_780_p2 = (x_fu_276 + 16'd1);

assign add_ln78_fu_843_p2 = (y_reg_682 + 16'd1);

assign add_ln80_1_fu_862_p2 = (zext_ln78_1_fu_849_p1 + in_channels_ch1_read_reg_2168);

assign add_ln80_fu_867_p2 = (add_ln80_1_fu_862_p2 + zext_ln78_reg_2234);

assign add_ln81_1_fu_896_p2 = (zext_ln78_1_fu_849_p1 + in_channels_ch2_read_reg_2163);

assign add_ln81_fu_901_p2 = (add_ln81_1_fu_896_p2 + zext_ln78_reg_2234);

assign add_ln82_1_fu_930_p2 = (zext_ln78_1_fu_849_p1 + in_channels_ch3_read_reg_2158);

assign add_ln82_fu_935_p2 = (add_ln82_1_fu_930_p2 + zext_ln78_reg_2234);

assign add_ln83_2_fu_1170_p2 = (zext_ln83_6_fu_1167_p1 + add_ln83_fu_1162_p2);

assign add_ln83_3_fu_1049_p2 = (zext_ln83_3_fu_1045_p1 + zext_ln83_1_fu_1035_p1);

assign add_ln83_4_fu_1152_p2 = (zext_ln83_4_fu_1137_p1 + zext_ln83_7_fu_1148_p1);

assign add_ln83_fu_1162_p2 = (zext_ln83_5_fu_1158_p1 + add_ln83_3_reg_2355);

assign add_ln84_1_fu_1085_p2 = (sub_ln84_fu_1079_p2 + 15'd128);

assign add_ln84_2_fu_1189_p2 = ($signed(zext_ln84_fu_1186_p1) + $signed(grp_fu_2069_p3));

assign add_ln85_1_fu_1124_p2 = (sub_ln85_1_fu_1118_p2 + 14'd128);

assign add_ln85_2_fu_1215_p2 = ($signed(sext_ln85_fu_1212_p1) + $signed(grp_fu_2078_p3));

assign add_ln86_1_fu_810_p2 = (zext_ln86_fu_794_p1 + zext_ln86_1_fu_806_p1);

assign add_ln86_fu_857_p2 = (trunc_ln75_reg_2229 + zext_ln86_2_fu_853_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd231];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd232];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd233];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd154];

assign ap_CS_fsm_state156 = ap_CS_fsm[32'd155];

assign ap_CS_fsm_state157 = ap_CS_fsm[32'd156];

assign ap_CS_fsm_state158 = ap_CS_fsm[32'd157];

assign ap_CS_fsm_state159 = ap_CS_fsm[32'd158];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd159];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd161];

assign ap_CS_fsm_state163 = ap_CS_fsm[32'd162];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state230 = ap_CS_fsm[32'd229];

assign ap_CS_fsm_state231 = ap_CS_fsm[32'd230];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state312 = ap_CS_fsm[32'd234];

assign ap_CS_fsm_state313 = ap_CS_fsm[32'd235];

assign ap_CS_fsm_state314 = ap_CS_fsm[32'd236];

assign ap_CS_fsm_state315 = ap_CS_fsm[32'd237];

assign ap_CS_fsm_state382 = ap_CS_fsm[32'd304];

assign ap_CS_fsm_state383 = ap_CS_fsm[32'd305];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (gmem_0_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_BVALID == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_BVALID == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp4 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (gmem_0_WREADY == 1'b0));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (gmem_0_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_BVALID == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_BVALID == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp4 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (gmem_0_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_01001_grp2 = ((ap_enable_reg_pp0_iter26 == 1'b1) & (gmem_0_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & (gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (gmem_0_AWREADY == 1'b0)));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = (((gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & (gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (gmem_0_AWREADY == 1'b0)));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((gmem_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter26 == 1'b1) & (gmem_0_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (gmem_0_AWREADY == 1'b0)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (gmem_0_WREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_BVALID == 1'b0)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp3 = (((1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp6 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (gmem_0_WREADY == 1'b0));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (gmem_0_WREADY == 1'b0)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_BVALID == 1'b0)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp3 = (((1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_AWREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp3_done_reg) & (gmem_0_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp6 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp6_done_reg) & (gmem_0_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state162_io = ((gmem_0_WREADY == 1'b0) | (gmem_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state314_io = ((gmem_0_WREADY == 1'b0) | (gmem_0_AWREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign gmem_0_ARLEN = 64'd1;

assign gmem_0_AWLEN = 64'd1;

assign grp_fu_2060_p0 = grp_fu_2060_p00;

assign grp_fu_2060_p00 = B_fu_1024_p1;

assign grp_fu_2060_p1 = 13'd25;

assign grp_fu_2060_p2 = 13'd128;

assign grp_fu_2069_p0 = zext_ln83_fu_1028_p1;

assign grp_fu_2069_p1 = 15'd32730;

assign grp_fu_2078_p0 = zext_ln83_fu_1028_p1;

assign grp_fu_2078_p1 = 15'd122;

assign grp_fu_2087_p1 = 18'd298;

assign grp_fu_2087_p2 = 18'd128;

assign grp_fu_2096_p0 = 18'd409;

assign grp_fu_2107_p0 = 17'd130864;

assign grp_fu_2115_p1 = 16'd65436;

assign grp_fu_704_p4 = {{out_width_read_reg_2202[63:1]}};

assign grp_fu_713_p4 = {{out_height_read_reg_2197[63:1]}};

assign icmp_ln115_fu_1455_p2 = ((indvar_flatten_fu_316 == mul_ln94_reg_2511) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_1478_p2 = ((y_2_fu_308 == height_reg_2207) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_1822_p2 = ((tmp_9_fu_1813_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_1901_p2 = ((tmp_11_fu_1892_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_1866_p2 = (($signed(tmp_15_reg_2651) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_1279_p2 = ((x_1_fu_304 == width_reg_2173) ? 1'b1 : 1'b0);

assign icmp_ln158_fu_1355_p2 = ((y_1_reg_693 == height_reg_2207) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_775_p2 = ((x_fu_276 == width_reg_2173) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_767_p2 = ((width_reg_2173 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_838_p2 = ((y_reg_682 == height_reg_2207) ? 1'b1 : 1'b0);

assign lshr_ln80_fu_979_p2 = gmem_addr_4_read_reg_2309 >> zext_ln80_fu_975_p1;

assign lshr_ln81_fu_999_p2 = gmem_addr_5_read_reg_2321 >> zext_ln81_fu_995_p1;

assign lshr_ln82_fu_1019_p2 = gmem_addr_6_read_reg_2332 >> zext_ln82_fu_1015_p1;

assign mul_ln163_fu_1389_p0 = mul_ln163_fu_1389_p00;

assign mul_ln163_fu_1389_p00 = Y_2_reg_2481;

assign mul_ln163_fu_1389_p1 = zext_ln163_1_reg_2241;

assign mul_ln164_fu_1397_p0 = mul_ln164_fu_1397_p00;

assign mul_ln164_fu_1397_p00 = U_2_reg_2486;

assign mul_ln164_fu_1397_p1 = zext_ln164_1_reg_2246;

assign mul_ln165_fu_1405_p0 = mul_ln165_fu_1405_p00;

assign mul_ln165_fu_1405_p00 = V_2_reg_2491;

assign mul_ln165_fu_1405_p1 = zext_ln165_1_reg_2251;

assign mul_ln84_fu_1055_p0 = zext_ln83_1_fu_1035_p1;

assign mul_ln84_fu_1055_p1 = 16'd65462;

assign mul_ln85_fu_1091_p0 = zext_ln83_1_fu_1035_p1;

assign mul_ln85_fu_1091_p1 = 16'd65442;

assign mul_ln94_fu_1446_p0 = mul_ln94_fu_1446_p00;

assign mul_ln94_fu_1446_p00 = width_reg_2173;

assign mul_ln94_fu_1446_p1 = mul_ln94_fu_1446_p10;

assign mul_ln94_fu_1446_p10 = height_reg_2207;

assign or_ln126_fu_1852_p2 = (tmp_10_fu_1828_p3 | icmp_ln126_fu_1822_p2);

assign or_ln127_fu_1939_p2 = (tmp_12_fu_1916_p3 | icmp_ln127_reg_2678);

assign or_ln128_fu_2005_p2 = (tmp_16_fu_1982_p3 | icmp_ln128_reg_2661);

assign p_shl1_fu_1061_p3 = {{B_reg_2337}, {7'd0}};

assign p_shl2_fu_1294_p3 = {{trunc_ln160_fu_1290_p1}, {10'd0}};

assign p_shl3_fu_1306_p3 = {{trunc_ln160_1_fu_1302_p1}, {8'd0}};

assign select_ln115_fu_1491_p3 = ((icmp_ln118_fu_1478_p2[0:0] == 1'b1) ? add_ln115_fu_1472_p2 : x_2_fu_312);

assign select_ln126_fu_1844_p3 = ((icmp_ln126_fu_1822_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln127_fu_1932_p3 = ((icmp_ln127_reg_2678[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln128_fu_1998_p3 = ((icmp_ln128_reg_2661[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln16_fu_1483_p3 = ((icmp_ln118_fu_1478_p2[0:0] == 1'b1) ? 16'd0 : y_2_fu_308);

assign sext_ln111_1_fu_1320_p1 = $signed(grp_fu_704_p4);

assign sext_ln111_fu_2039_p1 = $signed(grp_fu_704_p4);

assign sext_ln112_1_fu_1330_p1 = $signed(grp_fu_713_p4);

assign sext_ln112_fu_2050_p1 = $signed(grp_fu_713_p4);

assign sext_ln126_4_fu_1764_p1 = grp_fu_2087_p3;

assign sext_ln128_1_fu_1775_p1 = $signed(tmp_13_fu_1767_p4);

assign sext_ln128_2_fu_1787_p1 = $signed(tmp_14_fu_1779_p4);

assign sext_ln129_fu_1684_p1 = $signed(trunc_ln129_1_fu_1674_p4);

assign sext_ln130_fu_1719_p1 = $signed(trunc_ln130_1_fu_1709_p4);

assign sext_ln131_fu_1754_p1 = $signed(trunc_ln131_1_fu_1744_p4);

assign sext_ln69_fu_732_p1 = $signed(trunc_ln_fu_722_p4);

assign sext_ln70_fu_757_p1 = $signed(trunc_ln1_fu_747_p4);

assign sext_ln80_fu_882_p1 = $signed(trunc_ln80_1_fu_872_p4);

assign sext_ln81_fu_916_p1 = $signed(trunc_ln81_1_fu_906_p4);

assign sext_ln82_fu_950_p1 = $signed(trunc_ln82_1_fu_940_p4);

assign sext_ln85_fu_1212_p1 = $signed(add_ln85_1_reg_2375);

assign shl_ln129_1_fu_1875_p3 = {{trunc_ln129_reg_2599}, {3'd0}};

assign shl_ln129_2_fu_1886_p2 = zext_ln129_fu_1871_p1 << zext_ln129_2_fu_1882_p1;

assign shl_ln129_fu_1668_p2 = 2'd1 << zext_ln129_1_fu_1664_p1;

assign shl_ln130_1_fu_1956_p3 = {{trunc_ln130_reg_2615_pp0_iter2_reg}, {3'd0}};

assign shl_ln130_2_fu_1967_p2 = zext_ln130_fu_1952_p1 << zext_ln130_2_fu_1963_p1;

assign shl_ln130_fu_1910_p2 = 2'd1 << zext_ln130_1_fu_1907_p1;

assign shl_ln131_1_fu_2022_p3 = {{trunc_ln131_reg_2627_pp0_iter2_reg}, {3'd0}};

assign shl_ln131_2_fu_2033_p2 = zext_ln131_fu_2018_p1 << zext_ln131_2_fu_2029_p1;

assign shl_ln131_fu_1976_p2 = 2'd1 << zext_ln131_1_fu_1973_p1;

assign shl_ln1_fu_988_p3 = {{trunc_ln81_reg_2293}, {3'd0}};

assign shl_ln2_fu_1008_p3 = {{trunc_ln82_reg_2304}, {3'd0}};

assign shl_ln_fu_968_p3 = {{trunc_ln80_reg_2282}, {3'd0}};

assign sub_ln84_fu_1079_p2 = (p_shl1_fu_1061_p3 - zext_ln84_1_fu_1075_p1);

assign sub_ln85_1_fu_1118_p2 = (sub_ln85_fu_1101_p2 - zext_ln85_2_fu_1114_p1);

assign sub_ln85_fu_1101_p2 = (14'd0 - zext_ln85_1_fu_1097_p1);

assign tmp_10_fu_1828_p3 = grp_fu_2096_p3[32'd17];

assign tmp_11_fu_1892_p4 = {{grp_fu_2115_p3[17:16]}};

assign tmp_12_fu_1916_p3 = add_ln127_1_reg_2672[32'd17];

assign tmp_13_fu_1767_p4 = {{{xor_ln124_reg_2588}, {trunc_ln124_reg_2556}}, {9'd0}};

assign tmp_14_fu_1779_p4 = {{{xor_ln124_reg_2588}, {trunc_ln124_reg_2556}}, {2'd0}};

assign tmp_16_fu_1982_p3 = add_ln128_reg_2645_pp0_iter2_reg[32'd18];

assign tmp_1_fu_798_p3 = {{x_fu_276}, {8'd0}};

assign tmp_2_fu_1038_p3 = {{G_reg_2326}, {7'd0}};

assign tmp_3_fu_1130_p3 = {{R_reg_2314}, {6'd0}};

assign tmp_4_fu_1141_p3 = {{R_reg_2314}, {1'd0}};

assign tmp_5_fu_1068_p3 = {{B_reg_2337}, {4'd0}};

assign tmp_6_fu_1107_p3 = {{B_reg_2337}, {1'd0}};

assign tmp_7_fu_1499_p3 = {{select_ln115_fu_1491_p3}, {10'd0}};

assign tmp_8_fu_1511_p3 = {{select_ln115_fu_1491_p3}, {8'd0}};

assign tmp_9_fu_1813_p4 = {{grp_fu_2096_p3[17:16]}};

assign tmp_fu_786_p3 = {{x_fu_276}, {10'd0}};

assign trunc_ln115_fu_1529_p1 = add_ln120_1_fu_1523_p2[21:0];

assign trunc_ln124_fu_1587_p1 = p_scale_channels_ch2_q0[6:0];

assign trunc_ln125_fu_1599_p1 = p_scale_channels_ch3_q0[6:0];

assign trunc_ln129_1_fu_1674_p4 = {{add_ln129_fu_1654_p2[63:1]}};

assign trunc_ln129_fu_1660_p1 = add_ln129_fu_1654_p2[0:0];

assign trunc_ln130_1_fu_1709_p4 = {{add_ln130_fu_1699_p2[63:1]}};

assign trunc_ln130_fu_1705_p1 = add_ln130_fu_1699_p2[0:0];

assign trunc_ln131_1_fu_1744_p4 = {{add_ln131_fu_1734_p2[63:1]}};

assign trunc_ln131_fu_1740_p1 = add_ln131_fu_1734_p2[0:0];

assign trunc_ln160_1_fu_1302_p1 = x_1_fu_304[13:0];

assign trunc_ln160_fu_1290_p1 = x_1_fu_304[11:0];

assign trunc_ln1_fu_747_p4 = {{in_height[63:1]}};

assign trunc_ln5_fu_1835_p4 = {{grp_fu_2096_p3[15:8]}};

assign trunc_ln6_fu_1923_p4 = {{add_ln127_1_reg_2672[15:8]}};

assign trunc_ln75_fu_816_p1 = add_ln86_1_fu_810_p2[21:0];

assign trunc_ln7_fu_1989_p4 = {{add_ln128_reg_2645_pp0_iter2_reg[15:8]}};

assign trunc_ln80_1_fu_872_p4 = {{add_ln80_fu_867_p2[63:1]}};

assign trunc_ln80_fu_892_p1 = add_ln80_fu_867_p2[0:0];

assign trunc_ln81_1_fu_906_p4 = {{add_ln81_fu_901_p2[63:1]}};

assign trunc_ln81_fu_926_p1 = add_ln81_fu_901_p2[0:0];

assign trunc_ln82_1_fu_940_p4 = {{add_ln82_fu_935_p2[63:1]}};

assign trunc_ln82_fu_960_p1 = add_ln82_fu_935_p2[0:0];

assign trunc_ln_fu_722_p4 = {{in_width[63:1]}};

assign xor_ln124_fu_1633_p2 = (bit_sel2_reg_2551 ^ 1'd1);

assign xor_ln125_fu_1607_p2 = (bit_sel3_reg_2563 ^ 1'd1);

assign xor_ln84_fu_1250_p2 = (bit_sel1_reg_2385 ^ 1'd1);

assign xor_ln85_fu_1263_p2 = (bit_sel_reg_2395 ^ 1'd1);

assign zext_ln118_1_fu_1630_p1 = select_ln16_reg_2520_pp0_iter1_reg;

assign zext_ln118_fu_1627_p1 = add_ln120_1_reg_2526_pp0_iter1_reg;

assign zext_ln120_1_fu_1519_p1 = tmp_8_fu_1511_p3;

assign zext_ln120_2_fu_1554_p1 = select_ln16_reg_2520;

assign zext_ln120_3_fu_1562_p1 = add_ln120_fu_1557_p2;

assign zext_ln120_fu_1507_p1 = tmp_7_fu_1499_p3;

assign zext_ln123_fu_1569_p1 = p_scale_channels_ch1_q0;

assign zext_ln129_1_fu_1664_p1 = trunc_ln129_fu_1660_p1;

assign zext_ln129_2_fu_1882_p1 = shl_ln129_1_fu_1875_p3;

assign zext_ln129_fu_1871_p1 = R_1_fu_1858_p3;

assign zext_ln130_1_fu_1907_p1 = trunc_ln130_reg_2615;

assign zext_ln130_2_fu_1963_p1 = shl_ln130_1_fu_1956_p3;

assign zext_ln130_fu_1952_p1 = G_1_fu_1944_p3;

assign zext_ln131_1_fu_1973_p1 = trunc_ln131_reg_2627_pp0_iter2_reg;

assign zext_ln131_2_fu_2029_p1 = shl_ln131_1_fu_2022_p3;

assign zext_ln131_fu_2018_p1 = B_1_fu_2010_p3;

assign zext_ln160_1_fu_1375_p1 = add_ln160_fu_1370_p2;

assign zext_ln160_fu_1366_p1 = y_1_reg_693;

assign zext_ln163_1_fu_824_p1 = Y_scale_read_reg_2192;

assign zext_ln164_1_fu_827_p1 = U_scale_read_reg_2187;

assign zext_ln165_1_fu_830_p1 = V_scale_read_reg_2182;

assign zext_ln78_1_fu_849_p1 = y_reg_682;

assign zext_ln78_fu_820_p1 = add_ln86_1_fu_810_p2;

assign zext_ln80_fu_975_p1 = shl_ln_fu_968_p3;

assign zext_ln81_fu_995_p1 = shl_ln1_fu_988_p3;

assign zext_ln82_fu_1015_p1 = shl_ln2_fu_1008_p3;

assign zext_ln83_1_fu_1035_p1 = G_reg_2326;

assign zext_ln83_3_fu_1045_p1 = tmp_2_fu_1038_p3;

assign zext_ln83_4_fu_1137_p1 = tmp_3_fu_1130_p3;

assign zext_ln83_5_fu_1158_p1 = add_ln83_4_fu_1152_p2;

assign zext_ln83_6_fu_1167_p1 = grp_fu_2060_p3;

assign zext_ln83_7_fu_1148_p1 = tmp_4_fu_1141_p3;

assign zext_ln83_fu_1028_p1 = R_reg_2314;

assign zext_ln84_1_fu_1075_p1 = tmp_5_fu_1068_p3;

assign zext_ln84_fu_1186_p1 = add_ln84_1_reg_2365;

assign zext_ln85_1_fu_1097_p1 = tmp_5_fu_1068_p3;

assign zext_ln85_2_fu_1114_p1 = tmp_6_fu_1107_p3;

assign zext_ln86_1_fu_806_p1 = tmp_1_fu_798_p3;

assign zext_ln86_2_fu_853_p1 = y_reg_682;

assign zext_ln86_3_fu_1238_p1 = add_ln86_reg_2271;

assign zext_ln86_fu_794_p1 = tmp_fu_786_p3;

always @ (posedge ap_clk) begin
    trunc_ln75_reg_2229[7:0] <= 8'b00000000;
    zext_ln78_reg_2234[7:0] <= 8'b00000000;
    zext_ln78_reg_2234[63:27] <= 37'b0000000000000000000000000000000000000;
    zext_ln163_1_reg_2241[14:8] <= 7'b0000000;
    zext_ln164_1_reg_2246[14:8] <= 7'b0000000;
    zext_ln165_1_reg_2251[14:8] <= 7'b0000000;
    add_ln84_1_reg_2365[3:0] <= 4'b0000;
    add_ln85_1_reg_2375[0] <= 1'b0;
    add_ln17_reg_2413[7:0] <= 8'b00000000;
    zext_ln160_1_reg_2459[63:22] <= 42'b000000000000000000000000000000000000000000;
    add_ln120_1_reg_2526[7:0] <= 8'b00000000;
    add_ln120_1_reg_2526_pp0_iter1_reg[7:0] <= 8'b00000000;
    trunc_ln115_reg_2531[7:0] <= 8'b00000000;
end

endmodule //yuv_filter
