// Seed: 949640876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_9;
  ;
  wire id_10, id_11;
  parameter id_12 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    input  wire  id_2,
    output wire  id_3,
    input  tri0  id_4,
    output logic id_5,
    input  wor   id_6,
    output tri0  id_7,
    input  tri0  id_8
);
  always @(negedge -1) begin : LABEL_0
    id_5 <= 1;
  end
  struct packed {logic id_10;} id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11
  );
endmodule
