// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VVentus__Syms.h"


VL_ATTR_COLD void VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper_1__0(VVentus___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VVentus__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper_1__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+383,"io_CTAreq_ready", false,-1);
    tracep->declBit(c+384,"io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+387,"io_CTArsp_valid", false,-1);
    tracep->declBus(c+388,"io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+409,"io_memRsp_ready", false,-1);
    tracep->declBit(c+410,"io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"io_memRsp_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+6,"io_memReq_ready", false,-1);
    tracep->declBit(c+411,"io_memReq_valid", false,-1);
    tracep->declBus(c+412,"io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"io_memReq_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"io_memReq_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+52617,"cta2warp_clock", false,-1);
    tracep->declBit(c+52618,"cta2warp_reset", false,-1);
    tracep->declBit(c+383,"cta2warp_io_CTAreq_ready", false,-1);
    tracep->declBit(c+384,"cta2warp_io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"cta2warp_io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"cta2warp_io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"cta2warp_io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"cta2warp_io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"cta2warp_io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"cta2warp_io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"cta2warp_io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"cta2warp_io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+387,"cta2warp_io_CTArsp_valid", false,-1);
    tracep->declBus(c+388,"cta2warp_io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+7278,"cta2warp_io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"cta2warp_io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52667,"cta2warp_io_warpRsp_ready", false,-1);
    tracep->declBit(c+387,"cta2warp_io_warpRsp_valid", false,-1);
    tracep->declBus(c+7280,"cta2warp_io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+7281,"cta2warp_io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+7282,"cta2warp_io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+52617,"pipe_clock", false,-1);
    tracep->declBit(c+52618,"pipe_reset", false,-1);
    tracep->declBit(c+7283,"pipe_io_icache_req_valid", false,-1);
    tracep->declBus(c+7284,"pipe_io_icache_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7285,"pipe_io_icache_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7286,"pipe_io_icache_rsp_valid", false,-1);
    tracep->declBus(c+7287,"pipe_io_icache_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7288,"pipe_io_icache_rsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+7289,"pipe_io_icache_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+7290,"pipe_io_icache_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+7291,"pipe_io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+7292,"pipe_io_externalFlushPipe_bits", false,-1, 1,0);
    tracep->declBit(c+7293,"pipe_io_dcache_req_ready", false,-1);
    tracep->declBit(c+7294,"pipe_io_dcache_req_valid", false,-1);
    tracep->declBus(c+7295,"pipe_io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"pipe_io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"pipe_io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"pipe_io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"pipe_io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"pipe_io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"pipe_io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"pipe_io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"pipe_io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"pipe_io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"pipe_io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"pipe_io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"pipe_io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"pipe_io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"pipe_io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"pipe_io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7311,"pipe_io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+7312,"pipe_io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+7313,"pipe_io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"pipe_io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"pipe_io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"pipe_io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"pipe_io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"pipe_io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"pipe_io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"pipe_io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"pipe_io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+7322,"pipe_io_shared_req_ready", false,-1);
    tracep->declBit(c+7323,"pipe_io_shared_req_valid", false,-1);
    tracep->declBus(c+7295,"pipe_io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"pipe_io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+7298,"pipe_io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"pipe_io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"pipe_io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"pipe_io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"pipe_io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"pipe_io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"pipe_io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"pipe_io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"pipe_io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"pipe_io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"pipe_io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"pipe_io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"pipe_io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7324,"pipe_io_shared_rsp_ready", false,-1);
    tracep->declBit(c+7325,"pipe_io_shared_rsp_valid", false,-1);
    tracep->declBus(c+7326,"pipe_io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"pipe_io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"pipe_io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"pipe_io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"pipe_io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"pipe_io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"pipe_io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"pipe_io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"pipe_io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+7335,"pipe_io_pc_reset", false,-1);
    tracep->declBit(c+7278,"pipe_io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"pipe_io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+387,"pipe_io_warpRsp_valid", false,-1);
    tracep->declBus(c+7280,"pipe_io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+7281,"pipe_io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+7282,"pipe_io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+6,"l1Cache2L2Arb_io_memReqVecIn_0_ready", false,-1);
    tracep->declBit(c+7336,"l1Cache2L2Arb_io_memReqVecIn_0_valid", false,-1);
    tracep->declBus(c+7337,"l1Cache2L2Arb_io_memReqVecIn_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7338,"l1Cache2L2Arb_io_memReqVecIn_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+368,"l1Cache2L2Arb_io_memReqVecIn_1_ready", false,-1);
    tracep->declBit(c+7339,"l1Cache2L2Arb_io_memReqVecIn_1_valid", false,-1);
    tracep->declBus(c+7340,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7341,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7342,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+6,"l1Cache2L2Arb_io_memReqOut_ready", false,-1);
    tracep->declBit(c+411,"l1Cache2L2Arb_io_memReqOut_valid", false,-1);
    tracep->declBus(c+412,"l1Cache2L2Arb_io_memReqOut_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"l1Cache2L2Arb_io_memReqOut_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"l1Cache2L2Arb_io_memReqOut_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"l1Cache2L2Arb_io_memReqOut_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"l1Cache2L2Arb_io_memReqOut_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"l1Cache2L2Arb_io_memReqOut_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"l1Cache2L2Arb_io_memReqOut_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+409,"l1Cache2L2Arb_io_memRspIn_ready", false,-1);
    tracep->declBit(c+410,"l1Cache2L2Arb_io_memRspIn_valid", false,-1);
    tracep->declBus(c+391,"l1Cache2L2Arb_io_memRspIn_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"l1Cache2L2Arb_io_memRspIn_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"l1Cache2L2Arb_io_memRspIn_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"l1Cache2L2Arb_io_memRspIn_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"l1Cache2L2Arb_io_memRspIn_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"l1Cache2L2Arb_io_memRspIn_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+7351,"l1Cache2L2Arb_io_memRspVecOut_0_ready", false,-1);
    tracep->declBit(c+7352,"l1Cache2L2Arb_io_memRspVecOut_0_valid", false,-1);
    tracep->declBus(c+391,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+7353,"l1Cache2L2Arb_io_memRspVecOut_1_ready", false,-1);
    tracep->declBit(c+7354,"l1Cache2L2Arb_io_memRspVecOut_1_valid", false,-1);
    tracep->declBus(c+391,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+52617,"icache_clock", false,-1);
    tracep->declBit(c+52618,"icache_reset", false,-1);
    tracep->declBit(c+52667,"icache_io_coreReq_ready", false,-1);
    tracep->declBit(c+7283,"icache_io_coreReq_valid", false,-1);
    tracep->declBus(c+7284,"icache_io_coreReq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7285,"icache_io_coreReq_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7291,"icache_io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+7292,"icache_io_externalFlushPipe_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7286,"icache_io_coreRsp_valid", false,-1);
    tracep->declBus(c+7287,"icache_io_coreRsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7288,"icache_io_coreRsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+7289,"icache_io_coreRsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+7290,"icache_io_coreRsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+7351,"icache_io_memRsp_ready", false,-1);
    tracep->declBit(c+7352,"icache_io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"icache_io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"icache_io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"icache_io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"icache_io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"icache_io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+6,"icache_io_memReq_ready", false,-1);
    tracep->declBit(c+7336,"icache_io_memReq_valid", false,-1);
    tracep->declBus(c+7337,"icache_io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7338,"icache_io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+52617,"dcache_clock", false,-1);
    tracep->declBit(c+52618,"dcache_reset", false,-1);
    tracep->declBit(c+7293,"dcache_io_coreReq_ready", false,-1);
    tracep->declBit(c+7294,"dcache_io_coreReq_valid", false,-1);
    tracep->declBus(c+7295,"dcache_io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"dcache_io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"dcache_io_coreReq_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"dcache_io_coreReq_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"dcache_io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"dcache_io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"dcache_io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"dcache_io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"dcache_io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"dcache_io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"dcache_io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"dcache_io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"dcache_io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"dcache_io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"dcache_io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"dcache_io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7311,"dcache_io_coreRsp_ready", false,-1);
    tracep->declBit(c+7312,"dcache_io_coreRsp_valid", false,-1);
    tracep->declBus(c+7313,"dcache_io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"dcache_io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"dcache_io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"dcache_io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"dcache_io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"dcache_io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"dcache_io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"dcache_io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"dcache_io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+7353,"dcache_io_memRsp_ready", false,-1);
    tracep->declBit(c+7354,"dcache_io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"dcache_io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"dcache_io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"dcache_io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"dcache_io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"dcache_io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+368,"dcache_io_memReq_ready", false,-1);
    tracep->declBit(c+7339,"dcache_io_memReq_valid", false,-1);
    tracep->declBus(c+7340,"dcache_io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7341,"dcache_io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7342,"dcache_io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"dcache_io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"dcache_io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"dcache_io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"dcache_io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"dcache_io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"dcache_io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"dcache_io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"dcache_io_memReq_bits_a_mask_3", false,-1);
    tracep->declBit(c+52617,"sharedmem_clock", false,-1);
    tracep->declBit(c+52618,"sharedmem_reset", false,-1);
    tracep->declBit(c+7322,"sharedmem_io_coreReq_ready", false,-1);
    tracep->declBit(c+7323,"sharedmem_io_coreReq_valid", false,-1);
    tracep->declBus(c+7295,"sharedmem_io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"sharedmem_io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+7355,"sharedmem_io_coreReq_bits_setIdx", false,-1, 6,0);
    tracep->declBit(c+7299,"sharedmem_io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"sharedmem_io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"sharedmem_io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"sharedmem_io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"sharedmem_io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"sharedmem_io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"sharedmem_io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"sharedmem_io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"sharedmem_io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"sharedmem_io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"sharedmem_io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"sharedmem_io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7324,"sharedmem_io_coreRsp_ready", false,-1);
    tracep->declBit(c+7325,"sharedmem_io_coreRsp_valid", false,-1);
    tracep->declBus(c+7326,"sharedmem_io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"sharedmem_io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"sharedmem_io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"sharedmem_io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"sharedmem_io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"sharedmem_io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"sharedmem_io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"sharedmem_io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"sharedmem_io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBus(c+7356,"value", false,-1, 3,0);
    tracep->declBit(c+7357,"wrap", false,-1);
    tracep->pushNamePrefix("cta2warp ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+383,"io_CTAreq_ready", false,-1);
    tracep->declBit(c+384,"io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+387,"io_CTArsp_valid", false,-1);
    tracep->declBus(c+388,"io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+7278,"io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52667,"io_warpRsp_ready", false,-1);
    tracep->declBit(c+387,"io_warpRsp_valid", false,-1);
    tracep->declBus(c+7280,"io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+7281,"io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+7282,"io_wg_id_tag", false,-1, 4,0);
    tracep->declBus(c+7358,"idx_using", false,-1, 3,0);
    tracep->declBus(c+7359,"data_0", false,-1, 4,0);
    tracep->declBus(c+7360,"data_1", false,-1, 4,0);
    tracep->declBus(c+7361,"data_2", false,-1, 4,0);
    tracep->declBus(c+7362,"data_3", false,-1, 4,0);
    tracep->declBus(c+7279,"idx_next_allocate", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("dcache ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7293,"io_coreReq_ready", false,-1);
    tracep->declBit(c+7294,"io_coreReq_valid", false,-1);
    tracep->declBus(c+7295,"io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"io_coreReq_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"io_coreReq_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7311,"io_coreRsp_ready", false,-1);
    tracep->declBit(c+7312,"io_coreRsp_valid", false,-1);
    tracep->declBus(c+7313,"io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+7353,"io_memRsp_ready", false,-1);
    tracep->declBit(c+7354,"io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+368,"io_memReq_ready", false,-1);
    tracep->declBit(c+7339,"io_memReq_valid", false,-1);
    tracep->declBus(c+7340,"io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7341,"io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7342,"io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"io_memReq_bits_a_mask_3", false,-1);
    tracep->declBit(c+52617,"BankConfArb_clock", false,-1);
    tracep->declBit(c+52618,"BankConfArb_reset", false,-1);
    tracep->declBit(c+7363,"BankConfArb_io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+7364,"BankConfArb_io_coreReqArb_enable", false,-1);
    tracep->declBit(c+7365,"BankConfArb_io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7366,"BankConfArb_io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7367,"BankConfArb_io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7368,"BankConfArb_io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7369,"BankConfArb_io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7370,"BankConfArb_io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7371,"BankConfArb_io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7372,"BankConfArb_io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7373,"BankConfArb_io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7374,"BankConfArb_io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7375,"BankConfArb_io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7376,"BankConfArb_io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7377,"BankConfArb_io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+7378,"BankConfArb_io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+7379,"BankConfArb_io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+7380,"BankConfArb_io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+7381,"BankConfArb_io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7382,"BankConfArb_io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7383,"BankConfArb_io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7384,"BankConfArb_io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7385,"BankConfArb_io_dataArrayEn_0", false,-1);
    tracep->declBit(c+7386,"BankConfArb_io_dataArrayEn_1", false,-1);
    tracep->declBit(c+7387,"BankConfArb_io_dataArrayEn_2", false,-1);
    tracep->declBit(c+7388,"BankConfArb_io_dataArrayEn_3", false,-1);
    tracep->declBit(c+7389,"BankConfArb_io_activeLane_0", false,-1);
    tracep->declBit(c+7390,"BankConfArb_io_activeLane_1", false,-1);
    tracep->declBit(c+7391,"BankConfArb_io_activeLane_2", false,-1);
    tracep->declBit(c+7392,"BankConfArb_io_activeLane_3", false,-1);
    tracep->declBit(c+7393,"BankConfArb_io_bankConflict", false,-1);
    tracep->declBit(c+52617,"MshrAccess_clock", false,-1);
    tracep->declBit(c+52618,"MshrAccess_reset", false,-1);
    tracep->declBit(c+7394,"MshrAccess_io_missReq_ready", false,-1);
    tracep->declBit(c+7395,"MshrAccess_io_missReq_valid", false,-1);
    tracep->declBus(c+7396,"MshrAccess_io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7397,"MshrAccess_io_missReq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7398,"MshrAccess_io_missReq_bits_targetInfo", false,-1, 28,0);
    tracep->declBit(c+7399,"MshrAccess_io_missRspIn_ready", false,-1);
    tracep->declBit(c+7400,"MshrAccess_io_missRspIn_valid", false,-1);
    tracep->declBus(c+7401,"MshrAccess_io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+7402,"MshrAccess_io_missRspOut_ready", false,-1);
    tracep->declBit(c+7403,"MshrAccess_io_missRspOut_valid", false,-1);
    tracep->declBus(c+7404,"MshrAccess_io_missRspOut_bits_targetInfo", false,-1, 28,0);
    tracep->declBus(c+7405,"MshrAccess_io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7406,"MshrAccess_io_missRspOut_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+368,"MshrAccess_io_miss2mem_ready", false,-1);
    tracep->declBit(c+7407,"MshrAccess_io_miss2mem_valid", false,-1);
    tracep->declBus(c+7408,"MshrAccess_io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7406,"MshrAccess_io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+52617,"TagAccess_clock", false,-1);
    tracep->declBit(c+52618,"TagAccess_reset", false,-1);
    tracep->declBit(c+7409,"TagAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+7298,"TagAccess_io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+7410,"TagAccess_io_tagFromCore_st1", false,-1, 22,0);
    tracep->declBit(c+7293,"TagAccess_io_coreReqReady", false,-1);
    tracep->declBit(c+7411,"TagAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+7412,"TagAccess_io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+7413,"TagAccess_io_w_req_bits_data_0", false,-1, 22,0);
    tracep->declBus(c+7413,"TagAccess_io_w_req_bits_data_1", false,-1, 22,0);
    tracep->declBus(c+7414,"TagAccess_io_waymaskReplacement", false,-1, 1,0);
    tracep->declBus(c+7415,"TagAccess_io_waymaskHit_st1", false,-1, 1,0);
    tracep->declBit(c+7416,"TagAccess_io_hit_st1", false,-1);
    tracep->declBus(c+7417,"DataCorssBar_io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+7418,"DataCorssBar_io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+7419,"DataCorssBar_io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+7420,"DataCorssBar_io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+7421,"DataCorssBar_io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+7422,"DataCorssBar_io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+7423,"DataCorssBar_io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+7424,"DataCorssBar_io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+7425,"DataCorssBar_io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+7426,"DataCorssBar_io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+7427,"DataCorssBar_io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+7428,"DataCorssBar_io_Select1H_3", false,-1, 3,0);
    tracep->declBit(c+52617,"WriteDataBuf_clock", false,-1);
    tracep->declBit(c+52618,"WriteDataBuf_reset", false,-1);
    tracep->declBit(c+7429,"WriteDataBuf_io_inputBus_ready", false,-1);
    tracep->declBit(c+7430,"WriteDataBuf_io_inputBus_valid", false,-1);
    tracep->declBus(c+7431,"WriteDataBuf_io_inputBus_bits_mask_0", false,-1, 3,0);
    tracep->declBus(c+7432,"WriteDataBuf_io_inputBus_bits_mask_1", false,-1, 3,0);
    tracep->declBus(c+7433,"WriteDataBuf_io_inputBus_bits_mask_2", false,-1, 3,0);
    tracep->declBus(c+7434,"WriteDataBuf_io_inputBus_bits_mask_3", false,-1, 3,0);
    tracep->declBus(c+7435,"WriteDataBuf_io_inputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7436,"WriteDataBuf_io_inputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+7437,"WriteDataBuf_io_inputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+7438,"WriteDataBuf_io_inputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+7439,"WriteDataBuf_io_inputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+7440,"WriteDataBuf_io_inputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+7441,"WriteDataBuf_io_inputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+7442,"WriteDataBuf_io_inputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+7443,"WriteDataBuf_io_inputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+7444,"WriteDataBuf_io_inputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+7445,"WriteDataBuf_io_inputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+7446,"WriteDataBuf_io_inputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+7447,"WriteDataBuf_io_inputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+7448,"WriteDataBuf_io_inputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+7449,"WriteDataBuf_io_inputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+7450,"WriteDataBuf_io_inputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+7451,"WriteDataBuf_io_inputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+7452,"WriteDataBuf_io_inputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7453,"WriteDataBuf_io_inputBus_bits_bankConflict", false,-1);
    tracep->declBit(c+7454,"WriteDataBuf_io_inputBus_bits_subWordMissReq", false,-1);
    tracep->declBit(c+7455,"WriteDataBuf_io_inputBus_bits_subWordMissRsp", false,-1);
    tracep->declBit(c+369,"WriteDataBuf_io_outputBus_ready", false,-1);
    tracep->declBit(c+7456,"WriteDataBuf_io_outputBus_valid", false,-1);
    tracep->declBit(c+7457,"WriteDataBuf_io_outputBus_bits_mask_0", false,-1);
    tracep->declBit(c+7458,"WriteDataBuf_io_outputBus_bits_mask_1", false,-1);
    tracep->declBit(c+7459,"WriteDataBuf_io_outputBus_bits_mask_2", false,-1);
    tracep->declBit(c+7460,"WriteDataBuf_io_outputBus_bits_mask_3", false,-1);
    tracep->declBus(c+7461,"WriteDataBuf_io_outputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7462,"WriteDataBuf_io_outputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+7463,"WriteDataBuf_io_outputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+7464,"WriteDataBuf_io_outputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+7465,"WriteDataBuf_io_outputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+7466,"WriteDataBuf_io_outputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+7467,"WriteDataBuf_io_outputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+7468,"WriteDataBuf_io_outputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+7469,"WriteDataBuf_io_outputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+7470,"WriteDataBuf_io_outputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+7471,"WriteDataBuf_io_outputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+7472,"WriteDataBuf_io_outputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+7473,"WriteDataBuf_io_outputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+7474,"WriteDataBuf_io_outputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+7475,"WriteDataBuf_io_outputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+7476,"WriteDataBuf_io_outputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+7477,"WriteDataBuf_io_outputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+7478,"WriteDataBuf_io_outputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7479,"WriteDataBuf_io_wdbAlmostFull", false,-1);
    tracep->declBit(c+52617,"coreRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"coreRsp_Q_reset", false,-1);
    tracep->declBit(c+7480,"coreRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+7481,"coreRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+7482,"coreRsp_Q_io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7421,"coreRsp_Q_io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7422,"coreRsp_Q_io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7423,"coreRsp_Q_io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7424,"coreRsp_Q_io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7483,"coreRsp_Q_io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+7484,"coreRsp_Q_io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+7485,"coreRsp_Q_io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+7486,"coreRsp_Q_io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+7311,"coreRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+7312,"coreRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+7313,"coreRsp_Q_io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"coreRsp_Q_io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"coreRsp_Q_io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"coreRsp_Q_io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"coreRsp_Q_io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"coreRsp_Q_io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"coreRsp_Q_io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"coreRsp_Q_io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"coreRsp_Q_io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+7487,"coreRsp_Q_io_count", false,-1, 2,0);
    tracep->declBit(c+52617,"memRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"memRsp_Q_reset", false,-1);
    tracep->declBit(c+7353,"memRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+7354,"memRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+391,"memRsp_Q_io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"memRsp_Q_io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"memRsp_Q_io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"memRsp_Q_io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"memRsp_Q_io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+7488,"memRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+7489,"memRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+7490,"memRsp_Q_io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+7491,"memRsp_Q_io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+7492,"memRsp_Q_io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+7493,"memRsp_Q_io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+7494,"memRsp_Q_io_deq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_reset", false,-1);
    tracep->declBit(c+7495,"DataAccessesRRsp_DataAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7497,"DataAccessesRRsp_DataAccess_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7498,"DataAccessesRRsp_DataAccess_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7499,"DataAccessesRRsp_DataAccess_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7500,"DataAccessesRRsp_DataAccess_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7501,"DataAccessesRRsp_DataAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"DataAccessesRRsp_DataAccess_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7503,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7504,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7505,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7506,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7507,"DataAccessesRRsp_DataAccess_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_1_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_1_reset", false,-1);
    tracep->declBit(c+7508,"DataAccessesRRsp_DataAccess_1_io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"DataAccessesRRsp_DataAccess_1_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7509,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7510,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7511,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7512,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7513,"DataAccessesRRsp_DataAccess_1_io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7514,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7515,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7516,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7517,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7518,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_2_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_2_reset", false,-1);
    tracep->declBit(c+7519,"DataAccessesRRsp_DataAccess_2_io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"DataAccessesRRsp_DataAccess_2_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7520,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7521,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7522,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7523,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7524,"DataAccessesRRsp_DataAccess_2_io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7525,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7526,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7527,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7528,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7529,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_3_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_3_reset", false,-1);
    tracep->declBit(c+7530,"DataAccessesRRsp_DataAccess_3_io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"DataAccessesRRsp_DataAccess_3_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7531,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7532,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7533,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7534,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7535,"DataAccessesRRsp_DataAccess_3_io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7536,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7537,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7538,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7539,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7540,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+368,"MemReqArb_io_in_0_ready", false,-1);
    tracep->declBit(c+7407,"MemReqArb_io_in_0_valid", false,-1);
    tracep->declBus(c+7406,"MemReqArb_io_in_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7541,"MemReqArb_io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+369,"MemReqArb_io_in_1_ready", false,-1);
    tracep->declBit(c+7456,"MemReqArb_io_in_1_valid", false,-1);
    tracep->declBus(c+7542,"MemReqArb_io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7478,"MemReqArb_io_in_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7461,"MemReqArb_io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7543,"MemReqArb_io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7544,"MemReqArb_io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7545,"MemReqArb_io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7546,"MemReqArb_io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7457,"MemReqArb_io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+7458,"MemReqArb_io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+7459,"MemReqArb_io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+7460,"MemReqArb_io_in_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+368,"MemReqArb_io_out_ready", false,-1);
    tracep->declBit(c+7339,"MemReqArb_io_out_valid", false,-1);
    tracep->declBus(c+7340,"MemReqArb_io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7341,"MemReqArb_io_out_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7342,"MemReqArb_io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"MemReqArb_io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"MemReqArb_io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"MemReqArb_io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"MemReqArb_io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"MemReqArb_io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"MemReqArb_io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"MemReqArb_io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"MemReqArb_io_out_bits_a_mask_3", false,-1);
    tracep->declBus(c+7397,"coreReq_st1_instrId", false,-1, 1,0);
    tracep->declBit(c+7547,"coreReq_st1_isWrite", false,-1);
    tracep->declBus(c+7410,"coreReq_st1_tag", false,-1, 22,0);
    tracep->declBus(c+7548,"coreReq_st1_setIdx", false,-1, 4,0);
    tracep->declBit(c+7549,"coreReq_st1_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7550,"coreReq_st1_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7551,"coreReq_st1_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7552,"coreReq_st1_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7553,"coreReq_st1_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7554,"coreReq_st1_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7555,"coreReq_st1_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7556,"coreReq_st1_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7557,"coreReq_st1_data_0", false,-1, 31,0);
    tracep->declBus(c+7558,"coreReq_st1_data_1", false,-1, 31,0);
    tracep->declBus(c+7559,"coreReq_st1_data_2", false,-1, 31,0);
    tracep->declBus(c+7560,"coreReq_st1_data_3", false,-1, 31,0);
    tracep->declBus(c+7452,"coreReq_st2_instrId", false,-1, 1,0);
    tracep->declBit(c+7561,"coreReq_st2_isWrite", false,-1);
    tracep->declBus(c+7562,"coreReq_st2_tag", false,-1, 22,0);
    tracep->declBus(c+7563,"coreReq_st2_setIdx", false,-1, 4,0);
    tracep->declBit(c+7564,"coreReq_st2_perLaneAddr_0_activeMask", false,-1);
    tracep->declBit(c+7565,"coreReq_st2_perLaneAddr_1_activeMask", false,-1);
    tracep->declBit(c+7566,"coreReq_st2_perLaneAddr_2_activeMask", false,-1);
    tracep->declBit(c+7567,"coreReq_st2_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7568,"coreReq_st2_data_0", false,-1, 31,0);
    tracep->declBus(c+7569,"coreReq_st2_data_1", false,-1, 31,0);
    tracep->declBus(c+7570,"coreReq_st2_data_2", false,-1, 31,0);
    tracep->declBus(c+7571,"coreReq_st2_data_3", false,-1, 31,0);
    tracep->declBus(c+7572,"coreReqInstrId_st3", false,-1, 1,0);
    tracep->declBit(c+7573,"writeMiss_st3", false,-1);
    tracep->declBit(c+7574,"coreReqActvMask_st3_REG_0", false,-1);
    tracep->declBit(c+7575,"coreReqActvMask_st3_REG_1", false,-1);
    tracep->declBit(c+7576,"coreReqActvMask_st3_REG_2", false,-1);
    tracep->declBit(c+7577,"coreReqActvMask_st3_REG_3", false,-1);
    tracep->declBit(c+7578,"coreReqActvMask_st3_r__0", false,-1);
    tracep->declBit(c+7579,"coreReqActvMask_st3_r__1", false,-1);
    tracep->declBit(c+7580,"coreReqActvMask_st3_r__2", false,-1);
    tracep->declBit(c+7581,"coreReqActvMask_st3_r__3", false,-1);
    tracep->declBit(c+7582,"coreReqActvMask_st3_r_1_0", false,-1);
    tracep->declBit(c+7583,"coreReqActvMask_st3_r_1_1", false,-1);
    tracep->declBit(c+7584,"coreReqActvMask_st3_r_1_2", false,-1);
    tracep->declBit(c+7585,"coreReqActvMask_st3_r_1_3", false,-1);
    tracep->declBit(c+7586,"coreReqActvMask_st3_0", false,-1);
    tracep->declBit(c+7587,"coreReqActvMask_st3_1", false,-1);
    tracep->declBit(c+7588,"coreReqActvMask_st3_2", false,-1);
    tracep->declBit(c+7589,"coreReqActvMask_st3_3", false,-1);
    tracep->declBit(c+7403,"missRspFromMshr_st1", false,-1);
    tracep->declBit(c+7590,"missRspTI_st1_isWrite", false,-1);
    tracep->declBit(c+7591,"cacheHit_st1_REG", false,-1);
    tracep->declBit(c+7592,"cacheHit_st1", false,-1);
    tracep->declBit(c+7593,"missRspTI_st1_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7594,"missRspTI_st1_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7595,"missRspTI_st1_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7596,"missRspTI_st1_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7597,"missRspTI_st1_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7598,"missRspTI_st1_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7599,"missRspTI_st1_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7600,"missRspTI_st1_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7601,"missRspTI_st1_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7602,"missRspTI_st1_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7603,"missRspTI_st1_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7604,"missRspTI_st1_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7605,"cacheMiss_st1_r", false,-1);
    tracep->declBit(c+7606,"cacheMiss_st1", false,-1);
    tracep->declBit(c+7607,"wayIdxAtHit_st1", false,-1);
    tracep->declBit(c+7608,"wayIdxAtHit_st2", false,-1);
    tracep->declBit(c+7609,"wayIdxReplace_st0", false,-1);
    tracep->declBus(c+7610,"writeFullWordBank_st1", false,-1, 3,0);
    tracep->declBus(c+7611,"writeTouchBank_st1", false,-1, 3,0);
    tracep->declBus(c+7612,"writeSubWordBank_st1", false,-1, 3,0);
    tracep->declBit(c+7613,"byteEn_st1", false,-1);
    tracep->declBit(c+7614,"readHit_st1", false,-1);
    tracep->declBit(c+7615,"writeHit_st1", false,-1);
    tracep->declBit(c+7616,"writeMiss_st1", false,-1);
    tracep->declBit(c+7617,"writeHitSubWord_st1", false,-1);
    tracep->declBit(c+7618,"writeMiss_st2", false,-1);
    tracep->declBit(c+7454,"writeMissSubWord_st2", false,-1);
    tracep->declBit(c+7619,"cacheHit_st2", false,-1);
    tracep->declBit(c+7620,"cacheHit_st2_REG", false,-1);
    tracep->declBit(c+7621,"readHit_st2", false,-1);
    tracep->declBit(c+7622,"readHit_st3", false,-1);
    tracep->declBit(c+7623,"writeHit_st2", false,-1);
    tracep->declBit(c+7624,"writeHit_st3", false,-1);
    tracep->declBit(c+7453,"bankConflict_st2", false,-1);
    tracep->declBus(c+7625,"arbDataCrsbarSel1H_st2_0", false,-1, 3,0);
    tracep->declBus(c+7626,"arbDataCrsbarSel1H_st2_1", false,-1, 3,0);
    tracep->declBus(c+7627,"arbDataCrsbarSel1H_st2_2", false,-1, 3,0);
    tracep->declBus(c+7628,"arbDataCrsbarSel1H_st2_3", false,-1, 3,0);
    tracep->declBus(c+7629,"arbAddrCrsbarOut_st2_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7630,"arbAddrCrsbarOut_st2_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7631,"arbAddrCrsbarOut_st2_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7632,"arbAddrCrsbarOut_st2_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7633,"arbArrayEn_st2_0", false,-1);
    tracep->declBit(c+7634,"arbArrayEn_st2_1", false,-1);
    tracep->declBit(c+7635,"arbArrayEn_st2_2", false,-1);
    tracep->declBit(c+7636,"arbArrayEn_st2_3", false,-1);
    tracep->declBus(c+7637,"arbDataCrsbarSel1H_st3_0", false,-1, 3,0);
    tracep->declBus(c+7638,"arbDataCrsbarSel1H_st3_1", false,-1, 3,0);
    tracep->declBus(c+7639,"arbDataCrsbarSel1H_st3_2", false,-1, 3,0);
    tracep->declBus(c+7640,"arbDataCrsbarSel1H_st3_3", false,-1, 3,0);
    tracep->declBit(c+7641,"memRsp_Q_io_deq_ready_r", false,-1);
    tracep->declBit(c+7642,"memRsp_Q_io_deq_ready_r_1", false,-1);
    tracep->declBus(c+7643,"r_0_0", false,-1, 31,0);
    tracep->declBus(c+7644,"r_0_1", false,-1, 31,0);
    tracep->declBus(c+7645,"r_0_2", false,-1, 31,0);
    tracep->declBus(c+7646,"r_0_3", false,-1, 31,0);
    tracep->declBus(c+7491,"memRspData_st1_0_0", false,-1, 31,0);
    tracep->declBus(c+7492,"memRspData_st1_0_1", false,-1, 31,0);
    tracep->declBus(c+7493,"memRspData_st1_0_2", false,-1, 31,0);
    tracep->declBus(c+7494,"memRspData_st1_0_3", false,-1, 31,0);
    tracep->declBus(c+7647,"MshrAccess_io_missReq_bits_targetInfo_lo", false,-1, 13,0);
    tracep->declBus(c+7648,"MshrAccess_io_missReq_bits_targetInfo_hi", false,-1, 14,0);
    tracep->declBit(c+7649,"MshrAccess_io_missRspIn_valid_r", false,-1);
    tracep->declBit(c+7650,"MshrAccess_io_missRspIn_valid_r_1", false,-1);
    tracep->declBit(c+7651,"missRspTILaneMask_st2_0", false,-1);
    tracep->declBit(c+7652,"missRspTILaneMask_st2_1", false,-1);
    tracep->declBit(c+7653,"missRspTILaneMask_st2_2", false,-1);
    tracep->declBit(c+7654,"missRspTILaneMask_st2_3", false,-1);
    tracep->declBus(c+7655,"memRspInstrId_st2", false,-1, 1,0);
    tracep->declBit(c+7656,"readMissRspCnter", false,-1);
    tracep->declBit(c+7657,"coreRsp_QAlmstFull", false,-1);
    tracep->declBit(c+7658,"readMissRsp_st2", false,-1);
    tracep->declBit(c+7659,"writeMissRsp_st2", false,-1);
    tracep->declBit(c+7660,"REG", false,-1);
    tracep->declBus(c+7661,"REG_1", false,-1, 27,0);
    tracep->declBit(c+7660,"missRspWriteEnable_REG", false,-1);
    tracep->declBus(c+7661,"missRspWriteEnable_REG_1", false,-1, 27,0);
    tracep->declBit(c+7411,"missRspWriteEnable", false,-1);
    tracep->declBus(c+7662,"DataAccessesRRsp_DAWtSetIdxMissRspCase_st1", false,-1, 5,0);
    tracep->declBus(c+7663,"DataAccessesRRsp_DAWtSetIdxWtHitCase_st2", false,-1, 5,0);
    tracep->declBus(c+7664,"DataAccessesRRsp_0", false,-1, 31,0);
    tracep->declBus(c+7665,"DataAccessesRRsp_1", false,-1, 31,0);
    tracep->declBus(c+7666,"DataAccessesRRsp_2", false,-1, 31,0);
    tracep->declBus(c+7667,"DataAccessesRRsp_3", false,-1, 31,0);
    tracep->declBus(c+7668,"dataAccess_data_st3_0", false,-1, 31,0);
    tracep->declBus(c+7669,"dataAccess_data_st3_1", false,-1, 31,0);
    tracep->declBus(c+7670,"dataAccess_data_st3_2", false,-1, 31,0);
    tracep->declBus(c+7671,"dataAccess_data_st3_3", false,-1, 31,0);
    tracep->declBit(c+7649,"io_coreReq_ready_r", false,-1);
    tracep->declBit(c+7650,"io_coreReq_ready_r_1", false,-1);
    tracep->declBus(c+7672,"DataCrsbarToWdb_st2_0_0", false,-1, 7,0);
    tracep->declBus(c+7673,"DataCrsbarToWdb_st2_0_1", false,-1, 7,0);
    tracep->declBus(c+7674,"DataCrsbarToWdb_st2_0_2", false,-1, 7,0);
    tracep->declBus(c+7675,"DataCrsbarToWdb_st2_0_3", false,-1, 7,0);
    tracep->declBus(c+7676,"DataCrsbarToWdb_st2_1_0", false,-1, 7,0);
    tracep->declBus(c+7677,"DataCrsbarToWdb_st2_1_1", false,-1, 7,0);
    tracep->declBus(c+7678,"DataCrsbarToWdb_st2_1_2", false,-1, 7,0);
    tracep->declBus(c+7679,"DataCrsbarToWdb_st2_1_3", false,-1, 7,0);
    tracep->declBus(c+7680,"DataCrsbarToWdb_st2_2_0", false,-1, 7,0);
    tracep->declBus(c+7681,"DataCrsbarToWdb_st2_2_1", false,-1, 7,0);
    tracep->declBus(c+7682,"DataCrsbarToWdb_st2_2_2", false,-1, 7,0);
    tracep->declBus(c+7683,"DataCrsbarToWdb_st2_2_3", false,-1, 7,0);
    tracep->declBus(c+7684,"DataCrsbarToWdb_st2_3_0", false,-1, 7,0);
    tracep->declBus(c+7685,"DataCrsbarToWdb_st2_3_1", false,-1, 7,0);
    tracep->declBus(c+7686,"DataCrsbarToWdb_st2_3_2", false,-1, 7,0);
    tracep->declBus(c+7687,"DataCrsbarToWdb_st2_3_3", false,-1, 7,0);
    tracep->declBus(c+7688,"perWordByteMask_0", false,-1, 3,0);
    tracep->declBus(c+7689,"perWordByteMask_1", false,-1, 3,0);
    tracep->declBus(c+7690,"perWordByteMask_2", false,-1, 3,0);
    tracep->declBus(c+7691,"perWordByteMask_3", false,-1, 3,0);
    tracep->declBus(c+7692,"WriteDataBuf_io_inputBus_bits_addr_hi", false,-1, 27,0);
    tracep->declQuad(c+7693,"lo_1", false,-1, 63,0);
    tracep->pushNamePrefix("BankConfArb ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7363,"io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+7364,"io_coreReqArb_enable", false,-1);
    tracep->declBit(c+7365,"io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7366,"io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7367,"io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7368,"io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7369,"io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7370,"io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7371,"io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7372,"io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7373,"io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7374,"io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7375,"io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7376,"io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7377,"io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+7378,"io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+7379,"io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+7380,"io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+7381,"io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7382,"io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7383,"io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7384,"io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7385,"io_dataArrayEn_0", false,-1);
    tracep->declBit(c+7386,"io_dataArrayEn_1", false,-1);
    tracep->declBit(c+7387,"io_dataArrayEn_2", false,-1);
    tracep->declBit(c+7388,"io_dataArrayEn_3", false,-1);
    tracep->declBit(c+7389,"io_activeLane_0", false,-1);
    tracep->declBit(c+7390,"io_activeLane_1", false,-1);
    tracep->declBit(c+7391,"io_activeLane_2", false,-1);
    tracep->declBit(c+7392,"io_activeLane_3", false,-1);
    tracep->declBit(c+7393,"io_bankConflict", false,-1);
    tracep->declBit(c+7695,"bankConflict_reg", false,-1);
    tracep->declBit(c+7696,"conflictReqIsW_reg", false,-1);
    tracep->declBit(c+7697,"perLaneConflictReq_reg_0_activeMask", false,-1);
    tracep->declBus(c+7698,"perLaneConflictReq_reg_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7699,"perLaneConflictReq_reg_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7700,"perLaneConflictReq_reg_1_activeMask", false,-1);
    tracep->declBus(c+7701,"perLaneConflictReq_reg_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7702,"perLaneConflictReq_reg_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7703,"perLaneConflictReq_reg_2_activeMask", false,-1);
    tracep->declBus(c+7704,"perLaneConflictReq_reg_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7705,"perLaneConflictReq_reg_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7706,"perLaneConflictReq_reg_3_activeMask", false,-1);
    tracep->declBus(c+7707,"perLaneConflictReq_reg_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7708,"perLaneConflictReq_reg_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7709,"isWrite", false,-1);
    tracep->declBus(c+7710,"perLaneConflictReq_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7711,"bankIdx1H_0", false,-1, 3,0);
    tracep->declBit(c+7712,"perLaneConflictReq_0_activeMask", false,-1);
    tracep->declBus(c+7713,"bankIdxMasked_0", false,-1, 3,0);
    tracep->declBus(c+7714,"perLaneConflictReq_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7715,"bankIdx1H_1", false,-1, 3,0);
    tracep->declBit(c+7716,"perLaneConflictReq_1_activeMask", false,-1);
    tracep->declBus(c+7717,"bankIdxMasked_1", false,-1, 3,0);
    tracep->declBus(c+7718,"perLaneConflictReq_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7719,"bankIdx1H_2", false,-1, 3,0);
    tracep->declBit(c+7720,"perLaneConflictReq_2_activeMask", false,-1);
    tracep->declBus(c+7721,"bankIdxMasked_2", false,-1, 3,0);
    tracep->declBus(c+7722,"perLaneConflictReq_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7723,"bankIdx1H_3", false,-1, 3,0);
    tracep->declBit(c+7724,"perLaneConflictReq_3_activeMask", false,-1);
    tracep->declBus(c+7725,"bankIdxMasked_3", false,-1, 3,0);
    tracep->declBus(c+7726,"perBankReq_Bin_0", false,-1, 3,0);
    tracep->declBus(c+7727,"perBankReqCount_0", false,-1, 2,0);
    tracep->declBus(c+7728,"perBankReq_Bin_1", false,-1, 3,0);
    tracep->declBus(c+7729,"perBankReqCount_1", false,-1, 2,0);
    tracep->declBus(c+7730,"perBankReq_Bin_2", false,-1, 3,0);
    tracep->declBus(c+7731,"perBankReqCount_2", false,-1, 2,0);
    tracep->declBus(c+7732,"perBankReq_Bin_3", false,-1, 3,0);
    tracep->declBus(c+7733,"perBankReqCount_3", false,-1, 2,0);
    tracep->declBit(c+7734,"perBankReqConflict_0", false,-1);
    tracep->declBit(c+7735,"perBankReqConflict_1", false,-1);
    tracep->declBit(c+7736,"perBankReqConflict_2", false,-1);
    tracep->declBit(c+7737,"perBankReqConflict_3", false,-1);
    tracep->declBit(c+7393,"bankConflict", false,-1);
    tracep->declBus(c+7738,"perBankActiveLaneWhenConflict1H_0", false,-1, 3,0);
    tracep->declBus(c+7739,"perBankActiveLaneWhenConflict1H_1", false,-1, 3,0);
    tracep->declBus(c+7740,"perBankActiveLaneWhenConflict1H_2", false,-1, 3,0);
    tracep->declBus(c+7741,"perBankActiveLaneWhenConflict1H_3", false,-1, 3,0);
    tracep->declBit(c+7389,"ActiveLaneWhenConflict1H_0", false,-1);
    tracep->declBit(c+7390,"ActiveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+7391,"ActiveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+7392,"ActiveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+7742,"ReserveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+7743,"ReserveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+7744,"ReserveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+7745,"ReserveLaneWhenConflict1H_0", false,-1);
    tracep->declBus(c+7746,"perLaneConflictReq_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7747,"perLaneConflictReq_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7748,"perLaneConflictReq_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7749,"perLaneConflictReq_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7495,"io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7497,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7498,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7499,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7500,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7501,"io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7503,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7504,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7505,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7506,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7507,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7750,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7751,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7752,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7503,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7753,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+7501,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7750,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7751,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7754,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7751,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7755,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7504,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7756,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+7501,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7754,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7751,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7757,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7751,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7758,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7505,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7759,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+7501,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7757,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7751,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7760,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7751,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7761,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7506,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7762,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+7501,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7760,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7751,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+7763,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7765,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7766,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7768,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7769,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7771,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7772,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7774,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7775,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7776,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+7777,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+7778,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7779,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7780,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7781,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7782,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7783,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7508,"io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7509,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7510,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7511,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7512,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7513,"io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7514,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7515,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7516,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7517,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7518,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7784,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7785,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7786,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7514,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7787,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+7513,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7784,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7785,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7788,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7785,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7789,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7515,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7790,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+7513,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7788,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7785,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7791,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7785,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7792,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7516,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7793,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+7513,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7791,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7785,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7794,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7785,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7795,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7517,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7796,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+7513,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7794,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7785,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+7797,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7799,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7800,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7802,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7803,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7805,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7806,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7808,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7809,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7776,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+7777,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+7810,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7811,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7812,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7813,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7814,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7815,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7519,"io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7520,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7521,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7522,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7523,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7524,"io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7525,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7526,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7527,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7528,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7529,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7816,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7817,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7818,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7525,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7819,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+7524,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7816,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7817,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7820,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7817,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7821,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7526,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7822,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+7524,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7820,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7817,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7823,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7817,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7824,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7527,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7825,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+7524,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7823,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7817,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7826,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7817,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7827,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7528,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7828,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+7524,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7826,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7817,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+7829,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7831,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7832,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7834,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7835,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7837,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7838,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7840,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7841,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7776,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+7777,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+7842,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7843,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7844,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7845,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7846,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7847,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7530,"io_r_req_valid", false,-1);
    tracep->declBus(c+7496,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7531,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7532,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7533,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7534,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+7535,"io_w_req_valid", false,-1);
    tracep->declBus(c+7502,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+7536,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7537,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7538,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7539,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7540,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7848,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7849,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7850,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7536,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7851,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+7535,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7848,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7849,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7852,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7849,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7853,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7537,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7854,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+7535,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7852,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7849,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7855,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7849,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7856,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7538,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7857,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+7535,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7855,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7849,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+7858,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7849,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+7859,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7539,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+7502,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+7860,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+7535,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7858,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7849,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+7861,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7863,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7864,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7866,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7867,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7869,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7870,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7872,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7873,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7776,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+7777,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+7874,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7875,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7876,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7877,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7878,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7879,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataCorssBar ");
    tracep->declBus(c+7417,"io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+7418,"io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+7419,"io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+7420,"io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+7421,"io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+7422,"io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+7423,"io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+7424,"io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+7425,"io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+7426,"io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+7427,"io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+7428,"io_Select1H_3", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("MemReqArb ");
    tracep->declBit(c+368,"io_in_0_ready", false,-1);
    tracep->declBit(c+7407,"io_in_0_valid", false,-1);
    tracep->declBus(c+7406,"io_in_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7541,"io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+369,"io_in_1_ready", false,-1);
    tracep->declBit(c+7456,"io_in_1_valid", false,-1);
    tracep->declBus(c+7542,"io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7478,"io_in_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7461,"io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7543,"io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7544,"io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7545,"io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7546,"io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7457,"io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+7458,"io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+7459,"io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+7460,"io_in_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+368,"io_out_ready", false,-1);
    tracep->declBit(c+7339,"io_out_valid", false,-1);
    tracep->declBus(c+7340,"io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7341,"io_out_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7342,"io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"io_out_bits_a_mask_3", false,-1);
    tracep->declBit(c+7880,"grant_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("MshrAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7394,"io_missReq_ready", false,-1);
    tracep->declBit(c+7395,"io_missReq_valid", false,-1);
    tracep->declBus(c+7396,"io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7397,"io_missReq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7398,"io_missReq_bits_targetInfo", false,-1, 28,0);
    tracep->declBit(c+7399,"io_missRspIn_ready", false,-1);
    tracep->declBit(c+7400,"io_missRspIn_valid", false,-1);
    tracep->declBus(c+7401,"io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+7402,"io_missRspOut_ready", false,-1);
    tracep->declBit(c+7403,"io_missRspOut_valid", false,-1);
    tracep->declBus(c+7404,"io_missRspOut_bits_targetInfo", false,-1, 28,0);
    tracep->declBus(c+7405,"io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7406,"io_missRspOut_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+368,"io_miss2mem_ready", false,-1);
    tracep->declBit(c+7407,"io_miss2mem_valid", false,-1);
    tracep->declBus(c+7408,"io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7406,"io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7881,"subentryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+7882,"subentryStatus_io_full", false,-1);
    tracep->declBus(c+7883,"subentryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+7884,"subentryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+7885,"entryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+7886,"entryStatus_io_full", false,-1);
    tracep->declBus(c+7887,"entryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+7888,"entryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+7889,"hasSendStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+7890,"hasSendStatus_io_full", false,-1);
    tracep->declBus(c+7891,"hasSendStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+7892,"hasSendStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+7893,"blockAddr_Access_0", false,-1, 27,0);
    tracep->declBus(c+7894,"blockAddr_Access_1", false,-1, 27,0);
    tracep->declBus(c+7895,"blockAddr_Access_2", false,-1, 27,0);
    tracep->declBus(c+7896,"blockAddr_Access_3", false,-1, 27,0);
    tracep->declBus(c+7897,"instrId_Access_0_0", false,-1, 1,0);
    tracep->declBus(c+7898,"instrId_Access_0_1", false,-1, 1,0);
    tracep->declBus(c+7899,"instrId_Access_0_2", false,-1, 1,0);
    tracep->declBus(c+7900,"instrId_Access_0_3", false,-1, 1,0);
    tracep->declBus(c+7901,"instrId_Access_1_0", false,-1, 1,0);
    tracep->declBus(c+7902,"instrId_Access_1_1", false,-1, 1,0);
    tracep->declBus(c+7903,"instrId_Access_1_2", false,-1, 1,0);
    tracep->declBus(c+7904,"instrId_Access_1_3", false,-1, 1,0);
    tracep->declBus(c+7905,"instrId_Access_2_0", false,-1, 1,0);
    tracep->declBus(c+7906,"instrId_Access_2_1", false,-1, 1,0);
    tracep->declBus(c+7907,"instrId_Access_2_2", false,-1, 1,0);
    tracep->declBus(c+7908,"instrId_Access_2_3", false,-1, 1,0);
    tracep->declBus(c+7909,"instrId_Access_3_0", false,-1, 1,0);
    tracep->declBus(c+7910,"instrId_Access_3_1", false,-1, 1,0);
    tracep->declBus(c+7911,"instrId_Access_3_2", false,-1, 1,0);
    tracep->declBus(c+7912,"instrId_Access_3_3", false,-1, 1,0);
    tracep->declBus(c+7913,"targetInfo_Accesss_0_0", false,-1, 28,0);
    tracep->declBus(c+7914,"targetInfo_Accesss_0_1", false,-1, 28,0);
    tracep->declBus(c+7915,"targetInfo_Accesss_0_2", false,-1, 28,0);
    tracep->declBus(c+7916,"targetInfo_Accesss_0_3", false,-1, 28,0);
    tracep->declBus(c+7917,"targetInfo_Accesss_1_0", false,-1, 28,0);
    tracep->declBus(c+7918,"targetInfo_Accesss_1_1", false,-1, 28,0);
    tracep->declBus(c+7919,"targetInfo_Accesss_1_2", false,-1, 28,0);
    tracep->declBus(c+7920,"targetInfo_Accesss_1_3", false,-1, 28,0);
    tracep->declBus(c+7921,"targetInfo_Accesss_2_0", false,-1, 28,0);
    tracep->declBus(c+7922,"targetInfo_Accesss_2_1", false,-1, 28,0);
    tracep->declBus(c+7923,"targetInfo_Accesss_2_2", false,-1, 28,0);
    tracep->declBus(c+7924,"targetInfo_Accesss_2_3", false,-1, 28,0);
    tracep->declBus(c+7925,"targetInfo_Accesss_3_0", false,-1, 28,0);
    tracep->declBus(c+7926,"targetInfo_Accesss_3_1", false,-1, 28,0);
    tracep->declBus(c+7927,"targetInfo_Accesss_3_2", false,-1, 28,0);
    tracep->declBus(c+7928,"targetInfo_Accesss_3_3", false,-1, 28,0);
    tracep->declBit(c+7929,"subentry_valid_0_0", false,-1);
    tracep->declBit(c+7930,"subentry_valid_0_1", false,-1);
    tracep->declBit(c+7931,"subentry_valid_0_2", false,-1);
    tracep->declBit(c+7932,"subentry_valid_0_3", false,-1);
    tracep->declBit(c+7933,"subentry_valid_1_0", false,-1);
    tracep->declBit(c+7934,"subentry_valid_1_1", false,-1);
    tracep->declBit(c+7935,"subentry_valid_1_2", false,-1);
    tracep->declBit(c+7936,"subentry_valid_1_3", false,-1);
    tracep->declBit(c+7937,"subentry_valid_2_0", false,-1);
    tracep->declBit(c+7938,"subentry_valid_2_1", false,-1);
    tracep->declBit(c+7939,"subentry_valid_2_2", false,-1);
    tracep->declBit(c+7940,"subentry_valid_2_3", false,-1);
    tracep->declBit(c+7941,"subentry_valid_3_0", false,-1);
    tracep->declBit(c+7942,"subentry_valid_3_1", false,-1);
    tracep->declBit(c+7943,"subentry_valid_3_2", false,-1);
    tracep->declBit(c+7944,"subentry_valid_3_3", false,-1);
    tracep->declBit(c+7945,"missRspBusy", false,-1);
    tracep->declBus(c+7946,"firedRspInBlockAddr", false,-1, 27,0);
    tracep->declBus(c+7947,"muxedRspInBlockAddr", false,-1, 27,0);
    tracep->declBus(c+7948,"entry_valid", false,-1, 3,0);
    tracep->declBus(c+7949,"entryMatchMissRsp", false,-1, 3,0);
    tracep->declBus(c+7950,"subentry_selected_hi", false,-1, 1,0);
    tracep->declBus(c+7951,"subentry_selected_lo", false,-1, 1,0);
    tracep->declBus(c+7952,"subentry_next2cancel", false,-1, 1,0);
    tracep->declBus(c+7953,"entryMatchMissReq", false,-1, 3,0);
    tracep->declBit(c+7954,"secondary_miss", false,-1);
    tracep->declBit(c+7955,"primary_miss", false,-1);
    tracep->declBit(c+7956,"missReq_fire", false,-1);
    tracep->declBus(c+7957,"real_SRAMAddrUp_hi", false,-1, 1,0);
    tracep->declBus(c+7958,"real_SRAMAddrUp_lo", false,-1, 1,0);
    tracep->declBus(c+7959,"real_SRAMAddrUp", false,-1, 1,0);
    tracep->declBus(c+7960,"real_SRAMAddrDown", false,-1, 1,0);
    tracep->declBit(c+7961,"has_send2mem_0", false,-1);
    tracep->declBit(c+7962,"has_send2mem_1", false,-1);
    tracep->declBit(c+7963,"has_send2mem_2", false,-1);
    tracep->declBit(c+7964,"has_send2mem_3", false,-1);
    tracep->declBit(c+370,"miss2mem_fire", false,-1);
    tracep->pushNamePrefix("entryStatus ");
    tracep->declBus(c+7885,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+7886,"io_full", false,-1);
    tracep->declBus(c+7887,"io_next", false,-1, 1,0);
    tracep->declBus(c+7888,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("hasSendStatus ");
    tracep->declBus(c+7889,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+7890,"io_full", false,-1);
    tracep->declBus(c+7891,"io_next", false,-1, 1,0);
    tracep->declBus(c+7892,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("subentryStatus ");
    tracep->declBus(c+7881,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+7882,"io_full", false,-1);
    tracep->declBus(c+7883,"io_next", false,-1, 1,0);
    tracep->declBus(c+7884,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("WriteDataBuf ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7429,"io_inputBus_ready", false,-1);
    tracep->declBit(c+7430,"io_inputBus_valid", false,-1);
    tracep->declBus(c+7431,"io_inputBus_bits_mask_0", false,-1, 3,0);
    tracep->declBus(c+7432,"io_inputBus_bits_mask_1", false,-1, 3,0);
    tracep->declBus(c+7433,"io_inputBus_bits_mask_2", false,-1, 3,0);
    tracep->declBus(c+7434,"io_inputBus_bits_mask_3", false,-1, 3,0);
    tracep->declBus(c+7435,"io_inputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7436,"io_inputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+7437,"io_inputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+7438,"io_inputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+7439,"io_inputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+7440,"io_inputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+7441,"io_inputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+7442,"io_inputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+7443,"io_inputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+7444,"io_inputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+7445,"io_inputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+7446,"io_inputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+7447,"io_inputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+7448,"io_inputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+7449,"io_inputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+7450,"io_inputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+7451,"io_inputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+7452,"io_inputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7453,"io_inputBus_bits_bankConflict", false,-1);
    tracep->declBit(c+7454,"io_inputBus_bits_subWordMissReq", false,-1);
    tracep->declBit(c+7455,"io_inputBus_bits_subWordMissRsp", false,-1);
    tracep->declBit(c+369,"io_outputBus_ready", false,-1);
    tracep->declBit(c+7456,"io_outputBus_valid", false,-1);
    tracep->declBit(c+7457,"io_outputBus_bits_mask_0", false,-1);
    tracep->declBit(c+7458,"io_outputBus_bits_mask_1", false,-1);
    tracep->declBit(c+7459,"io_outputBus_bits_mask_2", false,-1);
    tracep->declBit(c+7460,"io_outputBus_bits_mask_3", false,-1);
    tracep->declBus(c+7461,"io_outputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7462,"io_outputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+7463,"io_outputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+7464,"io_outputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+7465,"io_outputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+7466,"io_outputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+7467,"io_outputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+7468,"io_outputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+7469,"io_outputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+7470,"io_outputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+7471,"io_outputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+7472,"io_outputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+7473,"io_outputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+7474,"io_outputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+7475,"io_outputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+7476,"io_outputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+7477,"io_outputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+7478,"io_outputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7479,"io_wdbAlmostFull", false,-1);
    tracep->declBit(c+7965,"enqPtr_w_Gen_io_entryValidList_0", false,-1);
    tracep->declBit(c+7966,"enqPtr_w_Gen_io_entryValidList_1", false,-1);
    tracep->declBit(c+7967,"enqPtr_w_Gen_io_entryValidList_2", false,-1);
    tracep->declBit(c+7968,"enqPtr_w_Gen_io_entryValidList_3", false,-1);
    tracep->declBus(c+7969,"enqPtr_w_Gen_io_enqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+7970,"enqPtr_w_Gen_io_enqPtr_ns", false,-1, 1,0);
    tracep->declBit(c+7965,"deqPtr_w_Gen_io_entryValidList_0", false,-1);
    tracep->declBit(c+7966,"deqPtr_w_Gen_io_entryValidList_1", false,-1);
    tracep->declBit(c+7967,"deqPtr_w_Gen_io_entryValidList_2", false,-1);
    tracep->declBit(c+7968,"deqPtr_w_Gen_io_entryValidList_3", false,-1);
    tracep->declBit(c+7971,"deqPtr_w_Gen_io_entryFrozenList_0", false,-1);
    tracep->declBit(c+7972,"deqPtr_w_Gen_io_entryFrozenList_1", false,-1);
    tracep->declBit(c+7973,"deqPtr_w_Gen_io_entryFrozenList_2", false,-1);
    tracep->declBit(c+7974,"deqPtr_w_Gen_io_entryFrozenList_3", false,-1);
    tracep->declBus(c+7975,"deqPtr_w_Gen_io_deqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+7976,"deqPtr_w_Gen_io_deqPtr_ns", false,-1, 1,0);
    tracep->declBit(c+7977,"mask_ram_0_0", false,-1);
    tracep->declBit(c+7978,"mask_ram_0_1", false,-1);
    tracep->declBit(c+7979,"mask_ram_0_2", false,-1);
    tracep->declBit(c+7980,"mask_ram_0_3", false,-1);
    tracep->declBit(c+7981,"mask_ram_1_0", false,-1);
    tracep->declBit(c+7982,"mask_ram_1_1", false,-1);
    tracep->declBit(c+7983,"mask_ram_1_2", false,-1);
    tracep->declBit(c+7984,"mask_ram_1_3", false,-1);
    tracep->declBit(c+7985,"mask_ram_2_0", false,-1);
    tracep->declBit(c+7986,"mask_ram_2_1", false,-1);
    tracep->declBit(c+7987,"mask_ram_2_2", false,-1);
    tracep->declBit(c+7988,"mask_ram_2_3", false,-1);
    tracep->declBit(c+7989,"mask_ram_3_0", false,-1);
    tracep->declBit(c+7990,"mask_ram_3_1", false,-1);
    tracep->declBit(c+7991,"mask_ram_3_2", false,-1);
    tracep->declBit(c+7992,"mask_ram_3_3", false,-1);
    tracep->declBus(c+7993,"addr_ram_0", false,-1, 31,0);
    tracep->declBus(c+7994,"addr_ram_1", false,-1, 31,0);
    tracep->declBus(c+7995,"addr_ram_2", false,-1, 31,0);
    tracep->declBus(c+7996,"addr_ram_3", false,-1, 31,0);
    tracep->declBus(c+7997,"data_ram_0_0_0", false,-1, 7,0);
    tracep->declBus(c+7998,"data_ram_0_0_1", false,-1, 7,0);
    tracep->declBus(c+7999,"data_ram_0_0_2", false,-1, 7,0);
    tracep->declBus(c+8000,"data_ram_0_0_3", false,-1, 7,0);
    tracep->declBus(c+8001,"data_ram_0_1_0", false,-1, 7,0);
    tracep->declBus(c+8002,"data_ram_0_1_1", false,-1, 7,0);
    tracep->declBus(c+8003,"data_ram_0_1_2", false,-1, 7,0);
    tracep->declBus(c+8004,"data_ram_0_1_3", false,-1, 7,0);
    tracep->declBus(c+8005,"data_ram_0_2_0", false,-1, 7,0);
    tracep->declBus(c+8006,"data_ram_0_2_1", false,-1, 7,0);
    tracep->declBus(c+8007,"data_ram_0_2_2", false,-1, 7,0);
    tracep->declBus(c+8008,"data_ram_0_2_3", false,-1, 7,0);
    tracep->declBus(c+8009,"data_ram_0_3_0", false,-1, 7,0);
    tracep->declBus(c+8010,"data_ram_0_3_1", false,-1, 7,0);
    tracep->declBus(c+8011,"data_ram_0_3_2", false,-1, 7,0);
    tracep->declBus(c+8012,"data_ram_0_3_3", false,-1, 7,0);
    tracep->declBus(c+8013,"data_ram_1_0_0", false,-1, 7,0);
    tracep->declBus(c+8014,"data_ram_1_0_1", false,-1, 7,0);
    tracep->declBus(c+8015,"data_ram_1_0_2", false,-1, 7,0);
    tracep->declBus(c+8016,"data_ram_1_0_3", false,-1, 7,0);
    tracep->declBus(c+8017,"data_ram_1_1_0", false,-1, 7,0);
    tracep->declBus(c+8018,"data_ram_1_1_1", false,-1, 7,0);
    tracep->declBus(c+8019,"data_ram_1_1_2", false,-1, 7,0);
    tracep->declBus(c+8020,"data_ram_1_1_3", false,-1, 7,0);
    tracep->declBus(c+8021,"data_ram_1_2_0", false,-1, 7,0);
    tracep->declBus(c+8022,"data_ram_1_2_1", false,-1, 7,0);
    tracep->declBus(c+8023,"data_ram_1_2_2", false,-1, 7,0);
    tracep->declBus(c+8024,"data_ram_1_2_3", false,-1, 7,0);
    tracep->declBus(c+8025,"data_ram_1_3_0", false,-1, 7,0);
    tracep->declBus(c+8026,"data_ram_1_3_1", false,-1, 7,0);
    tracep->declBus(c+8027,"data_ram_1_3_2", false,-1, 7,0);
    tracep->declBus(c+8028,"data_ram_1_3_3", false,-1, 7,0);
    tracep->declBus(c+8029,"data_ram_2_0_0", false,-1, 7,0);
    tracep->declBus(c+8030,"data_ram_2_0_1", false,-1, 7,0);
    tracep->declBus(c+8031,"data_ram_2_0_2", false,-1, 7,0);
    tracep->declBus(c+8032,"data_ram_2_0_3", false,-1, 7,0);
    tracep->declBus(c+8033,"data_ram_2_1_0", false,-1, 7,0);
    tracep->declBus(c+8034,"data_ram_2_1_1", false,-1, 7,0);
    tracep->declBus(c+8035,"data_ram_2_1_2", false,-1, 7,0);
    tracep->declBus(c+8036,"data_ram_2_1_3", false,-1, 7,0);
    tracep->declBus(c+8037,"data_ram_2_2_0", false,-1, 7,0);
    tracep->declBus(c+8038,"data_ram_2_2_1", false,-1, 7,0);
    tracep->declBus(c+8039,"data_ram_2_2_2", false,-1, 7,0);
    tracep->declBus(c+8040,"data_ram_2_2_3", false,-1, 7,0);
    tracep->declBus(c+8041,"data_ram_2_3_0", false,-1, 7,0);
    tracep->declBus(c+8042,"data_ram_2_3_1", false,-1, 7,0);
    tracep->declBus(c+8043,"data_ram_2_3_2", false,-1, 7,0);
    tracep->declBus(c+8044,"data_ram_2_3_3", false,-1, 7,0);
    tracep->declBus(c+8045,"data_ram_3_0_0", false,-1, 7,0);
    tracep->declBus(c+8046,"data_ram_3_0_1", false,-1, 7,0);
    tracep->declBus(c+8047,"data_ram_3_0_2", false,-1, 7,0);
    tracep->declBus(c+8048,"data_ram_3_0_3", false,-1, 7,0);
    tracep->declBus(c+8049,"data_ram_3_1_0", false,-1, 7,0);
    tracep->declBus(c+8050,"data_ram_3_1_1", false,-1, 7,0);
    tracep->declBus(c+8051,"data_ram_3_1_2", false,-1, 7,0);
    tracep->declBus(c+8052,"data_ram_3_1_3", false,-1, 7,0);
    tracep->declBus(c+8053,"data_ram_3_2_0", false,-1, 7,0);
    tracep->declBus(c+8054,"data_ram_3_2_1", false,-1, 7,0);
    tracep->declBus(c+8055,"data_ram_3_2_2", false,-1, 7,0);
    tracep->declBus(c+8056,"data_ram_3_2_3", false,-1, 7,0);
    tracep->declBus(c+8057,"data_ram_3_3_0", false,-1, 7,0);
    tracep->declBus(c+8058,"data_ram_3_3_1", false,-1, 7,0);
    tracep->declBus(c+8059,"data_ram_3_3_2", false,-1, 7,0);
    tracep->declBus(c+8060,"data_ram_3_3_3", false,-1, 7,0);
    tracep->declBus(c+8061,"instrId_ram_0", false,-1, 1,0);
    tracep->declBus(c+8062,"instrId_ram_1", false,-1, 1,0);
    tracep->declBus(c+8063,"instrId_ram_2", false,-1, 1,0);
    tracep->declBus(c+8064,"instrId_ram_3", false,-1, 1,0);
    tracep->declBus(c+7969,"enqPtr", false,-1, 1,0);
    tracep->declBus(c+7975,"deqPtr", false,-1, 1,0);
    tracep->declBit(c+7965,"entryValid_0", false,-1);
    tracep->declBit(c+7966,"entryValid_1", false,-1);
    tracep->declBit(c+7967,"entryValid_2", false,-1);
    tracep->declBit(c+7968,"entryValid_3", false,-1);
    tracep->declBit(c+7971,"entryFrozen_0", false,-1);
    tracep->declBit(c+7972,"entryFrozen_1", false,-1);
    tracep->declBit(c+7973,"entryFrozen_2", false,-1);
    tracep->declBit(c+7974,"entryFrozen_3", false,-1);
    tracep->declBit(c+8065,"doEnq", false,-1);
    tracep->declBit(c+371,"doDeq", false,-1);
    tracep->declBus(c+7970,"enqPtr_w", false,-1, 1,0);
    tracep->declBus(c+7976,"deqPtr_w", false,-1, 1,0);
    tracep->declBit(c+8066,"meltMatch_0", false,-1);
    tracep->declBit(c+8067,"meltMatch_1", false,-1);
    tracep->declBit(c+8068,"meltMatch_2", false,-1);
    tracep->declBit(c+8069,"meltMatch_3", false,-1);
    tracep->declBus(c+8070,"meltPtr_w_hi_1", false,-1, 1,0);
    tracep->declBus(c+8071,"meltPtr_w_lo_1", false,-1, 1,0);
    tracep->declBus(c+8072,"meltPtr_w", false,-1, 1,0);
    tracep->declBit(c+8073,"full", false,-1);
    tracep->declBus(c+8074,"unfrozenCount", false,-1, 2,0);
    tracep->declBit(c+8075,"empty", false,-1);
    tracep->pushNamePrefix("deqPtr_w_Gen ");
    tracep->declBit(c+7965,"io_entryValidList_0", false,-1);
    tracep->declBit(c+7966,"io_entryValidList_1", false,-1);
    tracep->declBit(c+7967,"io_entryValidList_2", false,-1);
    tracep->declBit(c+7968,"io_entryValidList_3", false,-1);
    tracep->declBit(c+7971,"io_entryFrozenList_0", false,-1);
    tracep->declBit(c+7972,"io_entryFrozenList_1", false,-1);
    tracep->declBit(c+7973,"io_entryFrozenList_2", false,-1);
    tracep->declBit(c+7974,"io_entryFrozenList_3", false,-1);
    tracep->declBus(c+7975,"io_deqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+7976,"io_deqPtr_ns", false,-1, 1,0);
    tracep->declBus(c+8076,"UnfrozenValidList", false,-1, 3,0);
    tracep->declBus(c+8077,"muxSel", false,-1, 1,0);
    tracep->declBit(c+8078,"cyclicValidList_0", false,-1);
    tracep->declBus(c+8079,"muxSel_1", false,-1, 1,0);
    tracep->declBit(c+8080,"cyclicValidList_1", false,-1);
    tracep->declBus(c+8081,"muxSel_2", false,-1, 1,0);
    tracep->declBit(c+8082,"cyclicValidList_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("enqPtr_w_Gen ");
    tracep->declBit(c+7965,"io_entryValidList_0", false,-1);
    tracep->declBit(c+7966,"io_entryValidList_1", false,-1);
    tracep->declBit(c+7967,"io_entryValidList_2", false,-1);
    tracep->declBit(c+7968,"io_entryValidList_3", false,-1);
    tracep->declBus(c+7969,"io_enqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+7970,"io_enqPtr_ns", false,-1, 1,0);
    tracep->declBus(c+8083,"muxSel", false,-1, 1,0);
    tracep->declBit(c+8084,"cyclicValidList_0", false,-1);
    tracep->declBus(c+8085,"muxSel_1", false,-1, 1,0);
    tracep->declBit(c+8086,"cyclicValidList_1", false,-1);
    tracep->declBus(c+8087,"muxSel_2", false,-1, 1,0);
    tracep->declBit(c+8088,"cyclicValidList_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("coreRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7480,"io_enq_ready", false,-1);
    tracep->declBit(c+7481,"io_enq_valid", false,-1);
    tracep->declBus(c+7482,"io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7421,"io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7422,"io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7423,"io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7424,"io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7483,"io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+7484,"io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+7485,"io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+7486,"io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+7311,"io_deq_ready", false,-1);
    tracep->declBit(c+7312,"io_deq_valid", false,-1);
    tracep->declBus(c+7313,"io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+7487,"io_count", false,-1, 2,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+8089+i*1,"ram_instrId", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_instrId_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_instrId_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7313,"ram_instrId_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7482,"ram_instrId_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8094,"ram_instrId_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_instrId_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_instrId_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+8096+i*1,"ram_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_data_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7314,"ram_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7421,"ram_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8094,"ram_data_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+8100+i*1,"ram_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_data_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7315,"ram_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7422,"ram_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8094,"ram_data_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+8104+i*1,"ram_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_data_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7316,"ram_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7423,"ram_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8094,"ram_data_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+8108+i*1,"ram_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_data_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7317,"ram_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7424,"ram_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8094,"ram_data_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_data_3_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+8112+i*1,"ram_activeMask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_activeMask_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7318,"ram_activeMask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+7483,"ram_activeMask_0_MPORT_data", false,-1);
    tracep->declBus(c+8094,"ram_activeMask_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_0_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_activeMask_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+8116+i*1,"ram_activeMask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_activeMask_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7319,"ram_activeMask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+7484,"ram_activeMask_1_MPORT_data", false,-1);
    tracep->declBus(c+8094,"ram_activeMask_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_1_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_activeMask_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+8120+i*1,"ram_activeMask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_activeMask_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7320,"ram_activeMask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+7485,"ram_activeMask_2_MPORT_data", false,-1);
    tracep->declBus(c+8094,"ram_activeMask_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_2_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_activeMask_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+8124+i*1,"ram_activeMask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+8093,"ram_activeMask_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7321,"ram_activeMask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+7486,"ram_activeMask_3_MPORT_data", false,-1);
    tracep->declBus(c+8094,"ram_activeMask_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_3_MPORT_mask", false,-1);
    tracep->declBit(c+8095,"ram_activeMask_3_MPORT_en", false,-1);
    tracep->declBus(c+8094,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+8093,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+8128,"maybe_full", false,-1);
    tracep->declBit(c+8129,"ptr_match", false,-1);
    tracep->declBit(c+8130,"empty", false,-1);
    tracep->declBit(c+8131,"full", false,-1);
    tracep->declBit(c+8095,"do_enq", false,-1);
    tracep->declBit(c+8132,"do_deq", false,-1);
    tracep->declBus(c+8133,"ptr_diff", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("memRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7353,"io_enq_ready", false,-1);
    tracep->declBit(c+7354,"io_enq_valid", false,-1);
    tracep->declBus(c+391,"io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+7488,"io_deq_ready", false,-1);
    tracep->declBit(c+7489,"io_deq_valid", false,-1);
    tracep->declBus(c+7490,"io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+7491,"io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+7492,"io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+7493,"io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+7494,"io_deq_bits_d_data_3", false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8134+i*1,"ram_d_addr", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_addr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8136,"ram_d_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7490,"ram_d_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+391,"ram_d_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8137,"ram_d_addr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_addr_MPORT_mask", false,-1);
    tracep->declBit(c+8138,"ram_d_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8139+i*1,"ram_d_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8136,"ram_d_data_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7491,"ram_d_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+392,"ram_d_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8137,"ram_d_data_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+8138,"ram_d_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8141+i*1,"ram_d_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8136,"ram_d_data_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7492,"ram_d_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+393,"ram_d_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8137,"ram_d_data_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+8138,"ram_d_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8143+i*1,"ram_d_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8136,"ram_d_data_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7493,"ram_d_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+394,"ram_d_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8137,"ram_d_data_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+8138,"ram_d_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8145+i*1,"ram_d_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8136,"ram_d_data_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7494,"ram_d_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+395,"ram_d_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8137,"ram_d_data_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+8138,"ram_d_data_3_MPORT_en", false,-1);
    tracep->declBit(c+8137,"enq_ptr_value", false,-1);
    tracep->declBit(c+8136,"deq_ptr_value", false,-1);
    tracep->declBit(c+8147,"maybe_full", false,-1);
    tracep->declBit(c+8148,"ptr_match", false,-1);
    tracep->declBit(c+8149,"empty", false,-1);
    tracep->declBit(c+8150,"full", false,-1);
    tracep->declBit(c+8138,"do_enq", false,-1);
    tracep->declBit(c+8151,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("icache ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_coreReq_ready", false,-1);
    tracep->declBit(c+7283,"io_coreReq_valid", false,-1);
    tracep->declBus(c+7284,"io_coreReq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7285,"io_coreReq_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7291,"io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+7292,"io_externalFlushPipe_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7286,"io_coreRsp_valid", false,-1);
    tracep->declBus(c+7287,"io_coreRsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7288,"io_coreRsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+7289,"io_coreRsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+7290,"io_coreRsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+7351,"io_memRsp_ready", false,-1);
    tracep->declBit(c+7352,"io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+6,"io_memReq_ready", false,-1);
    tracep->declBit(c+7336,"io_memReq_valid", false,-1);
    tracep->declBus(c+7337,"io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7338,"io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+52617,"tagAccess_clock", false,-1);
    tracep->declBit(c+52618,"tagAccess_reset", false,-1);
    tracep->declBit(c+8152,"tagAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+8153,"tagAccess_io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+8154,"tagAccess_io_tagFromCore_st1", false,-1, 22,0);
    tracep->declBit(c+52667,"tagAccess_io_coreReqReady", false,-1);
    tracep->declBit(c+8155,"tagAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+8156,"tagAccess_io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+8157,"tagAccess_io_w_req_bits_data_0", false,-1, 22,0);
    tracep->declBus(c+8157,"tagAccess_io_w_req_bits_data_1", false,-1, 22,0);
    tracep->declBus(c+8158,"tagAccess_io_waymaskReplacement", false,-1, 1,0);
    tracep->declBus(c+8159,"tagAccess_io_waymaskHit_st1", false,-1, 1,0);
    tracep->declBit(c+8160,"tagAccess_io_hit_st1", false,-1);
    tracep->declBit(c+52617,"dataAccess_clock", false,-1);
    tracep->declBit(c+52618,"dataAccess_reset", false,-1);
    tracep->declBit(c+8152,"dataAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+8153,"dataAccess_io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+8161,"dataAccess_io_r_resp_data_0", false,-1, 127,0);
    tracep->declArray(c+8165,"dataAccess_io_r_resp_data_1", false,-1, 127,0);
    tracep->declBit(c+8155,"dataAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+8156,"dataAccess_io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+8169,"dataAccess_io_w_req_bits_data_0", false,-1, 127,0);
    tracep->declArray(c+8169,"dataAccess_io_w_req_bits_data_1", false,-1, 127,0);
    tracep->declBus(c+8158,"dataAccess_io_w_req_bits_waymask", false,-1, 1,0);
    tracep->declBit(c+52617,"mshrAccess_clock", false,-1);
    tracep->declBit(c+52618,"mshrAccess_reset", false,-1);
    tracep->declBit(c+8173,"mshrAccess_io_missReq_ready", false,-1);
    tracep->declBit(c+8174,"mshrAccess_io_missReq_valid", false,-1);
    tracep->declBus(c+8175,"mshrAccess_io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+8176,"mshrAccess_io_missReq_bits_targetInfo", false,-1, 1,0);
    tracep->declBit(c+8177,"mshrAccess_io_missRspIn_ready", false,-1);
    tracep->declBit(c+8178,"mshrAccess_io_missRspIn_valid", false,-1);
    tracep->declBus(c+8179,"mshrAccess_io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+8180,"mshrAccess_io_missRspOut_valid", false,-1);
    tracep->declBus(c+8181,"mshrAccess_io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+6,"mshrAccess_io_miss2mem_ready", false,-1);
    tracep->declBit(c+7336,"mshrAccess_io_miss2mem_valid", false,-1);
    tracep->declBus(c+8182,"mshrAccess_io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7337,"mshrAccess_io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+52617,"memRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"memRsp_Q_reset", false,-1);
    tracep->declBit(c+7351,"memRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+7352,"memRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+391,"memRsp_Q_io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"memRsp_Q_io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"memRsp_Q_io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"memRsp_Q_io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"memRsp_Q_io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+8177,"memRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+8178,"memRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+8183,"memRsp_Q_io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+8184,"memRsp_Q_io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+8185,"memRsp_Q_io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+8186,"memRsp_Q_io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+8187,"memRsp_Q_io_deq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+8188,"ShouldFlushCoreRsp_st0", false,-1);
    tracep->declBit(c+8189,"coreReqFire_st1", false,-1);
    tracep->declBus(c+8190,"warpid_st1", false,-1, 1,0);
    tracep->declBit(c+8191,"ShouldFlushCoreRsp_st1", false,-1);
    tracep->declBit(c+8192,"coreReqFire_st2", false,-1);
    tracep->declBit(c+8174,"cacheMiss_st1", false,-1);
    tracep->declBit(c+8193,"wayidx_hit_st1", false,-1);
    tracep->declBus(c+7289,"warpid_st2", false,-1, 1,0);
    tracep->declBus(c+8194,"addr_st1", false,-1, 31,0);
    tracep->declBus(c+7287,"addr_st2", false,-1, 31,0);
    tracep->declBus(c+8195,"pipeReqAddr_st1", false,-1, 31,0);
    tracep->declQuad(c+8196,"memRsp_QData_lo", false,-1, 63,0);
    tracep->declQuad(c+8198,"memRsp_QData_hi", false,-1, 63,0);
    tracep->declArray(c+8161,"dataAccess_data_0", false,-1, 127,0);
    tracep->declArray(c+8165,"dataAccess_data_1", false,-1, 127,0);
    tracep->declBus(c+8200,"blockOffset_sel_st1", false,-1, 1,0);
    tracep->declBus(c+7288,"data_after_blockOffset_st2", false,-1, 31,0);
    tracep->declBit(c+8201,"OrderViolation_st2", false,-1);
    tracep->declBit(c+8202,"Status_st1_REG", false,-1);
    tracep->declBit(c+8203,"warpIdMatch2_st1", false,-1);
    tracep->declBit(c+8204,"cacheMiss_st2", false,-1);
    tracep->declBus(c+8205,"warpid_st3", false,-1, 1,0);
    tracep->declBit(c+8206,"warpIdMatch3_st1", false,-1);
    tracep->declBit(c+8207,"cacheMiss_st3", false,-1);
    tracep->declBit(c+8208,"OrderViolation_st3", false,-1);
    tracep->declBit(c+8209,"OrderViolation_st1", false,-1);
    tracep->declBit(c+8210,"Status_st2_REG", false,-1);
    tracep->declBus(c+8211,"Status_st2_REG_1", false,-1, 1,0);
    tracep->pushNamePrefix("dataAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8152,"io_r_req_valid", false,-1);
    tracep->declBus(c+8153,"io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+8161,"io_r_resp_data_0", false,-1, 127,0);
    tracep->declArray(c+8165,"io_r_resp_data_1", false,-1, 127,0);
    tracep->declBit(c+8155,"io_w_req_valid", false,-1);
    tracep->declBus(c+8156,"io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+8169,"io_w_req_bits_data_0", false,-1, 127,0);
    tracep->declArray(c+8169,"io_w_req_bits_data_1", false,-1, 127,0);
    tracep->declBus(c+8158,"io_w_req_bits_waymask", false,-1, 1,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declArray(c+8212+i*4,"array_0", true,(i+0), 127,0);
    }
    tracep->declBit(c+8340,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+8341,"array_0_raw_rdata_addr", false,-1, 4,0);
    tracep->declArray(c+8342,"array_0_raw_rdata_data", false,-1, 127,0);
    tracep->declArray(c+8169,"array_0_MPORT_data", false,-1, 127,0);
    tracep->declBus(c+8156,"array_0_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+8346,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+8155,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+8340,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+8341,"array_0_raw_rdata_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declArray(c+8347+i*4,"array_1", true,(i+0), 127,0);
    }
    tracep->declBit(c+8475,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+8476,"array_1_raw_rdata_addr", false,-1, 4,0);
    tracep->declArray(c+8477,"array_1_raw_rdata_data", false,-1, 127,0);
    tracep->declArray(c+8169,"array_1_MPORT_data", false,-1, 127,0);
    tracep->declBus(c+8156,"array_1_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+8481,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+8155,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+8475,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+8476,"array_1_raw_rdata_addr_pipe_0", false,-1, 4,0);
    tracep->declQuad(c+8482,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+8484,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+8485,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+8487,"bypass_wdata_xor_1", false,-1);
    tracep->declBit(c+8488,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+8489,"bypass_mask_waddr_reg", false,-1, 4,0);
    tracep->declBus(c+8490,"bypass_mask_raddr_reg", false,-1, 4,0);
    tracep->declBus(c+8491,"bypass_mask_bypass_REG", false,-1, 1,0);
    tracep->declBus(c+8492,"bypass_mask_bypass", false,-1, 1,0);
    tracep->declArray(c+8493,"bypass_wdata_0", false,-1, 127,0);
    tracep->declArray(c+8497,"bypass_wdata_1", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("memRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7351,"io_enq_ready", false,-1);
    tracep->declBit(c+7352,"io_enq_valid", false,-1);
    tracep->declBus(c+391,"io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+8177,"io_deq_ready", false,-1);
    tracep->declBit(c+8178,"io_deq_valid", false,-1);
    tracep->declBus(c+8183,"io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+8184,"io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+8185,"io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+8186,"io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+8187,"io_deq_bits_d_data_3", false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8501+i*1,"ram_d_addr", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_addr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8503,"ram_d_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8183,"ram_d_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+391,"ram_d_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8504,"ram_d_addr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_addr_MPORT_mask", false,-1);
    tracep->declBit(c+8505,"ram_d_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8506+i*1,"ram_d_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8503,"ram_d_data_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8184,"ram_d_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+392,"ram_d_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8504,"ram_d_data_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+8505,"ram_d_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8508+i*1,"ram_d_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8503,"ram_d_data_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8185,"ram_d_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+393,"ram_d_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8504,"ram_d_data_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+8505,"ram_d_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8510+i*1,"ram_d_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8503,"ram_d_data_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8186,"ram_d_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+394,"ram_d_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8504,"ram_d_data_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+8505,"ram_d_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8512+i*1,"ram_d_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+8503,"ram_d_data_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8187,"ram_d_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+395,"ram_d_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+8504,"ram_d_data_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+8505,"ram_d_data_3_MPORT_en", false,-1);
    tracep->declBit(c+8504,"enq_ptr_value", false,-1);
    tracep->declBit(c+8503,"deq_ptr_value", false,-1);
    tracep->declBit(c+8514,"maybe_full", false,-1);
    tracep->declBit(c+8515,"ptr_match", false,-1);
    tracep->declBit(c+8516,"empty", false,-1);
    tracep->declBit(c+8517,"full", false,-1);
    tracep->declBit(c+8505,"do_enq", false,-1);
    tracep->declBit(c+8155,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mshrAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8173,"io_missReq_ready", false,-1);
    tracep->declBit(c+8174,"io_missReq_valid", false,-1);
    tracep->declBus(c+8175,"io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+8176,"io_missReq_bits_targetInfo", false,-1, 1,0);
    tracep->declBit(c+8177,"io_missRspIn_ready", false,-1);
    tracep->declBit(c+8178,"io_missRspIn_valid", false,-1);
    tracep->declBus(c+8179,"io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+8180,"io_missRspOut_valid", false,-1);
    tracep->declBus(c+8181,"io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+6,"io_miss2mem_ready", false,-1);
    tracep->declBit(c+7336,"io_miss2mem_valid", false,-1);
    tracep->declBus(c+8182,"io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+7337,"io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+8518,"subentryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+8519,"subentryStatus_io_full", false,-1);
    tracep->declBus(c+8520,"subentryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+8521,"subentryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+8522,"entryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+8523,"entryStatus_io_full", false,-1);
    tracep->declBus(c+8524,"entryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+8525,"entryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+8526,"hasSendStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+8527,"hasSendStatus_io_full", false,-1);
    tracep->declBus(c+8528,"hasSendStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+8529,"hasSendStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+8530,"blockAddr_Access_0", false,-1, 27,0);
    tracep->declBus(c+8531,"blockAddr_Access_1", false,-1, 27,0);
    tracep->declBus(c+8532,"blockAddr_Access_2", false,-1, 27,0);
    tracep->declBus(c+8533,"blockAddr_Access_3", false,-1, 27,0);
    tracep->declBus(c+8534,"targetInfo_Accesss_0_0", false,-1, 1,0);
    tracep->declBus(c+8535,"targetInfo_Accesss_1_0", false,-1, 1,0);
    tracep->declBus(c+8536,"targetInfo_Accesss_2_0", false,-1, 1,0);
    tracep->declBus(c+8537,"targetInfo_Accesss_3_0", false,-1, 1,0);
    tracep->declBit(c+8538,"subentry_valid_0_0", false,-1);
    tracep->declBit(c+8539,"subentry_valid_0_1", false,-1);
    tracep->declBit(c+8540,"subentry_valid_0_2", false,-1);
    tracep->declBit(c+8541,"subentry_valid_0_3", false,-1);
    tracep->declBit(c+8542,"subentry_valid_1_0", false,-1);
    tracep->declBit(c+8543,"subentry_valid_1_1", false,-1);
    tracep->declBit(c+8544,"subentry_valid_1_2", false,-1);
    tracep->declBit(c+8545,"subentry_valid_1_3", false,-1);
    tracep->declBit(c+8546,"subentry_valid_2_0", false,-1);
    tracep->declBit(c+8547,"subentry_valid_2_1", false,-1);
    tracep->declBit(c+8548,"subentry_valid_2_2", false,-1);
    tracep->declBit(c+8549,"subentry_valid_2_3", false,-1);
    tracep->declBit(c+8550,"subentry_valid_3_0", false,-1);
    tracep->declBit(c+8551,"subentry_valid_3_1", false,-1);
    tracep->declBit(c+8552,"subentry_valid_3_2", false,-1);
    tracep->declBit(c+8553,"subentry_valid_3_3", false,-1);
    tracep->declBit(c+8554,"missRsqBusy", false,-1);
    tracep->declBus(c+8555,"missRspInHoldingbA_REG", false,-1, 27,0);
    tracep->declBus(c+8556,"missRspInHoldingbA", false,-1, 27,0);
    tracep->declBus(c+8557,"entry_valid", false,-1, 3,0);
    tracep->declBus(c+8558,"entryMatchMissRsp", false,-1, 3,0);
    tracep->declBus(c+8559,"subentry_selected_hi", false,-1, 1,0);
    tracep->declBus(c+8560,"subentry_selected_lo", false,-1, 1,0);
    tracep->declBus(c+8561,"subentry_next2cancel", false,-1, 1,0);
    tracep->declBus(c+8562,"entryMatchMissReq", false,-1, 3,0);
    tracep->declBit(c+8563,"secondary_miss", false,-1);
    tracep->declBit(c+8564,"primary_miss", false,-1);
    tracep->declBit(c+8565,"ReqConflictWithRsp", false,-1);
    tracep->declBus(c+8566,"tAEntryIdx_hi", false,-1, 1,0);
    tracep->declBus(c+8567,"tAEntryIdx_lo", false,-1, 1,0);
    tracep->declBus(c+8568,"tAEntryIdx", false,-1, 1,0);
    tracep->declBus(c+8569,"tASubEntryIdx", false,-1, 1,0);
    tracep->declBit(c+8570,"has_send2mem_0", false,-1);
    tracep->declBit(c+8571,"has_send2mem_1", false,-1);
    tracep->declBit(c+8572,"has_send2mem_2", false,-1);
    tracep->declBit(c+8573,"has_send2mem_3", false,-1);
    tracep->declBit(c+372,"miss2mem_fire", false,-1);
    tracep->pushNamePrefix("entryStatus ");
    tracep->declBus(c+8522,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+8523,"io_full", false,-1);
    tracep->declBus(c+8524,"io_next", false,-1, 1,0);
    tracep->declBus(c+8525,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("hasSendStatus ");
    tracep->declBus(c+8526,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+8527,"io_full", false,-1);
    tracep->declBus(c+8528,"io_next", false,-1, 1,0);
    tracep->declBus(c+8529,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("subentryStatus ");
    tracep->declBus(c+8518,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+8519,"io_full", false,-1);
    tracep->declBus(c+8520,"io_next", false,-1, 1,0);
    tracep->declBus(c+8521,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("l1Cache2L2Arb ");
    tracep->declBit(c+6,"io_memReqVecIn_0_ready", false,-1);
    tracep->declBit(c+7336,"io_memReqVecIn_0_valid", false,-1);
    tracep->declBus(c+7337,"io_memReqVecIn_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7338,"io_memReqVecIn_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+368,"io_memReqVecIn_1_ready", false,-1);
    tracep->declBit(c+7339,"io_memReqVecIn_1_valid", false,-1);
    tracep->declBus(c+7340,"io_memReqVecIn_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7341,"io_memReqVecIn_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+7342,"io_memReqVecIn_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"io_memReqVecIn_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"io_memReqVecIn_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"io_memReqVecIn_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"io_memReqVecIn_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"io_memReqVecIn_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"io_memReqVecIn_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"io_memReqVecIn_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"io_memReqVecIn_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+6,"io_memReqOut_ready", false,-1);
    tracep->declBit(c+411,"io_memReqOut_valid", false,-1);
    tracep->declBus(c+412,"io_memReqOut_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"io_memReqOut_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"io_memReqOut_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"io_memReqOut_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"io_memReqOut_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"io_memReqOut_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"io_memReqOut_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"io_memReqOut_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"io_memReqOut_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"io_memReqOut_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"io_memReqOut_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+409,"io_memRspIn_ready", false,-1);
    tracep->declBit(c+410,"io_memRspIn_valid", false,-1);
    tracep->declBus(c+391,"io_memRspIn_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspIn_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspIn_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspIn_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspIn_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"io_memRspIn_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+7351,"io_memRspVecOut_0_ready", false,-1);
    tracep->declBit(c+7352,"io_memRspVecOut_0_valid", false,-1);
    tracep->declBus(c+391,"io_memRspVecOut_0_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspVecOut_0_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspVecOut_0_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspVecOut_0_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspVecOut_0_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+7353,"io_memRspVecOut_1_ready", false,-1);
    tracep->declBit(c+7354,"io_memRspVecOut_1_valid", false,-1);
    tracep->declBus(c+391,"io_memRspVecOut_1_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspVecOut_1_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspVecOut_1_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspVecOut_1_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspVecOut_1_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+6,"memReqArb_io_in_0_ready", false,-1);
    tracep->declBit(c+7336,"memReqArb_io_in_0_valid", false,-1);
    tracep->declBus(c+7338,"memReqArb_io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+8574,"memReqArb_io_in_0_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+368,"memReqArb_io_in_1_ready", false,-1);
    tracep->declBit(c+7339,"memReqArb_io_in_1_valid", false,-1);
    tracep->declBus(c+7340,"memReqArb_io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7342,"memReqArb_io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"memReqArb_io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"memReqArb_io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"memReqArb_io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"memReqArb_io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"memReqArb_io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"memReqArb_io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"memReqArb_io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"memReqArb_io_in_1_bits_a_mask_3", false,-1);
    tracep->declBus(c+8575,"memReqArb_io_in_1_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+6,"memReqArb_io_out_ready", false,-1);
    tracep->declBit(c+411,"memReqArb_io_out_valid", false,-1);
    tracep->declBus(c+412,"memReqArb_io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"memReqArb_io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"memReqArb_io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"memReqArb_io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"memReqArb_io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"memReqArb_io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"memReqArb_io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"memReqArb_io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"memReqArb_io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"memReqArb_io_out_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"memReqArb_io_out_bits_a_source", false,-1, 2,0);
    tracep->pushNamePrefix("memReqArb ");
    tracep->declBit(c+6,"io_in_0_ready", false,-1);
    tracep->declBit(c+7336,"io_in_0_valid", false,-1);
    tracep->declBus(c+7338,"io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+8574,"io_in_0_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+368,"io_in_1_ready", false,-1);
    tracep->declBit(c+7339,"io_in_1_valid", false,-1);
    tracep->declBus(c+7340,"io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+7342,"io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+7343,"io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+7344,"io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+7345,"io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+7346,"io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+7347,"io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+7348,"io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+7349,"io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+7350,"io_in_1_bits_a_mask_3", false,-1);
    tracep->declBus(c+8575,"io_in_1_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+6,"io_out_ready", false,-1);
    tracep->declBit(c+411,"io_out_valid", false,-1);
    tracep->declBus(c+412,"io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"io_out_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"io_out_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+8576,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("pipe ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7283,"io_icache_req_valid", false,-1);
    tracep->declBus(c+7284,"io_icache_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7285,"io_icache_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7286,"io_icache_rsp_valid", false,-1);
    tracep->declBus(c+7287,"io_icache_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7288,"io_icache_rsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+7289,"io_icache_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+7290,"io_icache_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+7291,"io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+7292,"io_externalFlushPipe_bits", false,-1, 1,0);
    tracep->declBit(c+7293,"io_dcache_req_ready", false,-1);
    tracep->declBit(c+7294,"io_dcache_req_valid", false,-1);
    tracep->declBus(c+7295,"io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7311,"io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+7312,"io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+7313,"io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+7322,"io_shared_req_ready", false,-1);
    tracep->declBit(c+7323,"io_shared_req_valid", false,-1);
    tracep->declBus(c+7295,"io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+7298,"io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7324,"io_shared_rsp_ready", false,-1);
    tracep->declBit(c+7325,"io_shared_rsp_valid", false,-1);
    tracep->declBus(c+7326,"io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+7335,"io_pc_reset", false,-1);
    tracep->declBit(c+7278,"io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+387,"io_warpRsp_valid", false,-1);
    tracep->declBus(c+7280,"io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+7281,"io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+7282,"io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+52617,"warp_sche_clock", false,-1);
    tracep->declBit(c+52618,"warp_sche_reset", false,-1);
    tracep->declBit(c+7335,"warp_sche_io_pc_reset", false,-1);
    tracep->declBit(c+52667,"warp_sche_io_warpReq_ready", false,-1);
    tracep->declBit(c+7278,"warp_sche_io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"warp_sche_io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+387,"warp_sche_io_warpRsp_valid", false,-1);
    tracep->declBus(c+7280,"warp_sche_io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+7281,"warp_sche_io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+7282,"warp_sche_io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+7283,"warp_sche_io_pc_req_valid", false,-1);
    tracep->declBus(c+7284,"warp_sche_io_pc_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7285,"warp_sche_io_pc_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7286,"warp_sche_io_pc_rsp_valid", false,-1);
    tracep->declBus(c+7287,"warp_sche_io_pc_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7289,"warp_sche_io_pc_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+8577,"warp_sche_io_pc_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+8578,"warp_sche_io_branch_ready", false,-1);
    tracep->declBit(c+8579,"warp_sche_io_branch_valid", false,-1);
    tracep->declBus(c+8580,"warp_sche_io_branch_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8581,"warp_sche_io_branch_bits_jump", false,-1);
    tracep->declBus(c+8582,"warp_sche_io_branch_bits_new_pc", false,-1, 31,0);
    tracep->declBit(c+8583,"warp_sche_io_warp_control_ready", false,-1);
    tracep->declBit(c+8584,"warp_sche_io_warp_control_valid", false,-1);
    tracep->declBus(c+7280,"warp_sche_io_warp_control_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8585,"warp_sche_io_warp_control_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"warp_sche_io_warp_control_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8587,"warp_sche_io_scoreboard_busy", false,-1, 3,0);
    tracep->declBus(c+8588,"warp_sche_io_exe_busy", false,-1, 3,0);
    tracep->declBit(c+8589,"warp_sche_io_pc_ibuffer_ready_0", false,-1);
    tracep->declBit(c+8590,"warp_sche_io_pc_ibuffer_ready_1", false,-1);
    tracep->declBit(c+8591,"warp_sche_io_pc_ibuffer_ready_2", false,-1);
    tracep->declBit(c+8592,"warp_sche_io_pc_ibuffer_ready_3", false,-1);
    tracep->declBus(c+8593,"warp_sche_io_warp_ready", false,-1, 3,0);
    tracep->declBit(c+8594,"warp_sche_io_flush_valid", false,-1);
    tracep->declBus(c+8595,"warp_sche_io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+8596,"warp_sche_io_flushCache_valid", false,-1);
    tracep->declBus(c+7289,"warp_sche_io_flushCache_bits", false,-1, 1,0);
    tracep->declBit(c+7278,"warp_sche_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"warp_sche_io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBus(c+7288,"control_io_inst", false,-1, 31,0);
    tracep->declBus(c+7287,"control_io_pc", false,-1, 31,0);
    tracep->declBus(c+7289,"control_io_wid", false,-1, 1,0);
    tracep->declBus(c+7288,"control_io_control_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"control_io_control_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"control_io_control_fp", false,-1);
    tracep->declBus(c+8598,"control_io_control_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"control_io_control_simt_stack", false,-1);
    tracep->declBit(c+8600,"control_io_control_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"control_io_control_barrier", false,-1);
    tracep->declBus(c+8602,"control_io_control_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"control_io_control_reverse", false,-1);
    tracep->declBus(c+8604,"control_io_control_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"control_io_control_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"control_io_control_isvec", false,-1);
    tracep->declBus(c+8607,"control_io_control_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"control_io_control_mask", false,-1);
    tracep->declBus(c+8609,"control_io_control_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"control_io_control_mem_unsigned", false,-1);
    tracep->declBus(c+8611,"control_io_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"control_io_control_mem", false,-1);
    tracep->declBit(c+8613,"control_io_control_mul", false,-1);
    tracep->declBus(c+8614,"control_io_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"control_io_control_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"control_io_control_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"control_io_control_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"control_io_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"control_io_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"control_io_control_wfd", false,-1);
    tracep->declBit(c+8621,"control_io_control_fence", false,-1);
    tracep->declBit(c+8622,"control_io_control_sfu", false,-1);
    tracep->declBit(c+8623,"control_io_control_readmask", false,-1);
    tracep->declBit(c+8624,"control_io_control_writemask", false,-1);
    tracep->declBit(c+8625,"control_io_control_wxd", false,-1);
    tracep->declBus(c+7287,"control_io_control_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"control_io_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"control_io_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"operand_collector_clock", false,-1);
    tracep->declBit(c+52618,"operand_collector_reset", false,-1);
    tracep->declBit(c+8626,"operand_collector_io_control_ready", false,-1);
    tracep->declBit(c+8627,"operand_collector_io_control_valid", false,-1);
    tracep->declBus(c+8628,"operand_collector_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"operand_collector_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"operand_collector_io_control_bits_fp", false,-1);
    tracep->declBus(c+8631,"operand_collector_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"operand_collector_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"operand_collector_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"operand_collector_io_control_bits_barrier", false,-1);
    tracep->declBus(c+8635,"operand_collector_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"operand_collector_io_control_bits_reverse", false,-1);
    tracep->declBus(c+8637,"operand_collector_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"operand_collector_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"operand_collector_io_control_bits_isvec", false,-1);
    tracep->declBus(c+8640,"operand_collector_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"operand_collector_io_control_bits_mask", false,-1);
    tracep->declBus(c+8642,"operand_collector_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"operand_collector_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"operand_collector_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"operand_collector_io_control_bits_mem", false,-1);
    tracep->declBit(c+8646,"operand_collector_io_control_bits_mul", false,-1);
    tracep->declBus(c+8647,"operand_collector_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"operand_collector_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"operand_collector_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"operand_collector_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"operand_collector_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"operand_collector_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"operand_collector_io_control_bits_wfd", false,-1);
    tracep->declBit(c+8654,"operand_collector_io_control_bits_sfu", false,-1);
    tracep->declBit(c+8655,"operand_collector_io_control_bits_readmask", false,-1);
    tracep->declBit(c+8656,"operand_collector_io_control_bits_writemask", false,-1);
    tracep->declBit(c+8657,"operand_collector_io_control_bits_wxd", false,-1);
    tracep->declBus(c+8658,"operand_collector_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"operand_collector_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"operand_collector_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8661,"operand_collector_io_out_ready", false,-1);
    tracep->declBit(c+8662,"operand_collector_io_out_valid", false,-1);
    tracep->declBus(c+8663,"operand_collector_io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+8664,"operand_collector_io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+8665,"operand_collector_io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+8666,"operand_collector_io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+8667,"operand_collector_io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+8668,"operand_collector_io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+8669,"operand_collector_io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+8670,"operand_collector_io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+8671,"operand_collector_io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+8672,"operand_collector_io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+8673,"operand_collector_io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+8674,"operand_collector_io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+8675,"operand_collector_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+8676,"operand_collector_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+8677,"operand_collector_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+8678,"operand_collector_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+8679,"operand_collector_io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+8680,"operand_collector_io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+8681,"operand_collector_io_out_bits_control_fp", false,-1);
    tracep->declBus(c+8682,"operand_collector_io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+8683,"operand_collector_io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+8684,"operand_collector_io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+8685,"operand_collector_io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+8686,"operand_collector_io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+8687,"operand_collector_io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+8688,"operand_collector_io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+8689,"operand_collector_io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+8690,"operand_collector_io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8691,"operand_collector_io_out_bits_control_mem", false,-1);
    tracep->declBit(c+8692,"operand_collector_io_out_bits_control_mul", false,-1);
    tracep->declBus(c+8693,"operand_collector_io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8694,"operand_collector_io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+8695,"operand_collector_io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8696,"operand_collector_io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8697,"operand_collector_io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+8698,"operand_collector_io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+8699,"operand_collector_io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+8700,"operand_collector_io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+8701,"operand_collector_io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+8702,"operand_collector_io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+8703,"operand_collector_io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8704,"operand_collector_io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8705,"operand_collector_io_writeScalarCtrl_valid", false,-1);
    tracep->declBus(c+8706,"operand_collector_io_writeScalarCtrl_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8707,"operand_collector_io_writeScalarCtrl_bits_wxd", false,-1);
    tracep->declBus(c+8708,"operand_collector_io_writeScalarCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8709,"operand_collector_io_writeScalarCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+8710,"operand_collector_io_writeVecCtrl_valid", false,-1);
    tracep->declBus(c+8711,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8715,"operand_collector_io_writeVecCtrl_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8716,"operand_collector_io_writeVecCtrl_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8717,"operand_collector_io_writeVecCtrl_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8718,"operand_collector_io_writeVecCtrl_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8719,"operand_collector_io_writeVecCtrl_bits_wvd", false,-1);
    tracep->declBus(c+8720,"operand_collector_io_writeVecCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8721,"operand_collector_io_writeVecCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+52617,"issue_clock", false,-1);
    tracep->declBit(c+52618,"issue_reset", false,-1);
    tracep->declBit(c+8722,"issue_io_in_ready", false,-1);
    tracep->declBit(c+8723,"issue_io_in_valid", false,-1);
    tracep->declBus(c+8724,"issue_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"issue_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"issue_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"issue_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"issue_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"issue_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"issue_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"issue_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"issue_io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"issue_io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"issue_io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"issue_io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"issue_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"issue_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"issue_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"issue_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"issue_io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"issue_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"issue_io_in_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"issue_io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"issue_io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"issue_io_in_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"issue_io_in_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"issue_io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"issue_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"issue_io_in_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"issue_io_in_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"issue_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"issue_io_in_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"issue_io_in_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"issue_io_in_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"issue_io_in_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"issue_io_in_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"issue_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"issue_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"issue_io_in_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"issue_io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"issue_io_in_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"issue_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"issue_io_in_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"issue_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8763,"issue_io_out_sALU_ready", false,-1);
    tracep->declBit(c+8764,"issue_io_out_sALU_valid", false,-1);
    tracep->declBus(c+8724,"issue_io_out_sALU_bits_in1", false,-1, 31,0);
    tracep->declBus(c+8728,"issue_io_out_sALU_bits_in2", false,-1, 31,0);
    tracep->declBus(c+8732,"issue_io_out_sALU_bits_in3", false,-1, 31,0);
    tracep->declBus(c+7280,"issue_io_out_sALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8742,"issue_io_out_sALU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+8748,"issue_io_out_sALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"issue_io_out_sALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"issue_io_out_sALU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"issue_io_out_sALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_sALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8765,"issue_io_out_vALU_ready", false,-1);
    tracep->declBit(c+8766,"issue_io_out_vALU_valid", false,-1);
    tracep->declBus(c+8724,"issue_io_out_vALU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"issue_io_out_vALU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"issue_io_out_vALU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"issue_io_out_vALU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"issue_io_out_vALU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"issue_io_out_vALU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"issue_io_out_vALU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"issue_io_out_vALU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"issue_io_out_vALU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"issue_io_out_vALU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"issue_io_out_vALU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"issue_io_out_vALU_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"issue_io_out_vALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8743,"issue_io_out_vALU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8745,"issue_io_out_vALU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"issue_io_out_vALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"issue_io_out_vALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"issue_io_out_vALU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8757,"issue_io_out_vALU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"issue_io_out_vALU_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+8761,"issue_io_out_vALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_vALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8767,"issue_io_out_vFPU_ready", false,-1);
    tracep->declBit(c+8768,"issue_io_out_vFPU_valid", false,-1);
    tracep->declBus(c+8724,"issue_io_out_vFPU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"issue_io_out_vFPU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"issue_io_out_vFPU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"issue_io_out_vFPU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"issue_io_out_vFPU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"issue_io_out_vFPU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"issue_io_out_vFPU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"issue_io_out_vFPU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"issue_io_out_vFPU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"issue_io_out_vFPU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"issue_io_out_vFPU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"issue_io_out_vFPU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"issue_io_out_vFPU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"issue_io_out_vFPU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"issue_io_out_vFPU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"issue_io_out_vFPU_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"issue_io_out_vFPU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"issue_io_out_vFPU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"issue_io_out_vFPU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"issue_io_out_vFPU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"issue_io_out_vFPU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"issue_io_out_vFPU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"issue_io_out_vFPU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_vFPU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8769,"issue_io_out_LSU_ready", false,-1);
    tracep->declBit(c+8770,"issue_io_out_LSU_valid", false,-1);
    tracep->declBus(c+8724,"issue_io_out_LSU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"issue_io_out_LSU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"issue_io_out_LSU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"issue_io_out_LSU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"issue_io_out_LSU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"issue_io_out_LSU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"issue_io_out_LSU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"issue_io_out_LSU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"issue_io_out_LSU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"issue_io_out_LSU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"issue_io_out_LSU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"issue_io_out_LSU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"issue_io_out_LSU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"issue_io_out_LSU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"issue_io_out_LSU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"issue_io_out_LSU_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"issue_io_out_LSU_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"issue_io_out_LSU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"issue_io_out_LSU_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"issue_io_out_LSU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"issue_io_out_LSU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"issue_io_out_LSU_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"issue_io_out_LSU_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"issue_io_out_LSU_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"issue_io_out_LSU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"issue_io_out_LSU_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"issue_io_out_LSU_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"issue_io_out_LSU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"issue_io_out_LSU_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"issue_io_out_LSU_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"issue_io_out_LSU_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"issue_io_out_LSU_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"issue_io_out_LSU_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"issue_io_out_LSU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"issue_io_out_LSU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"issue_io_out_LSU_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"issue_io_out_LSU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"issue_io_out_LSU_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"issue_io_out_LSU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"issue_io_out_LSU_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"issue_io_out_LSU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_LSU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8771,"issue_io_out_SFU_ready", false,-1);
    tracep->declBit(c+8772,"issue_io_out_SFU_valid", false,-1);
    tracep->declBus(c+8724,"issue_io_out_SFU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"issue_io_out_SFU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"issue_io_out_SFU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"issue_io_out_SFU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"issue_io_out_SFU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"issue_io_out_SFU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"issue_io_out_SFU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"issue_io_out_SFU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"issue_io_out_SFU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"issue_io_out_SFU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"issue_io_out_SFU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"issue_io_out_SFU_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"issue_io_out_SFU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"issue_io_out_SFU_bits_ctrl_fp", false,-1);
    tracep->declBit(c+8745,"issue_io_out_SFU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"issue_io_out_SFU_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8748,"issue_io_out_SFU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"issue_io_out_SFU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"issue_io_out_SFU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"issue_io_out_SFU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"issue_io_out_SFU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_SFU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8773,"issue_io_out_SIMT_ready", false,-1);
    tracep->declBit(c+8774,"issue_io_out_SIMT_valid", false,-1);
    tracep->declBit(c+8585,"issue_io_out_SIMT_bits_opcode", false,-1);
    tracep->declBus(c+7280,"issue_io_out_SIMT_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8732,"issue_io_out_SIMT_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+8775,"issue_io_out_SIMT_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+8761,"issue_io_out_SIMT_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_SIMT_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8583,"issue_io_out_warpscheduler_ready", false,-1);
    tracep->declBit(c+8584,"issue_io_out_warpscheduler_valid", false,-1);
    tracep->declBus(c+7280,"issue_io_out_warpscheduler_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8585,"issue_io_out_warpscheduler_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"issue_io_out_warpscheduler_bits_ctrl_barrier", false,-1);
    tracep->declBit(c+8776,"issue_io_out_CSR_ready", false,-1);
    tracep->declBit(c+8777,"issue_io_out_CSR_valid", false,-1);
    tracep->declBus(c+8740,"issue_io_out_CSR_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"issue_io_out_CSR_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8744,"issue_io_out_CSR_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"issue_io_out_CSR_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8754,"issue_io_out_CSR_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"issue_io_out_CSR_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"issue_io_out_CSR_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_CSR_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8724,"issue_io_out_CSR_bits_in1", false,-1, 31,0);
    tracep->declBit(c+8778,"issue_io_out_MUL_ready", false,-1);
    tracep->declBit(c+8779,"issue_io_out_MUL_valid", false,-1);
    tracep->declBus(c+8724,"issue_io_out_MUL_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"issue_io_out_MUL_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"issue_io_out_MUL_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"issue_io_out_MUL_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"issue_io_out_MUL_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"issue_io_out_MUL_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"issue_io_out_MUL_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"issue_io_out_MUL_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"issue_io_out_MUL_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"issue_io_out_MUL_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"issue_io_out_MUL_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"issue_io_out_MUL_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"issue_io_out_MUL_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"issue_io_out_MUL_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"issue_io_out_MUL_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"issue_io_out_MUL_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"issue_io_out_MUL_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"issue_io_out_MUL_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"issue_io_out_MUL_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"issue_io_out_MUL_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"issue_io_out_MUL_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"issue_io_out_MUL_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"issue_io_out_MUL_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"issue_io_out_MUL_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"alu_clock", false,-1);
    tracep->declBit(c+52618,"alu_reset", false,-1);
    tracep->declBit(c+8763,"alu_io_in_ready", false,-1);
    tracep->declBit(c+8764,"alu_io_in_valid", false,-1);
    tracep->declBus(c+8724,"alu_io_in_bits_in1", false,-1, 31,0);
    tracep->declBus(c+8728,"alu_io_in_bits_in2", false,-1, 31,0);
    tracep->declBus(c+8732,"alu_io_in_bits_in3", false,-1, 31,0);
    tracep->declBus(c+7280,"alu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8742,"alu_io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+8748,"alu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"alu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"alu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"alu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"alu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8780,"alu_io_out_valid", false,-1);
    tracep->declBus(c+8781,"alu_io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"alu_io_out_bits_wxd", false,-1);
    tracep->declBus(c+8783,"alu_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"alu_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"alu_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"alu_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"alu_io_out2br_ready", false,-1);
    tracep->declBit(c+8787,"alu_io_out2br_valid", false,-1);
    tracep->declBus(c+8788,"alu_io_out2br_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"alu_io_out2br_bits_jump", false,-1);
    tracep->declBus(c+8790,"alu_io_out2br_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"alu_io_out2br_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"alu_io_out2br_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"valu_clock", false,-1);
    tracep->declBit(c+52618,"valu_reset", false,-1);
    tracep->declBit(c+8765,"valu_io_in_ready", false,-1);
    tracep->declBit(c+8766,"valu_io_in_valid", false,-1);
    tracep->declBus(c+8724,"valu_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"valu_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"valu_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"valu_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"valu_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"valu_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"valu_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"valu_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"valu_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"valu_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"valu_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"valu_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"valu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8743,"valu_io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8745,"valu_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"valu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"valu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"valu_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8757,"valu_io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"valu_io_in_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+8761,"valu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"valu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8793,"valu_io_out_valid", false,-1);
    tracep->declBus(c+8794,"valu_io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"valu_io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"valu_io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"valu_io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"valu_io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"valu_io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"valu_io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"valu_io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"valu_io_out_bits_wvd", false,-1);
    tracep->declBus(c+8803,"valu_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"valu_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"valu_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"valu_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8807,"valu_io_out2simt_stack_ready", false,-1);
    tracep->declBit(c+8808,"valu_io_out2simt_stack_valid", false,-1);
    tracep->declBus(c+8809,"valu_io_out2simt_stack_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+8810,"valu_io_out2simt_stack_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52617,"fpu_clock", false,-1);
    tracep->declBit(c+52618,"fpu_reset", false,-1);
    tracep->declBit(c+8767,"fpu_io_in_ready", false,-1);
    tracep->declBit(c+8768,"fpu_io_in_valid", false,-1);
    tracep->declBus(c+8724,"fpu_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"fpu_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"fpu_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"fpu_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"fpu_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"fpu_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"fpu_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"fpu_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"fpu_io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"fpu_io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"fpu_io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"fpu_io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"fpu_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"fpu_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"fpu_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"fpu_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"fpu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"fpu_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"fpu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"fpu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"fpu_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"fpu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"fpu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"fpu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8811,"fpu_io_rm", false,-1, 2,0);
    tracep->declBit(c+8812,"fpu_io_out_x_ready", false,-1);
    tracep->declBit(c+8813,"fpu_io_out_x_valid", false,-1);
    tracep->declBus(c+8814,"fpu_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8815,"fpu_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8816,"fpu_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"fpu_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"fpu_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"fpu_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8820,"fpu_io_out_v_ready", false,-1);
    tracep->declBit(c+8821,"fpu_io_out_v_valid", false,-1);
    tracep->declBus(c+8814,"fpu_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8822,"fpu_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8823,"fpu_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8824,"fpu_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8825,"fpu_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8826,"fpu_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8827,"fpu_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8828,"fpu_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8829,"fpu_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8816,"fpu_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"fpu_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"fpu_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"fpu_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"lsu_clock", false,-1);
    tracep->declBit(c+52618,"lsu_reset", false,-1);
    tracep->declBit(c+8769,"lsu_io_lsu_req_ready", false,-1);
    tracep->declBit(c+8770,"lsu_io_lsu_req_valid", false,-1);
    tracep->declBus(c+8724,"lsu_io_lsu_req_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"lsu_io_lsu_req_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"lsu_io_lsu_req_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"lsu_io_lsu_req_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"lsu_io_lsu_req_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"lsu_io_lsu_req_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"lsu_io_lsu_req_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"lsu_io_lsu_req_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"lsu_io_lsu_req_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"lsu_io_lsu_req_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"lsu_io_lsu_req_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"lsu_io_lsu_req_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"lsu_io_lsu_req_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"lsu_io_lsu_req_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"lsu_io_lsu_req_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"lsu_io_lsu_req_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"lsu_io_lsu_req_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"lsu_io_lsu_req_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"lsu_io_lsu_req_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"lsu_io_lsu_req_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"lsu_io_lsu_req_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"lsu_io_lsu_req_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"lsu_io_lsu_req_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"lsu_io_lsu_req_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"lsu_io_lsu_req_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"lsu_io_lsu_req_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"lsu_io_lsu_req_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"lsu_io_lsu_req_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"lsu_io_lsu_req_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"lsu_io_lsu_req_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"lsu_io_lsu_req_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"lsu_io_lsu_req_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"lsu_io_lsu_req_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"lsu_io_lsu_req_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"lsu_io_lsu_req_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"lsu_io_lsu_req_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"lsu_io_lsu_req_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"lsu_io_lsu_req_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"lsu_io_lsu_req_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"lsu_io_lsu_req_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"lsu_io_lsu_req_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"lsu_io_lsu_req_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+7311,"lsu_io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+7312,"lsu_io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+7313,"lsu_io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"lsu_io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"lsu_io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"lsu_io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"lsu_io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"lsu_io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"lsu_io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"lsu_io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"lsu_io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+8830,"lsu_io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+8831,"lsu_io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+8832,"lsu_io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+8833,"lsu_io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+8834,"lsu_io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+8835,"lsu_io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8836,"lsu_io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+8837,"lsu_io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+8838,"lsu_io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+8839,"lsu_io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+8840,"lsu_io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+8841,"lsu_io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"lsu_io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8843,"lsu_io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+8844,"lsu_io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+8845,"lsu_io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+8846,"lsu_io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7293,"lsu_io_dcache_req_ready", false,-1);
    tracep->declBit(c+7294,"lsu_io_dcache_req_valid", false,-1);
    tracep->declBus(c+7295,"lsu_io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"lsu_io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"lsu_io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"lsu_io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"lsu_io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"lsu_io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"lsu_io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"lsu_io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"lsu_io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"lsu_io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"lsu_io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"lsu_io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"lsu_io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"lsu_io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"lsu_io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"lsu_io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7322,"lsu_io_shared_req_ready", false,-1);
    tracep->declBit(c+7323,"lsu_io_shared_req_valid", false,-1);
    tracep->declBus(c+7295,"lsu_io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"lsu_io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+7298,"lsu_io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"lsu_io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"lsu_io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"lsu_io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"lsu_io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"lsu_io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"lsu_io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"lsu_io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"lsu_io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"lsu_io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"lsu_io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"lsu_io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"lsu_io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7324,"lsu_io_shared_rsp_ready", false,-1);
    tracep->declBit(c+7325,"lsu_io_shared_rsp_valid", false,-1);
    tracep->declBus(c+7326,"lsu_io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"lsu_io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"lsu_io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"lsu_io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"lsu_io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"lsu_io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"lsu_io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"lsu_io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"lsu_io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBus(c+8847,"lsu_io_fence_end", false,-1, 3,0);
    tracep->declBit(c+52617,"sfu_clock", false,-1);
    tracep->declBit(c+52618,"sfu_reset", false,-1);
    tracep->declBit(c+8771,"sfu_io_in_ready", false,-1);
    tracep->declBit(c+8772,"sfu_io_in_valid", false,-1);
    tracep->declBus(c+8724,"sfu_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"sfu_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"sfu_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"sfu_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"sfu_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"sfu_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"sfu_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"sfu_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"sfu_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"sfu_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"sfu_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"sfu_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"sfu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"sfu_io_in_bits_ctrl_fp", false,-1);
    tracep->declBit(c+8745,"sfu_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"sfu_io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8748,"sfu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"sfu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"sfu_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"sfu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"sfu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"sfu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8811,"sfu_io_rm", false,-1, 2,0);
    tracep->declBit(c+8848,"sfu_io_out_x_ready", false,-1);
    tracep->declBit(c+8849,"sfu_io_out_x_valid", false,-1);
    tracep->declBus(c+8850,"sfu_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"sfu_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8852,"sfu_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"sfu_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"sfu_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"sfu_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"sfu_io_out_v_ready", false,-1);
    tracep->declBit(c+8857,"sfu_io_out_v_valid", false,-1);
    tracep->declBus(c+8858,"sfu_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"sfu_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"sfu_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"sfu_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"sfu_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"sfu_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"sfu_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"sfu_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"sfu_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8867,"sfu_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"sfu_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"sfu_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"sfu_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"mul_clock", false,-1);
    tracep->declBit(c+52618,"mul_reset", false,-1);
    tracep->declBit(c+8778,"mul_io_in_ready", false,-1);
    tracep->declBit(c+8779,"mul_io_in_valid", false,-1);
    tracep->declBus(c+8724,"mul_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"mul_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"mul_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"mul_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"mul_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"mul_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"mul_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"mul_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"mul_io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"mul_io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"mul_io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"mul_io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"mul_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"mul_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"mul_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"mul_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"mul_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"mul_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"mul_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"mul_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"mul_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"mul_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"mul_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"mul_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"mul_io_out_x_ready", false,-1);
    tracep->declBit(c+8872,"mul_io_out_x_valid", false,-1);
    tracep->declBus(c+8873,"mul_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"mul_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8875,"mul_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"mul_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"mul_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"mul_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"mul_io_out_v_ready", false,-1);
    tracep->declBit(c+8880,"mul_io_out_v_valid", false,-1);
    tracep->declBus(c+8881,"mul_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"mul_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"mul_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"mul_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"mul_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"mul_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"mul_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"mul_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"mul_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8890,"mul_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"mul_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"mul_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"mul_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8830,"lsu2wb_io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+8831,"lsu2wb_io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+8832,"lsu2wb_io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+8833,"lsu2wb_io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+8834,"lsu2wb_io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+8835,"lsu2wb_io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8836,"lsu2wb_io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+8837,"lsu2wb_io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+8838,"lsu2wb_io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+8839,"lsu2wb_io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+8840,"lsu2wb_io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+8841,"lsu2wb_io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"lsu2wb_io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8843,"lsu2wb_io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+8844,"lsu2wb_io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+8845,"lsu2wb_io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+8846,"lsu2wb_io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+8894,"lsu2wb_io_out_x_ready", false,-1);
    tracep->declBit(c+8895,"lsu2wb_io_out_x_valid", false,-1);
    tracep->declBus(c+8843,"lsu2wb_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8834,"lsu2wb_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8835,"lsu2wb_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"lsu2wb_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"lsu2wb_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"lsu2wb_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8896,"lsu2wb_io_out_v_ready", false,-1);
    tracep->declBit(c+8897,"lsu2wb_io_out_v_valid", false,-1);
    tracep->declBus(c+8843,"lsu2wb_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8844,"lsu2wb_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8845,"lsu2wb_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8846,"lsu2wb_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8836,"lsu2wb_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8837,"lsu2wb_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8838,"lsu2wb_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8839,"lsu2wb_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8833,"lsu2wb_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8835,"lsu2wb_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"lsu2wb_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"lsu2wb_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"lsu2wb_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"wb_clock", false,-1);
    tracep->declBit(c+52618,"wb_reset", false,-1);
    tracep->declBit(c+52667,"wb_io_out_v_ready", false,-1);
    tracep->declBit(c+8710,"wb_io_out_v_valid", false,-1);
    tracep->declBus(c+8711,"wb_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"wb_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"wb_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"wb_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8715,"wb_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8716,"wb_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8717,"wb_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8718,"wb_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8719,"wb_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8720,"wb_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8721,"wb_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8898,"wb_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8899,"wb_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"wb_io_out_x_ready", false,-1);
    tracep->declBit(c+8705,"wb_io_out_x_valid", false,-1);
    tracep->declBus(c+8706,"wb_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8707,"wb_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8708,"wb_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8709,"wb_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8900,"wb_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8901,"wb_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8780,"wb_io_in_x_0_valid", false,-1);
    tracep->declBus(c+8781,"wb_io_in_x_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"wb_io_in_x_0_bits_wxd", false,-1);
    tracep->declBus(c+8783,"wb_io_in_x_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"wb_io_in_x_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"wb_io_in_x_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"wb_io_in_x_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8812,"wb_io_in_x_1_ready", false,-1);
    tracep->declBit(c+8813,"wb_io_in_x_1_valid", false,-1);
    tracep->declBus(c+8814,"wb_io_in_x_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8815,"wb_io_in_x_1_bits_wxd", false,-1);
    tracep->declBus(c+8816,"wb_io_in_x_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"wb_io_in_x_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"wb_io_in_x_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"wb_io_in_x_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8894,"wb_io_in_x_2_ready", false,-1);
    tracep->declBit(c+8895,"wb_io_in_x_2_valid", false,-1);
    tracep->declBus(c+8843,"wb_io_in_x_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8834,"wb_io_in_x_2_bits_wxd", false,-1);
    tracep->declBus(c+8835,"wb_io_in_x_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"wb_io_in_x_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"wb_io_in_x_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"wb_io_in_x_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8902,"wb_io_in_x_3_ready", false,-1);
    tracep->declBit(c+8903,"wb_io_in_x_3_valid", false,-1);
    tracep->declBus(c+8904,"wb_io_in_x_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"wb_io_in_x_3_bits_wxd", false,-1);
    tracep->declBus(c+8906,"wb_io_in_x_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"wb_io_in_x_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"wb_io_in_x_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"wb_io_in_x_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8848,"wb_io_in_x_4_ready", false,-1);
    tracep->declBit(c+8849,"wb_io_in_x_4_valid", false,-1);
    tracep->declBus(c+8850,"wb_io_in_x_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"wb_io_in_x_4_bits_wxd", false,-1);
    tracep->declBus(c+8852,"wb_io_in_x_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"wb_io_in_x_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"wb_io_in_x_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"wb_io_in_x_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"wb_io_in_x_5_ready", false,-1);
    tracep->declBit(c+8872,"wb_io_in_x_5_valid", false,-1);
    tracep->declBus(c+8873,"wb_io_in_x_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"wb_io_in_x_5_bits_wxd", false,-1);
    tracep->declBus(c+8875,"wb_io_in_x_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"wb_io_in_x_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"wb_io_in_x_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"wb_io_in_x_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8793,"wb_io_in_v_0_valid", false,-1);
    tracep->declBus(c+8794,"wb_io_in_v_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"wb_io_in_v_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"wb_io_in_v_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"wb_io_in_v_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"wb_io_in_v_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"wb_io_in_v_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"wb_io_in_v_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"wb_io_in_v_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"wb_io_in_v_0_bits_wvd", false,-1);
    tracep->declBus(c+8803,"wb_io_in_v_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"wb_io_in_v_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"wb_io_in_v_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"wb_io_in_v_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8820,"wb_io_in_v_1_ready", false,-1);
    tracep->declBit(c+8821,"wb_io_in_v_1_valid", false,-1);
    tracep->declBus(c+8814,"wb_io_in_v_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8822,"wb_io_in_v_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8823,"wb_io_in_v_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8824,"wb_io_in_v_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8825,"wb_io_in_v_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8826,"wb_io_in_v_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8827,"wb_io_in_v_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8828,"wb_io_in_v_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8829,"wb_io_in_v_1_bits_wvd", false,-1);
    tracep->declBus(c+8816,"wb_io_in_v_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"wb_io_in_v_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"wb_io_in_v_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"wb_io_in_v_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8896,"wb_io_in_v_2_ready", false,-1);
    tracep->declBit(c+8897,"wb_io_in_v_2_valid", false,-1);
    tracep->declBus(c+8843,"wb_io_in_v_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8844,"wb_io_in_v_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8845,"wb_io_in_v_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8846,"wb_io_in_v_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8836,"wb_io_in_v_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8837,"wb_io_in_v_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8838,"wb_io_in_v_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8839,"wb_io_in_v_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8833,"wb_io_in_v_2_bits_wvd", false,-1);
    tracep->declBus(c+8835,"wb_io_in_v_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"wb_io_in_v_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"wb_io_in_v_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"wb_io_in_v_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"wb_io_in_v_3_ready", false,-1);
    tracep->declBit(c+8857,"wb_io_in_v_3_valid", false,-1);
    tracep->declBus(c+8858,"wb_io_in_v_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"wb_io_in_v_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"wb_io_in_v_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"wb_io_in_v_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"wb_io_in_v_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"wb_io_in_v_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"wb_io_in_v_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"wb_io_in_v_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"wb_io_in_v_3_bits_wvd", false,-1);
    tracep->declBus(c+8867,"wb_io_in_v_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"wb_io_in_v_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"wb_io_in_v_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"wb_io_in_v_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"wb_io_in_v_4_ready", false,-1);
    tracep->declBit(c+8880,"wb_io_in_v_4_valid", false,-1);
    tracep->declBus(c+8881,"wb_io_in_v_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"wb_io_in_v_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"wb_io_in_v_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"wb_io_in_v_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"wb_io_in_v_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"wb_io_in_v_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"wb_io_in_v_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"wb_io_in_v_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"wb_io_in_v_4_bits_wvd", false,-1);
    tracep->declBus(c+8890,"wb_io_in_v_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"wb_io_in_v_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"wb_io_in_v_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"wb_io_in_v_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"Scoreboard_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_reset", false,-1);
    tracep->declBus(c+8910,"Scoreboard_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"Scoreboard_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"Scoreboard_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8913,"Scoreboard_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"Scoreboard_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8915,"Scoreboard_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8916,"Scoreboard_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"Scoreboard_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"Scoreboard_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"Scoreboard_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"Scoreboard_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8921,"Scoreboard_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"Scoreboard_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"Scoreboard_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"Scoreboard_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Scoreboard_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"Scoreboard_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"Scoreboard_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"Scoreboard_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"Scoreboard_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"Scoreboard_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"Scoreboard_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8923,"Scoreboard_io_if_fire", false,-1);
    tracep->declBit(c+8924,"Scoreboard_io_br_ctrl", false,-1);
    tracep->declBit(c+8925,"Scoreboard_io_fence_end", false,-1);
    tracep->declBit(c+8926,"Scoreboard_io_wb_v_fire", false,-1);
    tracep->declBit(c+8927,"Scoreboard_io_wb_x_fire", false,-1);
    tracep->declBit(c+8928,"Scoreboard_io_delay", false,-1);
    tracep->declBit(c+8929,"Scoreboard_io_op_col_in_fire", false,-1);
    tracep->declBit(c+8930,"Scoreboard_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"Scoreboard_1_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_1_reset", false,-1);
    tracep->declBus(c+8931,"Scoreboard_1_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"Scoreboard_1_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"Scoreboard_1_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8934,"Scoreboard_1_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"Scoreboard_1_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8936,"Scoreboard_1_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8937,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"Scoreboard_1_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8942,"Scoreboard_1_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"Scoreboard_1_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"Scoreboard_1_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"Scoreboard_1_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Scoreboard_1_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"Scoreboard_1_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"Scoreboard_1_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"Scoreboard_1_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"Scoreboard_1_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"Scoreboard_1_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"Scoreboard_1_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8943,"Scoreboard_1_io_if_fire", false,-1);
    tracep->declBit(c+8944,"Scoreboard_1_io_br_ctrl", false,-1);
    tracep->declBit(c+8945,"Scoreboard_1_io_fence_end", false,-1);
    tracep->declBit(c+8946,"Scoreboard_1_io_wb_v_fire", false,-1);
    tracep->declBit(c+8947,"Scoreboard_1_io_wb_x_fire", false,-1);
    tracep->declBit(c+8948,"Scoreboard_1_io_delay", false,-1);
    tracep->declBit(c+8949,"Scoreboard_1_io_op_col_in_fire", false,-1);
    tracep->declBit(c+8950,"Scoreboard_1_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"Scoreboard_2_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_2_reset", false,-1);
    tracep->declBus(c+8951,"Scoreboard_2_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"Scoreboard_2_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"Scoreboard_2_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8954,"Scoreboard_2_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"Scoreboard_2_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8956,"Scoreboard_2_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8957,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"Scoreboard_2_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8962,"Scoreboard_2_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"Scoreboard_2_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"Scoreboard_2_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"Scoreboard_2_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Scoreboard_2_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"Scoreboard_2_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"Scoreboard_2_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"Scoreboard_2_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"Scoreboard_2_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"Scoreboard_2_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"Scoreboard_2_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8963,"Scoreboard_2_io_if_fire", false,-1);
    tracep->declBit(c+8964,"Scoreboard_2_io_br_ctrl", false,-1);
    tracep->declBit(c+8965,"Scoreboard_2_io_fence_end", false,-1);
    tracep->declBit(c+8966,"Scoreboard_2_io_wb_v_fire", false,-1);
    tracep->declBit(c+8967,"Scoreboard_2_io_wb_x_fire", false,-1);
    tracep->declBit(c+8968,"Scoreboard_2_io_delay", false,-1);
    tracep->declBit(c+52670,"Scoreboard_2_io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"Scoreboard_2_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"Scoreboard_3_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_3_reset", false,-1);
    tracep->declBus(c+8969,"Scoreboard_3_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"Scoreboard_3_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"Scoreboard_3_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8972,"Scoreboard_3_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"Scoreboard_3_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8974,"Scoreboard_3_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8975,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"Scoreboard_3_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8980,"Scoreboard_3_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"Scoreboard_3_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"Scoreboard_3_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"Scoreboard_3_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Scoreboard_3_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"Scoreboard_3_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"Scoreboard_3_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"Scoreboard_3_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"Scoreboard_3_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"Scoreboard_3_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"Scoreboard_3_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8981,"Scoreboard_3_io_if_fire", false,-1);
    tracep->declBit(c+8982,"Scoreboard_3_io_br_ctrl", false,-1);
    tracep->declBit(c+8983,"Scoreboard_3_io_fence_end", false,-1);
    tracep->declBit(c+8984,"Scoreboard_3_io_wb_v_fire", false,-1);
    tracep->declBit(c+8985,"Scoreboard_3_io_wb_x_fire", false,-1);
    tracep->declBit(c+8986,"Scoreboard_3_io_delay", false,-1);
    tracep->declBit(c+52670,"Scoreboard_3_io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"Scoreboard_3_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"ibuffer_clock", false,-1);
    tracep->declBit(c+52618,"ibuffer_reset", false,-1);
    tracep->declBit(c+8987,"ibuffer_io_in_ready", false,-1);
    tracep->declBit(c+8988,"ibuffer_io_in_valid", false,-1);
    tracep->declBus(c+7288,"ibuffer_io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"ibuffer_io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"ibuffer_io_in_bits_fp", false,-1);
    tracep->declBus(c+8598,"ibuffer_io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"ibuffer_io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+8600,"ibuffer_io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"ibuffer_io_in_bits_barrier", false,-1);
    tracep->declBus(c+8602,"ibuffer_io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"ibuffer_io_in_bits_reverse", false,-1);
    tracep->declBus(c+8604,"ibuffer_io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"ibuffer_io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"ibuffer_io_in_bits_isvec", false,-1);
    tracep->declBus(c+8607,"ibuffer_io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"ibuffer_io_in_bits_mask", false,-1);
    tracep->declBus(c+8609,"ibuffer_io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"ibuffer_io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8611,"ibuffer_io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"ibuffer_io_in_bits_mem", false,-1);
    tracep->declBit(c+8613,"ibuffer_io_in_bits_mul", false,-1);
    tracep->declBus(c+8614,"ibuffer_io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"ibuffer_io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"ibuffer_io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"ibuffer_io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"ibuffer_io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"ibuffer_io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"ibuffer_io_in_bits_wfd", false,-1);
    tracep->declBit(c+8621,"ibuffer_io_in_bits_fence", false,-1);
    tracep->declBit(c+8622,"ibuffer_io_in_bits_sfu", false,-1);
    tracep->declBit(c+8623,"ibuffer_io_in_bits_readmask", false,-1);
    tracep->declBit(c+8624,"ibuffer_io_in_bits_writemask", false,-1);
    tracep->declBit(c+8625,"ibuffer_io_in_bits_wxd", false,-1);
    tracep->declBus(c+7287,"ibuffer_io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"ibuffer_io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"ibuffer_io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8594,"ibuffer_io_flush_valid", false,-1);
    tracep->declBus(c+8595,"ibuffer_io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+8989,"ibuffer_io_out_0_ready", false,-1);
    tracep->declBit(c+8990,"ibuffer_io_out_0_valid", false,-1);
    tracep->declBus(c+8991,"ibuffer_io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8992,"ibuffer_io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8993,"ibuffer_io_out_0_bits_fp", false,-1);
    tracep->declBus(c+8994,"ibuffer_io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8995,"ibuffer_io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8996,"ibuffer_io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8997,"ibuffer_io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+8998,"ibuffer_io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8999,"ibuffer_io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+8910,"ibuffer_io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"ibuffer_io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"ibuffer_io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+8913,"ibuffer_io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"ibuffer_io_out_0_bits_mask", false,-1);
    tracep->declBus(c+9000,"ibuffer_io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9001,"ibuffer_io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9002,"ibuffer_io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8915,"ibuffer_io_out_0_bits_mem", false,-1);
    tracep->declBit(c+9003,"ibuffer_io_out_0_bits_mul", false,-1);
    tracep->declBus(c+9004,"ibuffer_io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9005,"ibuffer_io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8916,"ibuffer_io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"ibuffer_io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"ibuffer_io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"ibuffer_io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"ibuffer_io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+9006,"ibuffer_io_out_0_bits_fence", false,-1);
    tracep->declBit(c+9007,"ibuffer_io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+9008,"ibuffer_io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+9009,"ibuffer_io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+8921,"ibuffer_io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+9010,"ibuffer_io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9011,"ibuffer_io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9012,"ibuffer_io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9013,"ibuffer_io_out_1_ready", false,-1);
    tracep->declBit(c+9014,"ibuffer_io_out_1_valid", false,-1);
    tracep->declBus(c+9015,"ibuffer_io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9016,"ibuffer_io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9017,"ibuffer_io_out_1_bits_fp", false,-1);
    tracep->declBus(c+9018,"ibuffer_io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9019,"ibuffer_io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+9020,"ibuffer_io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9021,"ibuffer_io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+9022,"ibuffer_io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9023,"ibuffer_io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+8931,"ibuffer_io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"ibuffer_io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"ibuffer_io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+8934,"ibuffer_io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"ibuffer_io_out_1_bits_mask", false,-1);
    tracep->declBus(c+9024,"ibuffer_io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9025,"ibuffer_io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9026,"ibuffer_io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8936,"ibuffer_io_out_1_bits_mem", false,-1);
    tracep->declBit(c+9027,"ibuffer_io_out_1_bits_mul", false,-1);
    tracep->declBus(c+9028,"ibuffer_io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9029,"ibuffer_io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8937,"ibuffer_io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"ibuffer_io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"ibuffer_io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"ibuffer_io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"ibuffer_io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+9030,"ibuffer_io_out_1_bits_fence", false,-1);
    tracep->declBit(c+9031,"ibuffer_io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+9032,"ibuffer_io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+9033,"ibuffer_io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+8942,"ibuffer_io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+9034,"ibuffer_io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9035,"ibuffer_io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9036,"ibuffer_io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9037,"ibuffer_io_out_2_ready", false,-1);
    tracep->declBit(c+9038,"ibuffer_io_out_2_valid", false,-1);
    tracep->declBus(c+9039,"ibuffer_io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9040,"ibuffer_io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9041,"ibuffer_io_out_2_bits_fp", false,-1);
    tracep->declBus(c+9042,"ibuffer_io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9043,"ibuffer_io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+9044,"ibuffer_io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9045,"ibuffer_io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+9046,"ibuffer_io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9047,"ibuffer_io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+8951,"ibuffer_io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"ibuffer_io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"ibuffer_io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+8954,"ibuffer_io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"ibuffer_io_out_2_bits_mask", false,-1);
    tracep->declBus(c+9048,"ibuffer_io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9049,"ibuffer_io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9050,"ibuffer_io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8956,"ibuffer_io_out_2_bits_mem", false,-1);
    tracep->declBit(c+9051,"ibuffer_io_out_2_bits_mul", false,-1);
    tracep->declBus(c+9052,"ibuffer_io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9053,"ibuffer_io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8957,"ibuffer_io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"ibuffer_io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"ibuffer_io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"ibuffer_io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"ibuffer_io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+9054,"ibuffer_io_out_2_bits_fence", false,-1);
    tracep->declBit(c+9055,"ibuffer_io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+9056,"ibuffer_io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+9057,"ibuffer_io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+8962,"ibuffer_io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+9058,"ibuffer_io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9059,"ibuffer_io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9060,"ibuffer_io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9061,"ibuffer_io_out_3_ready", false,-1);
    tracep->declBit(c+9062,"ibuffer_io_out_3_valid", false,-1);
    tracep->declBus(c+9063,"ibuffer_io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9064,"ibuffer_io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9065,"ibuffer_io_out_3_bits_fp", false,-1);
    tracep->declBus(c+9066,"ibuffer_io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9067,"ibuffer_io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+9068,"ibuffer_io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9069,"ibuffer_io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+9070,"ibuffer_io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9071,"ibuffer_io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+8969,"ibuffer_io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"ibuffer_io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"ibuffer_io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+8972,"ibuffer_io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"ibuffer_io_out_3_bits_mask", false,-1);
    tracep->declBus(c+9072,"ibuffer_io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9073,"ibuffer_io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9074,"ibuffer_io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8974,"ibuffer_io_out_3_bits_mem", false,-1);
    tracep->declBit(c+9075,"ibuffer_io_out_3_bits_mul", false,-1);
    tracep->declBus(c+9076,"ibuffer_io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9077,"ibuffer_io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8975,"ibuffer_io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"ibuffer_io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"ibuffer_io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"ibuffer_io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"ibuffer_io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+9078,"ibuffer_io_out_3_bits_fence", false,-1);
    tracep->declBit(c+9079,"ibuffer_io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+9080,"ibuffer_io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+9081,"ibuffer_io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+8980,"ibuffer_io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+9082,"ibuffer_io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9083,"ibuffer_io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9084,"ibuffer_io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8589,"ibuffer_io_ibuffer_ready_0", false,-1);
    tracep->declBit(c+8590,"ibuffer_io_ibuffer_ready_1", false,-1);
    tracep->declBit(c+8591,"ibuffer_io_ibuffer_ready_2", false,-1);
    tracep->declBit(c+8592,"ibuffer_io_ibuffer_ready_3", false,-1);
    tracep->declBit(c+52617,"ibuffer2issue_clock", false,-1);
    tracep->declBit(c+9085,"ibuffer2issue_io_in_0_ready", false,-1);
    tracep->declBit(c+9086,"ibuffer2issue_io_in_0_valid", false,-1);
    tracep->declBus(c+8991,"ibuffer2issue_io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8992,"ibuffer2issue_io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8993,"ibuffer2issue_io_in_0_bits_fp", false,-1);
    tracep->declBus(c+8994,"ibuffer2issue_io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8995,"ibuffer2issue_io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8996,"ibuffer2issue_io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8997,"ibuffer2issue_io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+8998,"ibuffer2issue_io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8999,"ibuffer2issue_io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+8910,"ibuffer2issue_io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"ibuffer2issue_io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"ibuffer2issue_io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+8913,"ibuffer2issue_io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"ibuffer2issue_io_in_0_bits_mask", false,-1);
    tracep->declBus(c+9000,"ibuffer2issue_io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9001,"ibuffer2issue_io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9002,"ibuffer2issue_io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8915,"ibuffer2issue_io_in_0_bits_mem", false,-1);
    tracep->declBit(c+9003,"ibuffer2issue_io_in_0_bits_mul", false,-1);
    tracep->declBus(c+9004,"ibuffer2issue_io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9005,"ibuffer2issue_io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8916,"ibuffer2issue_io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"ibuffer2issue_io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"ibuffer2issue_io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"ibuffer2issue_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"ibuffer2issue_io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+9006,"ibuffer2issue_io_in_0_bits_fence", false,-1);
    tracep->declBit(c+9007,"ibuffer2issue_io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+9008,"ibuffer2issue_io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+9009,"ibuffer2issue_io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+8921,"ibuffer2issue_io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+9010,"ibuffer2issue_io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9011,"ibuffer2issue_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9012,"ibuffer2issue_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9087,"ibuffer2issue_io_in_1_ready", false,-1);
    tracep->declBit(c+9088,"ibuffer2issue_io_in_1_valid", false,-1);
    tracep->declBus(c+9015,"ibuffer2issue_io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9016,"ibuffer2issue_io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9017,"ibuffer2issue_io_in_1_bits_fp", false,-1);
    tracep->declBus(c+9018,"ibuffer2issue_io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9019,"ibuffer2issue_io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+9020,"ibuffer2issue_io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9021,"ibuffer2issue_io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+9022,"ibuffer2issue_io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9023,"ibuffer2issue_io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+8931,"ibuffer2issue_io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"ibuffer2issue_io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"ibuffer2issue_io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+8934,"ibuffer2issue_io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"ibuffer2issue_io_in_1_bits_mask", false,-1);
    tracep->declBus(c+9024,"ibuffer2issue_io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9025,"ibuffer2issue_io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9026,"ibuffer2issue_io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8936,"ibuffer2issue_io_in_1_bits_mem", false,-1);
    tracep->declBit(c+9027,"ibuffer2issue_io_in_1_bits_mul", false,-1);
    tracep->declBus(c+9028,"ibuffer2issue_io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9029,"ibuffer2issue_io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8937,"ibuffer2issue_io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"ibuffer2issue_io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"ibuffer2issue_io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"ibuffer2issue_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"ibuffer2issue_io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+9030,"ibuffer2issue_io_in_1_bits_fence", false,-1);
    tracep->declBit(c+9031,"ibuffer2issue_io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+9032,"ibuffer2issue_io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+9033,"ibuffer2issue_io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+8942,"ibuffer2issue_io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+9034,"ibuffer2issue_io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9035,"ibuffer2issue_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9036,"ibuffer2issue_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9089,"ibuffer2issue_io_in_2_ready", false,-1);
    tracep->declBit(c+9090,"ibuffer2issue_io_in_2_valid", false,-1);
    tracep->declBus(c+9039,"ibuffer2issue_io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9040,"ibuffer2issue_io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9041,"ibuffer2issue_io_in_2_bits_fp", false,-1);
    tracep->declBus(c+9042,"ibuffer2issue_io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9043,"ibuffer2issue_io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+9044,"ibuffer2issue_io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9045,"ibuffer2issue_io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+9046,"ibuffer2issue_io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9047,"ibuffer2issue_io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+8951,"ibuffer2issue_io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"ibuffer2issue_io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"ibuffer2issue_io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+8954,"ibuffer2issue_io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"ibuffer2issue_io_in_2_bits_mask", false,-1);
    tracep->declBus(c+9048,"ibuffer2issue_io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9049,"ibuffer2issue_io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9050,"ibuffer2issue_io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8956,"ibuffer2issue_io_in_2_bits_mem", false,-1);
    tracep->declBit(c+9051,"ibuffer2issue_io_in_2_bits_mul", false,-1);
    tracep->declBus(c+9052,"ibuffer2issue_io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9053,"ibuffer2issue_io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8957,"ibuffer2issue_io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"ibuffer2issue_io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"ibuffer2issue_io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"ibuffer2issue_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"ibuffer2issue_io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+9054,"ibuffer2issue_io_in_2_bits_fence", false,-1);
    tracep->declBit(c+9055,"ibuffer2issue_io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+9056,"ibuffer2issue_io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+9057,"ibuffer2issue_io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+8962,"ibuffer2issue_io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+9058,"ibuffer2issue_io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9059,"ibuffer2issue_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9060,"ibuffer2issue_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9091,"ibuffer2issue_io_in_3_ready", false,-1);
    tracep->declBit(c+9092,"ibuffer2issue_io_in_3_valid", false,-1);
    tracep->declBus(c+9063,"ibuffer2issue_io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9064,"ibuffer2issue_io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9065,"ibuffer2issue_io_in_3_bits_fp", false,-1);
    tracep->declBus(c+9066,"ibuffer2issue_io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9067,"ibuffer2issue_io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+9068,"ibuffer2issue_io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9069,"ibuffer2issue_io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+9070,"ibuffer2issue_io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9071,"ibuffer2issue_io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+8969,"ibuffer2issue_io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"ibuffer2issue_io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"ibuffer2issue_io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+8972,"ibuffer2issue_io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"ibuffer2issue_io_in_3_bits_mask", false,-1);
    tracep->declBus(c+9072,"ibuffer2issue_io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9073,"ibuffer2issue_io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9074,"ibuffer2issue_io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8974,"ibuffer2issue_io_in_3_bits_mem", false,-1);
    tracep->declBit(c+9075,"ibuffer2issue_io_in_3_bits_mul", false,-1);
    tracep->declBus(c+9076,"ibuffer2issue_io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9077,"ibuffer2issue_io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8975,"ibuffer2issue_io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"ibuffer2issue_io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"ibuffer2issue_io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"ibuffer2issue_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"ibuffer2issue_io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+9078,"ibuffer2issue_io_in_3_bits_fence", false,-1);
    tracep->declBit(c+9079,"ibuffer2issue_io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+9080,"ibuffer2issue_io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+9081,"ibuffer2issue_io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+8980,"ibuffer2issue_io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+9082,"ibuffer2issue_io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9083,"ibuffer2issue_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9084,"ibuffer2issue_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8626,"ibuffer2issue_io_out_ready", false,-1);
    tracep->declBit(c+8627,"ibuffer2issue_io_out_valid", false,-1);
    tracep->declBus(c+8628,"ibuffer2issue_io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"ibuffer2issue_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"ibuffer2issue_io_out_bits_fp", false,-1);
    tracep->declBus(c+8631,"ibuffer2issue_io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"ibuffer2issue_io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"ibuffer2issue_io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"ibuffer2issue_io_out_bits_barrier", false,-1);
    tracep->declBus(c+8635,"ibuffer2issue_io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"ibuffer2issue_io_out_bits_reverse", false,-1);
    tracep->declBus(c+8637,"ibuffer2issue_io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"ibuffer2issue_io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"ibuffer2issue_io_out_bits_isvec", false,-1);
    tracep->declBus(c+8640,"ibuffer2issue_io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"ibuffer2issue_io_out_bits_mask", false,-1);
    tracep->declBus(c+8642,"ibuffer2issue_io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"ibuffer2issue_io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"ibuffer2issue_io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"ibuffer2issue_io_out_bits_mem", false,-1);
    tracep->declBit(c+8646,"ibuffer2issue_io_out_bits_mul", false,-1);
    tracep->declBus(c+8647,"ibuffer2issue_io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"ibuffer2issue_io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"ibuffer2issue_io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"ibuffer2issue_io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"ibuffer2issue_io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"ibuffer2issue_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"ibuffer2issue_io_out_bits_wfd", false,-1);
    tracep->declBit(c+8922,"ibuffer2issue_io_out_bits_fence", false,-1);
    tracep->declBit(c+8654,"ibuffer2issue_io_out_bits_sfu", false,-1);
    tracep->declBit(c+8655,"ibuffer2issue_io_out_bits_readmask", false,-1);
    tracep->declBit(c+8656,"ibuffer2issue_io_out_bits_writemask", false,-1);
    tracep->declBit(c+8657,"ibuffer2issue_io_out_bits_wxd", false,-1);
    tracep->declBus(c+8658,"ibuffer2issue_io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"ibuffer2issue_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"ibuffer2issue_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"exe_data_clock", false,-1);
    tracep->declBit(c+52618,"exe_data_reset", false,-1);
    tracep->declBit(c+8661,"exe_data_io_enq_ready", false,-1);
    tracep->declBit(c+8662,"exe_data_io_enq_valid", false,-1);
    tracep->declBus(c+8663,"exe_data_io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8664,"exe_data_io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8665,"exe_data_io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8666,"exe_data_io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8667,"exe_data_io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8668,"exe_data_io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8669,"exe_data_io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8670,"exe_data_io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8671,"exe_data_io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8672,"exe_data_io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8673,"exe_data_io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8674,"exe_data_io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+9093,"exe_data_io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+9094,"exe_data_io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+9095,"exe_data_io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+9096,"exe_data_io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+8679,"exe_data_io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8680,"exe_data_io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8681,"exe_data_io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8682,"exe_data_io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8683,"exe_data_io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8684,"exe_data_io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8685,"exe_data_io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8686,"exe_data_io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8687,"exe_data_io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8688,"exe_data_io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8689,"exe_data_io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8690,"exe_data_io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8691,"exe_data_io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8692,"exe_data_io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8693,"exe_data_io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8694,"exe_data_io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8695,"exe_data_io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8696,"exe_data_io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8697,"exe_data_io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8698,"exe_data_io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8699,"exe_data_io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8700,"exe_data_io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8701,"exe_data_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8702,"exe_data_io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8703,"exe_data_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8704,"exe_data_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8722,"exe_data_io_deq_ready", false,-1);
    tracep->declBit(c+8723,"exe_data_io_deq_valid", false,-1);
    tracep->declBus(c+8724,"exe_data_io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"exe_data_io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"exe_data_io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"exe_data_io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"exe_data_io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"exe_data_io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"exe_data_io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"exe_data_io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"exe_data_io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"exe_data_io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"exe_data_io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"exe_data_io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"exe_data_io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"exe_data_io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"exe_data_io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"exe_data_io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"exe_data_io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"exe_data_io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"exe_data_io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"exe_data_io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"exe_data_io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"exe_data_io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"exe_data_io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"exe_data_io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"exe_data_io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"exe_data_io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"exe_data_io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"exe_data_io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"exe_data_io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"exe_data_io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"exe_data_io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"exe_data_io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"exe_data_io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"exe_data_io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"exe_data_io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"exe_data_io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"exe_data_io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"exe_data_io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"exe_data_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"exe_data_io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"exe_data_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"exe_data_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"simt_stack_clock", false,-1);
    tracep->declBit(c+52618,"simt_stack_reset", false,-1);
    tracep->declBit(c+8773,"simt_stack_io_branch_ctl_ready", false,-1);
    tracep->declBit(c+8774,"simt_stack_io_branch_ctl_valid", false,-1);
    tracep->declBit(c+8585,"simt_stack_io_branch_ctl_bits_opcode", false,-1);
    tracep->declBus(c+7280,"simt_stack_io_branch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8732,"simt_stack_io_branch_ctl_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+8775,"simt_stack_io_branch_ctl_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+8761,"simt_stack_io_branch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"simt_stack_io_branch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8807,"simt_stack_io_if_mask_ready", false,-1);
    tracep->declBit(c+8808,"simt_stack_io_if_mask_valid", false,-1);
    tracep->declBus(c+8809,"simt_stack_io_if_mask_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+8810,"simt_stack_io_if_mask_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8680,"simt_stack_io_input_wid", false,-1, 1,0);
    tracep->declBus(c+9097,"simt_stack_io_out_mask", false,-1, 3,0);
    tracep->declBit(c+9098,"simt_stack_io_complete_valid", false,-1);
    tracep->declBus(c+9099,"simt_stack_io_complete_bits", false,-1, 1,0);
    tracep->declBit(c+9100,"simt_stack_io_fetch_ctl_ready", false,-1);
    tracep->declBit(c+9101,"simt_stack_io_fetch_ctl_valid", false,-1);
    tracep->declBus(c+9102,"simt_stack_io_fetch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"simt_stack_io_fetch_ctl_bits_jump", false,-1);
    tracep->declBus(c+9104,"simt_stack_io_fetch_ctl_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"simt_stack_io_fetch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"simt_stack_io_fetch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"branch_back_clock", false,-1);
    tracep->declBit(c+52618,"branch_back_reset", false,-1);
    tracep->declBit(c+8578,"branch_back_io_out_ready", false,-1);
    tracep->declBit(c+8579,"branch_back_io_out_valid", false,-1);
    tracep->declBus(c+8580,"branch_back_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8581,"branch_back_io_out_bits_jump", false,-1);
    tracep->declBus(c+8582,"branch_back_io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9107,"branch_back_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9108,"branch_back_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"branch_back_io_in0_ready", false,-1);
    tracep->declBit(c+8787,"branch_back_io_in0_valid", false,-1);
    tracep->declBus(c+8788,"branch_back_io_in0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"branch_back_io_in0_bits_jump", false,-1);
    tracep->declBus(c+8790,"branch_back_io_in0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"branch_back_io_in0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"branch_back_io_in0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9100,"branch_back_io_in1_ready", false,-1);
    tracep->declBit(c+9101,"branch_back_io_in1_valid", false,-1);
    tracep->declBus(c+9102,"branch_back_io_in1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"branch_back_io_in1_bits_jump", false,-1);
    tracep->declBus(c+9104,"branch_back_io_in1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"branch_back_io_in1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"branch_back_io_in1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"csrfile_clock", false,-1);
    tracep->declBit(c+52618,"csrfile_reset", false,-1);
    tracep->declBit(c+8776,"csrfile_io_in_ready", false,-1);
    tracep->declBit(c+8777,"csrfile_io_in_valid", false,-1);
    tracep->declBus(c+8740,"csrfile_io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"csrfile_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8744,"csrfile_io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"csrfile_io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8754,"csrfile_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"csrfile_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"csrfile_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"csrfile_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8724,"csrfile_io_in_bits_in1", false,-1, 31,0);
    tracep->declBit(c+8902,"csrfile_io_out_ready", false,-1);
    tracep->declBit(c+8903,"csrfile_io_out_valid", false,-1);
    tracep->declBus(c+8904,"csrfile_io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"csrfile_io_out_bits_wxd", false,-1);
    tracep->declBus(c+8906,"csrfile_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"csrfile_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"csrfile_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"csrfile_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"csrfile_io_frm_wid", false,-1, 1,0);
    tracep->declBus(c+8811,"csrfile_io_frm", false,-1, 2,0);
    tracep->declBit(c+7278,"csrfile_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"csrfile_io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8948,"scoreb_1_delay", false,-1);
    tracep->declBit(c+8928,"scoreb_0_delay", false,-1);
    tracep->declBus(c+9109,"warp_sche_io_scoreboard_busy_lo", false,-1, 1,0);
    tracep->declBit(c+8986,"scoreb_3_delay", false,-1);
    tracep->declBit(c+8968,"scoreb_2_delay", false,-1);
    tracep->declBus(c+9110,"warp_sche_io_scoreboard_busy_hi", false,-1, 1,0);
    tracep->declBit(c+9111,"ibuffer_ready_1", false,-1);
    tracep->declBit(c+9112,"ibuffer_ready_0", false,-1);
    tracep->declBit(c+9113,"ibuffer_ready_3", false,-1);
    tracep->declBit(c+9114,"ibuffer_ready_2", false,-1);
    tracep->declBit(c+9115,"op_col_in_wid", false,-1);
    tracep->declBit(c+9116,"op_col_out_wid", false,-1);
    tracep->pushNamePrefix("Scoreboard ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8910,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8913,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8915,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8916,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8921,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8923,"io_if_fire", false,-1);
    tracep->declBit(c+8924,"io_br_ctrl", false,-1);
    tracep->declBit(c+8925,"io_fence_end", false,-1);
    tracep->declBit(c+8926,"io_wb_v_fire", false,-1);
    tracep->declBit(c+8927,"io_wb_x_fire", false,-1);
    tracep->declBit(c+8928,"io_delay", false,-1);
    tracep->declBit(c+8929,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+8930,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+9117,"r", false,-1, 31,0);
    tracep->declBit(c+9118,"readb", false,-1);
    tracep->declBit(c+9119,"read_op_col", false,-1);
    tracep->declBit(c+9120,"read1", false,-1);
    tracep->declBit(c+9121,"read2", false,-1);
    tracep->declBit(c+9122,"read3", false,-1);
    tracep->declBit(c+9123,"readm", false,-1);
    tracep->declBit(c+9124,"readw", false,-1);
    tracep->declBit(c+9125,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Scoreboard_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8931,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8934,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8936,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8937,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8942,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8943,"io_if_fire", false,-1);
    tracep->declBit(c+8944,"io_br_ctrl", false,-1);
    tracep->declBit(c+8945,"io_fence_end", false,-1);
    tracep->declBit(c+8946,"io_wb_v_fire", false,-1);
    tracep->declBit(c+8947,"io_wb_x_fire", false,-1);
    tracep->declBit(c+8948,"io_delay", false,-1);
    tracep->declBit(c+8949,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+8950,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+9126,"r", false,-1, 31,0);
    tracep->declBit(c+9127,"readb", false,-1);
    tracep->declBit(c+9128,"read_op_col", false,-1);
    tracep->declBit(c+9129,"read1", false,-1);
    tracep->declBit(c+9130,"read2", false,-1);
    tracep->declBit(c+9131,"read3", false,-1);
    tracep->declBit(c+9132,"readm", false,-1);
    tracep->declBit(c+9133,"readw", false,-1);
    tracep->declBit(c+9134,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Scoreboard_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8951,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8954,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8956,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8957,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8962,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8963,"io_if_fire", false,-1);
    tracep->declBit(c+8964,"io_br_ctrl", false,-1);
    tracep->declBit(c+8965,"io_fence_end", false,-1);
    tracep->declBit(c+8966,"io_wb_v_fire", false,-1);
    tracep->declBit(c+8967,"io_wb_x_fire", false,-1);
    tracep->declBit(c+8968,"io_delay", false,-1);
    tracep->declBit(c+52670,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+9135,"r", false,-1, 31,0);
    tracep->declBit(c+9136,"readb", false,-1);
    tracep->declBit(c+9137,"read_op_col", false,-1);
    tracep->declBit(c+9138,"read1", false,-1);
    tracep->declBit(c+9139,"read2", false,-1);
    tracep->declBit(c+9140,"read3", false,-1);
    tracep->declBit(c+9141,"readm", false,-1);
    tracep->declBit(c+9142,"readw", false,-1);
    tracep->declBit(c+9143,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Scoreboard_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8969,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+8972,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+8974,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+8975,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8980,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+8631,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8634,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+8652,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+8922,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+8657,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+8719,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+8720,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8707,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+8708,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8981,"io_if_fire", false,-1);
    tracep->declBit(c+8982,"io_br_ctrl", false,-1);
    tracep->declBit(c+8983,"io_fence_end", false,-1);
    tracep->declBit(c+8984,"io_wb_v_fire", false,-1);
    tracep->declBit(c+8985,"io_wb_x_fire", false,-1);
    tracep->declBit(c+8986,"io_delay", false,-1);
    tracep->declBit(c+52670,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+9144,"r", false,-1, 31,0);
    tracep->declBit(c+9145,"readb", false,-1);
    tracep->declBit(c+9146,"read_op_col", false,-1);
    tracep->declBit(c+9147,"read1", false,-1);
    tracep->declBit(c+9148,"read2", false,-1);
    tracep->declBit(c+9149,"read3", false,-1);
    tracep->declBit(c+9150,"readm", false,-1);
    tracep->declBit(c+9151,"readw", false,-1);
    tracep->declBit(c+9152,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("alu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8763,"io_in_ready", false,-1);
    tracep->declBit(c+8764,"io_in_valid", false,-1);
    tracep->declBus(c+8724,"io_in_bits_in1", false,-1, 31,0);
    tracep->declBus(c+8728,"io_in_bits_in2", false,-1, 31,0);
    tracep->declBus(c+8732,"io_in_bits_in3", false,-1, 31,0);
    tracep->declBus(c+7280,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8742,"io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+8748,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8780,"io_out_valid", false,-1);
    tracep->declBus(c+8781,"io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+8783,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"io_out2br_ready", false,-1);
    tracep->declBit(c+8787,"io_out2br_valid", false,-1);
    tracep->declBus(c+8788,"io_out2br_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"io_out2br_bits_jump", false,-1);
    tracep->declBus(c+8790,"io_out2br_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"io_out2br_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"io_out2br_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9153,"alu_io_func", false,-1, 4,0);
    tracep->declBus(c+8728,"alu_io_in2", false,-1, 31,0);
    tracep->declBus(c+8724,"alu_io_in1", false,-1, 31,0);
    tracep->declBus(c+9154,"alu_io_out", false,-1, 31,0);
    tracep->declBit(c+9155,"alu_io_cmp_out", false,-1);
    tracep->declBit(c+52617,"result_clock", false,-1);
    tracep->declBit(c+52618,"result_reset", false,-1);
    tracep->declBit(c+52667,"result_io_enq_ready", false,-1);
    tracep->declBit(c+9156,"result_io_enq_valid", false,-1);
    tracep->declBus(c+9154,"result_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8759,"result_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+8754,"result_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+7280,"result_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8761,"result_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"result_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"result_io_deq_ready", false,-1);
    tracep->declBit(c+8780,"result_io_deq_valid", false,-1);
    tracep->declBus(c+8781,"result_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"result_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8783,"result_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"result_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"result_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"result_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_br_clock", false,-1);
    tracep->declBit(c+52618,"result_br_reset", false,-1);
    tracep->declBit(c+9157,"result_br_io_enq_ready", false,-1);
    tracep->declBit(c+9158,"result_br_io_enq_valid", false,-1);
    tracep->declBus(c+7280,"result_br_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9159,"result_br_io_enq_bits_jump", false,-1);
    tracep->declBus(c+8732,"result_br_io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"result_br_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"result_br_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"result_br_io_deq_ready", false,-1);
    tracep->declBit(c+8787,"result_br_io_deq_valid", false,-1);
    tracep->declBus(c+8788,"result_br_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"result_br_io_deq_bits_jump", false,-1);
    tracep->declBus(c+8790,"result_br_io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"result_br_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"result_br_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("alu ");
    tracep->declBus(c+9153,"io_func", false,-1, 4,0);
    tracep->declBus(c+8728,"io_in2", false,-1, 31,0);
    tracep->declBus(c+8724,"io_in1", false,-1, 31,0);
    tracep->declBus(c+9154,"io_out", false,-1, 31,0);
    tracep->declBit(c+9155,"io_cmp_out", false,-1);
    tracep->declBus(c+9160,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+9161,"adder_out", false,-1, 31,0);
    tracep->declBus(c+9162,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+9163,"slt", false,-1);
    tracep->declBus(c+9164,"shamt", false,-1, 4,0);
    tracep->declBus(c+9165,"shin", false,-1, 31,0);
    tracep->declBus(c+9166,"shout_r", false,-1, 31,0);
    tracep->declBus(c+9167,"shout_l", false,-1, 31,0);
    tracep->declBus(c+9168,"shout", false,-1, 31,0);
    tracep->declBus(c+9169,"logic_", false,-1, 31,0);
    tracep->declBus(c+9170,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+9171,"out", false,-1, 31,0);
    tracep->declBus(c+9172,"minu", false,-1, 31,0);
    tracep->declBus(c+9173,"maxu", false,-1, 31,0);
    tracep->declBus(c+9174,"mins", false,-1, 31,0);
    tracep->declBus(c+9175,"maxs", false,-1, 31,0);
    tracep->declBus(c+9176,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_enq_ready", false,-1);
    tracep->declBit(c+9156,"io_enq_valid", false,-1);
    tracep->declBus(c+9154,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8759,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+8754,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+7280,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8761,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"io_deq_ready", false,-1);
    tracep->declBit(c+8780,"io_deq_valid", false,-1);
    tracep->declBus(c+8781,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8783,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9177+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8781,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9154,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+9156,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9178+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8782,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8759,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+9156,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9179+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8783,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8754,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+9156,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9180+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8784,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+9156,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9181+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8785,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8761,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9156,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9182+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8786,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8762,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+9156,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8780,"maybe_full", false,-1);
    tracep->declBit(c+8812,"empty", false,-1);
    tracep->declBit(c+9156,"do_enq", false,-1);
    tracep->declBit(c+8780,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_br ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9157,"io_enq_ready", false,-1);
    tracep->declBit(c+9158,"io_enq_valid", false,-1);
    tracep->declBus(c+7280,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9159,"io_enq_bits_jump", false,-1);
    tracep->declBus(c+8732,"io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"io_deq_ready", false,-1);
    tracep->declBit(c+8787,"io_deq_valid", false,-1);
    tracep->declBus(c+8788,"io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"io_deq_bits_jump", false,-1);
    tracep->declBus(c+8790,"io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9183+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8788,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+9184,"ram_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9185+i*1,"ram_jump", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_jump_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_jump_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8789,"ram_jump_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9159,"ram_jump_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_jump_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_jump_MPORT_mask", false,-1);
    tracep->declBit(c+9184,"ram_jump_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9186+i*1,"ram_new_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_new_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_new_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8790,"ram_new_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8732,"ram_new_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_new_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_new_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9184,"ram_new_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9187+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8791,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8761,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9184,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9188+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8792,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8762,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+9184,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8787,"maybe_full", false,-1);
    tracep->declBit(c+9189,"empty", false,-1);
    tracep->declBit(c+9184,"do_enq", false,-1);
    tracep->declBit(c+9190,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("branch_back ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8578,"io_out_ready", false,-1);
    tracep->declBit(c+8579,"io_out_valid", false,-1);
    tracep->declBus(c+8580,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8581,"io_out_bits_jump", false,-1);
    tracep->declBus(c+8582,"io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9107,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9108,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"io_in0_ready", false,-1);
    tracep->declBit(c+8787,"io_in0_valid", false,-1);
    tracep->declBus(c+8788,"io_in0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"io_in0_bits_jump", false,-1);
    tracep->declBus(c+8790,"io_in0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"io_in0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"io_in0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9100,"io_in1_ready", false,-1);
    tracep->declBit(c+9101,"io_in1_valid", false,-1);
    tracep->declBus(c+9102,"io_in1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"io_in1_bits_jump", false,-1);
    tracep->declBus(c+9104,"io_in1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"io_in1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"io_in1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"arbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+8787,"arbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+8788,"arbiter_io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"arbiter_io_in_0_bits_jump", false,-1);
    tracep->declBus(c+8790,"arbiter_io_in_0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"arbiter_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"arbiter_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9100,"arbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+9101,"arbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+9102,"arbiter_io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"arbiter_io_in_1_bits_jump", false,-1);
    tracep->declBus(c+9104,"arbiter_io_in_1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"arbiter_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"arbiter_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"arbiter_io_out_ready", false,-1);
    tracep->declBit(c+8579,"arbiter_io_out_valid", false,-1);
    tracep->declBus(c+8580,"arbiter_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8581,"arbiter_io_out_bits_jump", false,-1);
    tracep->declBus(c+8582,"arbiter_io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9107,"arbiter_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9108,"arbiter_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("arbiter ");
    tracep->declBit(c+8578,"io_in_0_ready", false,-1);
    tracep->declBit(c+8787,"io_in_0_valid", false,-1);
    tracep->declBus(c+8788,"io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8789,"io_in_0_bits_jump", false,-1);
    tracep->declBus(c+8790,"io_in_0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+8791,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8792,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9100,"io_in_1_ready", false,-1);
    tracep->declBit(c+9101,"io_in_1_valid", false,-1);
    tracep->declBus(c+9102,"io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"io_in_1_bits_jump", false,-1);
    tracep->declBus(c+9104,"io_in_1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8578,"io_out_ready", false,-1);
    tracep->declBit(c+8579,"io_out_valid", false,-1);
    tracep->declBus(c+8580,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8581,"io_out_bits_jump", false,-1);
    tracep->declBus(c+8582,"io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9107,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9108,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9189,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("control ");
    tracep->declBus(c+7288,"io_inst", false,-1, 31,0);
    tracep->declBus(c+7287,"io_pc", false,-1, 31,0);
    tracep->declBus(c+7289,"io_wid", false,-1, 1,0);
    tracep->declBus(c+7288,"io_control_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"io_control_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"io_control_fp", false,-1);
    tracep->declBus(c+8598,"io_control_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"io_control_simt_stack", false,-1);
    tracep->declBit(c+8600,"io_control_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"io_control_barrier", false,-1);
    tracep->declBus(c+8602,"io_control_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"io_control_reverse", false,-1);
    tracep->declBus(c+8604,"io_control_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"io_control_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"io_control_isvec", false,-1);
    tracep->declBus(c+8607,"io_control_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"io_control_mask", false,-1);
    tracep->declBus(c+8609,"io_control_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"io_control_mem_unsigned", false,-1);
    tracep->declBus(c+8611,"io_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"io_control_mem", false,-1);
    tracep->declBit(c+8613,"io_control_mul", false,-1);
    tracep->declBus(c+8614,"io_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"io_control_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"io_control_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"io_control_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"io_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"io_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"io_control_wfd", false,-1);
    tracep->declBit(c+8621,"io_control_fence", false,-1);
    tracep->declBit(c+8622,"io_control_sfu", false,-1);
    tracep->declBit(c+8623,"io_control_readmask", false,-1);
    tracep->declBit(c+8624,"io_control_writemask", false,-1);
    tracep->declBit(c+8625,"io_control_wxd", false,-1);
    tracep->declBus(c+7287,"io_control_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"io_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"io_control_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("csrfile ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8776,"io_in_ready", false,-1);
    tracep->declBit(c+8777,"io_in_valid", false,-1);
    tracep->declBus(c+8740,"io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8744,"io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8754,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8724,"io_in_bits_in1", false,-1, 31,0);
    tracep->declBit(c+8902,"io_out_ready", false,-1);
    tracep->declBit(c+8903,"io_out_valid", false,-1);
    tracep->declBus(c+8904,"io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+8906,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_frm_wid", false,-1, 1,0);
    tracep->declBus(c+8811,"io_frm", false,-1, 2,0);
    tracep->declBit(c+7278,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52617,"CSRFile_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_reset", false,-1);
    tracep->declBus(c+8740,"CSRFile_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"CSRFile_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"CSRFile_io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"CSRFile_io_in1", false,-1, 31,0);
    tracep->declBit(c+9191,"CSRFile_io_write", false,-1);
    tracep->declBus(c+9192,"CSRFile_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9193,"CSRFile_io_frm", false,-1, 2,0);
    tracep->declBit(c+9194,"CSRFile_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"CSRFile_1_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_1_reset", false,-1);
    tracep->declBus(c+8740,"CSRFile_1_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"CSRFile_1_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"CSRFile_1_io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"CSRFile_1_io_in1", false,-1, 31,0);
    tracep->declBit(c+9195,"CSRFile_1_io_write", false,-1);
    tracep->declBus(c+9196,"CSRFile_1_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9197,"CSRFile_1_io_frm", false,-1, 2,0);
    tracep->declBit(c+9198,"CSRFile_1_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"CSRFile_2_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_2_reset", false,-1);
    tracep->declBus(c+8740,"CSRFile_2_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"CSRFile_2_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"CSRFile_2_io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"CSRFile_2_io_in1", false,-1, 31,0);
    tracep->declBit(c+9199,"CSRFile_2_io_write", false,-1);
    tracep->declBus(c+9200,"CSRFile_2_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9201,"CSRFile_2_io_frm", false,-1, 2,0);
    tracep->declBit(c+9202,"CSRFile_2_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"CSRFile_3_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_3_reset", false,-1);
    tracep->declBus(c+8740,"CSRFile_3_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"CSRFile_3_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"CSRFile_3_io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"CSRFile_3_io_in1", false,-1, 31,0);
    tracep->declBit(c+9203,"CSRFile_3_io_write", false,-1);
    tracep->declBus(c+9204,"CSRFile_3_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9205,"CSRFile_3_io_frm", false,-1, 2,0);
    tracep->declBit(c+9206,"CSRFile_3_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"result_clock", false,-1);
    tracep->declBit(c+52618,"result_reset", false,-1);
    tracep->declBit(c+9207,"result_io_enq_ready", false,-1);
    tracep->declBit(c+8777,"result_io_enq_valid", false,-1);
    tracep->declBus(c+9208,"result_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8759,"result_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+8754,"result_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+7280,"result_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8761,"result_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"result_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8902,"result_io_deq_ready", false,-1);
    tracep->declBit(c+8903,"result_io_deq_valid", false,-1);
    tracep->declBus(c+8904,"result_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"result_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8906,"result_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"result_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"result_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"result_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9192,"vCSR_0_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9196,"vCSR_1_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9200,"vCSR_2_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9204,"vCSR_3_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9193,"vCSR_0_frm", false,-1, 2,0);
    tracep->declBus(c+9197,"vCSR_1_frm", false,-1, 2,0);
    tracep->declBus(c+9201,"vCSR_2_frm", false,-1, 2,0);
    tracep->declBus(c+9205,"vCSR_3_frm", false,-1, 2,0);
    tracep->pushNamePrefix("CSRFile ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8740,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"io_in1", false,-1, 31,0);
    tracep->declBit(c+9191,"io_write", false,-1);
    tracep->declBus(c+9192,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9193,"io_frm", false,-1, 2,0);
    tracep->declBit(c+9194,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+9209,"MTIP", false,-1);
    tracep->declBit(c+9210,"MTIE", false,-1);
    tracep->declBit(c+9211,"MSIP", false,-1);
    tracep->declBit(c+9212,"MSIE", false,-1);
    tracep->declBit(c+9213,"MEIP", false,-1);
    tracep->declBit(c+9214,"MEIE", false,-1);
    tracep->declBus(c+9215,"mip", false,-1, 31,0);
    tracep->declBus(c+9216,"mie", false,-1, 31,0);
    tracep->declBit(c+9217,"MIE", false,-1);
    tracep->declBit(c+9218,"MPIE", false,-1);
    tracep->declBus(c+9219,"mstatus", false,-1, 31,0);
    tracep->declBus(c+9220,"mscratch", false,-1, 31,0);
    tracep->declBus(c+9221,"mepc", false,-1, 31,0);
    tracep->declBus(c+9222,"mcause", false,-1, 31,0);
    tracep->declBus(c+9223,"mtval", false,-1, 31,0);
    tracep->declBus(c+9224,"threadid", false,-1, 31,0);
    tracep->declBus(c+9225,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+9226,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+9227,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+9228,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9229,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9230,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+9231,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+9232,"NV", false,-1);
    tracep->declBit(c+9233,"DZ", false,-1);
    tracep->declBit(c+9234,"OF", false,-1);
    tracep->declBit(c+9235,"UF", false,-1);
    tracep->declBit(c+9236,"NX", false,-1);
    tracep->declBus(c+9237,"fflags", false,-1, 4,0);
    tracep->declBus(c+9193,"frm", false,-1, 2,0);
    tracep->declBus(c+9238,"fcsr", false,-1, 31,0);
    tracep->declBus(c+9239,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+9240,"wen", false,-1);
    tracep->declBus(c+9241,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+9242,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("CSRFile_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8740,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"io_in1", false,-1, 31,0);
    tracep->declBit(c+9195,"io_write", false,-1);
    tracep->declBus(c+9196,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9197,"io_frm", false,-1, 2,0);
    tracep->declBit(c+9198,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+9243,"MTIP", false,-1);
    tracep->declBit(c+9244,"MTIE", false,-1);
    tracep->declBit(c+9245,"MSIP", false,-1);
    tracep->declBit(c+9246,"MSIE", false,-1);
    tracep->declBit(c+9247,"MEIP", false,-1);
    tracep->declBit(c+9248,"MEIE", false,-1);
    tracep->declBus(c+9249,"mip", false,-1, 31,0);
    tracep->declBus(c+9250,"mie", false,-1, 31,0);
    tracep->declBit(c+9251,"MIE", false,-1);
    tracep->declBit(c+9252,"MPIE", false,-1);
    tracep->declBus(c+9253,"mstatus", false,-1, 31,0);
    tracep->declBus(c+9254,"mscratch", false,-1, 31,0);
    tracep->declBus(c+9255,"mepc", false,-1, 31,0);
    tracep->declBus(c+9256,"mcause", false,-1, 31,0);
    tracep->declBus(c+9257,"mtval", false,-1, 31,0);
    tracep->declBus(c+9258,"threadid", false,-1, 31,0);
    tracep->declBus(c+9259,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+9260,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+9261,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+9262,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9263,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9264,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+9265,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+9266,"NV", false,-1);
    tracep->declBit(c+9267,"DZ", false,-1);
    tracep->declBit(c+9268,"OF", false,-1);
    tracep->declBit(c+9269,"UF", false,-1);
    tracep->declBit(c+9270,"NX", false,-1);
    tracep->declBus(c+9271,"fflags", false,-1, 4,0);
    tracep->declBus(c+9197,"frm", false,-1, 2,0);
    tracep->declBus(c+9272,"fcsr", false,-1, 31,0);
    tracep->declBus(c+9239,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+9273,"wen", false,-1);
    tracep->declBus(c+9274,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+9275,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("CSRFile_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8740,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"io_in1", false,-1, 31,0);
    tracep->declBit(c+9199,"io_write", false,-1);
    tracep->declBus(c+9200,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9201,"io_frm", false,-1, 2,0);
    tracep->declBit(c+9202,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+9276,"MTIP", false,-1);
    tracep->declBit(c+9277,"MTIE", false,-1);
    tracep->declBit(c+9278,"MSIP", false,-1);
    tracep->declBit(c+9279,"MSIE", false,-1);
    tracep->declBit(c+9280,"MEIP", false,-1);
    tracep->declBit(c+9281,"MEIE", false,-1);
    tracep->declBus(c+9282,"mip", false,-1, 31,0);
    tracep->declBus(c+9283,"mie", false,-1, 31,0);
    tracep->declBit(c+9284,"MIE", false,-1);
    tracep->declBit(c+9285,"MPIE", false,-1);
    tracep->declBus(c+9286,"mstatus", false,-1, 31,0);
    tracep->declBus(c+9287,"mscratch", false,-1, 31,0);
    tracep->declBus(c+9288,"mepc", false,-1, 31,0);
    tracep->declBus(c+9289,"mcause", false,-1, 31,0);
    tracep->declBus(c+9290,"mtval", false,-1, 31,0);
    tracep->declBus(c+9291,"threadid", false,-1, 31,0);
    tracep->declBus(c+9292,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+9293,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+9294,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+9295,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9296,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9297,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+9298,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+9299,"NV", false,-1);
    tracep->declBit(c+9300,"DZ", false,-1);
    tracep->declBit(c+9301,"OF", false,-1);
    tracep->declBit(c+9302,"UF", false,-1);
    tracep->declBit(c+9303,"NX", false,-1);
    tracep->declBus(c+9304,"fflags", false,-1, 4,0);
    tracep->declBus(c+9201,"frm", false,-1, 2,0);
    tracep->declBus(c+9305,"fcsr", false,-1, 31,0);
    tracep->declBus(c+9239,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+9306,"wen", false,-1);
    tracep->declBus(c+9307,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+9308,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("CSRFile_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+8740,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8744,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+8724,"io_in1", false,-1, 31,0);
    tracep->declBit(c+9203,"io_write", false,-1);
    tracep->declBus(c+9204,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+9205,"io_frm", false,-1, 2,0);
    tracep->declBit(c+9206,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+9309,"MTIP", false,-1);
    tracep->declBit(c+9310,"MTIE", false,-1);
    tracep->declBit(c+9311,"MSIP", false,-1);
    tracep->declBit(c+9312,"MSIE", false,-1);
    tracep->declBit(c+9313,"MEIP", false,-1);
    tracep->declBit(c+9314,"MEIE", false,-1);
    tracep->declBus(c+9315,"mip", false,-1, 31,0);
    tracep->declBus(c+9316,"mie", false,-1, 31,0);
    tracep->declBit(c+9317,"MIE", false,-1);
    tracep->declBit(c+9318,"MPIE", false,-1);
    tracep->declBus(c+9319,"mstatus", false,-1, 31,0);
    tracep->declBus(c+9320,"mscratch", false,-1, 31,0);
    tracep->declBus(c+9321,"mepc", false,-1, 31,0);
    tracep->declBus(c+9322,"mcause", false,-1, 31,0);
    tracep->declBus(c+9323,"mtval", false,-1, 31,0);
    tracep->declBus(c+9324,"threadid", false,-1, 31,0);
    tracep->declBus(c+9325,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+9326,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+9327,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+9328,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9329,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+9330,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+9331,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+9332,"NV", false,-1);
    tracep->declBit(c+9333,"DZ", false,-1);
    tracep->declBit(c+9334,"OF", false,-1);
    tracep->declBit(c+9335,"UF", false,-1);
    tracep->declBit(c+9336,"NX", false,-1);
    tracep->declBus(c+9337,"fflags", false,-1, 4,0);
    tracep->declBus(c+9205,"frm", false,-1, 2,0);
    tracep->declBus(c+9338,"fcsr", false,-1, 31,0);
    tracep->declBus(c+9239,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+9339,"wen", false,-1);
    tracep->declBus(c+9340,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+9341,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9207,"io_enq_ready", false,-1);
    tracep->declBit(c+8777,"io_enq_valid", false,-1);
    tracep->declBus(c+9208,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8759,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+8754,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+7280,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8761,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8902,"io_deq_ready", false,-1);
    tracep->declBit(c+8903,"io_deq_valid", false,-1);
    tracep->declBus(c+8904,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8906,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9342+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8904,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9208,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+9343,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9344+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8905,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8759,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+9343,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9345+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8906,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8754,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+9343,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9346+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8907,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+9343,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9347+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8908,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8761,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9343,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9348+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8909,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8762,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+9343,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8903,"maybe_full", false,-1);
    tracep->declBit(c+9349,"empty", false,-1);
    tracep->declBit(c+9343,"do_enq", false,-1);
    tracep->declBit(c+9350,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("exe_data ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8661,"io_enq_ready", false,-1);
    tracep->declBit(c+8662,"io_enq_valid", false,-1);
    tracep->declBus(c+8663,"io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8664,"io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8665,"io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8666,"io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8667,"io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8668,"io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8669,"io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8670,"io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8671,"io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8672,"io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8673,"io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8674,"io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+9093,"io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+9094,"io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+9095,"io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+9096,"io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+8679,"io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+8680,"io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8681,"io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8682,"io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8683,"io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8684,"io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8685,"io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8686,"io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8687,"io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8688,"io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8689,"io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8690,"io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8691,"io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8692,"io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8693,"io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8694,"io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8695,"io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8696,"io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8697,"io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8698,"io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8699,"io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8700,"io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8701,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8702,"io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8703,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8704,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8722,"io_deq_ready", false,-1);
    tracep->declBit(c+8723,"io_deq_valid", false,-1);
    tracep->declBus(c+8724,"io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9351+i*1,"ram_in1_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8724,"ram_in1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8663,"ram_in1_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_0_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in1_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9353+i*1,"ram_in1_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8725,"ram_in1_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8664,"ram_in1_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_1_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in1_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9354+i*1,"ram_in1_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8726,"ram_in1_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8665,"ram_in1_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_2_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in1_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9355+i*1,"ram_in1_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8727,"ram_in1_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8666,"ram_in1_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_3_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in1_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9356+i*1,"ram_in2_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8728,"ram_in2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8667,"ram_in2_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_0_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in2_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9357+i*1,"ram_in2_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8729,"ram_in2_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8668,"ram_in2_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_1_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in2_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9358+i*1,"ram_in2_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8730,"ram_in2_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8669,"ram_in2_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_2_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in2_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9359+i*1,"ram_in2_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8731,"ram_in2_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8670,"ram_in2_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_3_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in2_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9360+i*1,"ram_in3_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8732,"ram_in3_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8671,"ram_in3_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_0_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in3_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9361+i*1,"ram_in3_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8733,"ram_in3_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8672,"ram_in3_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_1_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in3_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9362+i*1,"ram_in3_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8734,"ram_in3_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8673,"ram_in3_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_2_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in3_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9363+i*1,"ram_in3_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8735,"ram_in3_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8674,"ram_in3_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_3_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_in3_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9364+i*1,"ram_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8736,"ram_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9093,"ram_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9365+i*1,"ram_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8737,"ram_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9094,"ram_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9366+i*1,"ram_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8738,"ram_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9095,"ram_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9367+i*1,"ram_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8739,"ram_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9096,"ram_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9368+i*1,"ram_ctrl_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8740,"ram_ctrl_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8679,"ram_ctrl_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_inst_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_inst_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9369+i*1,"ram_ctrl_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7280,"ram_ctrl_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8680,"ram_ctrl_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wid_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9370+i*1,"ram_ctrl_fp", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_fp_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8741,"ram_ctrl_fp_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8681,"ram_ctrl_fp_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_fp_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_fp_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9371+i*1,"ram_ctrl_branch", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_branch_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_branch_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8742,"ram_ctrl_branch_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8682,"ram_ctrl_branch_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_branch_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_branch_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_branch_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9372+i*1,"ram_ctrl_simt_stack", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8743,"ram_ctrl_simt_stack_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8683,"ram_ctrl_simt_stack_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_simt_stack_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9373+i*1,"ram_ctrl_simt_stack_op", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8585,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8684,"ram_ctrl_simt_stack_op_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_simt_stack_op_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9374+i*1,"ram_ctrl_barrier", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_barrier_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8586,"ram_ctrl_barrier_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8685,"ram_ctrl_barrier_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_barrier_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_barrier_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9375+i*1,"ram_ctrl_csr", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_csr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_csr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8744,"ram_ctrl_csr_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8686,"ram_ctrl_csr_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_csr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_csr_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_csr_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9376+i*1,"ram_ctrl_reverse", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_reverse_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8745,"ram_ctrl_reverse_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8687,"ram_ctrl_reverse_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reverse_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_reverse_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9377+i*1,"ram_ctrl_isvec", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_isvec_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8746,"ram_ctrl_isvec_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8688,"ram_ctrl_isvec_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_isvec_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_isvec_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9378+i*1,"ram_ctrl_mem_unsigned", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8747,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8689,"ram_ctrl_mem_unsigned_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_mem_unsigned_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9379+i*1,"ram_ctrl_alu_fn", true,(i+0), 5,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8748,"ram_ctrl_alu_fn_io_deq_bits_MPORT_data", false,-1, 5,0);
    tracep->declBus(c+8690,"ram_ctrl_alu_fn_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_alu_fn_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9380+i*1,"ram_ctrl_mem", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8749,"ram_ctrl_mem_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8691,"ram_ctrl_mem_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_mem_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9381+i*1,"ram_ctrl_mul", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mul_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8750,"ram_ctrl_mul_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8692,"ram_ctrl_mul_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mul_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_mul_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9382+i*1,"ram_ctrl_mem_cmd", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8751,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8693,"ram_ctrl_mem_cmd_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_mem_cmd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9383+i*1,"ram_ctrl_mop", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mop_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mop_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8752,"ram_ctrl_mop_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8694,"ram_ctrl_mop_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mop_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mop_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_mop_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9384+i*1,"ram_ctrl_reg_idx3", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8753,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8695,"ram_ctrl_reg_idx3_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_reg_idx3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9385+i*1,"ram_ctrl_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8754,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8696,"ram_ctrl_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9386+i*1,"ram_ctrl_wfd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wfd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8755,"ram_ctrl_wfd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8697,"ram_ctrl_wfd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wfd_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_wfd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9387+i*1,"ram_ctrl_sfu", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_sfu_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8756,"ram_ctrl_sfu_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8698,"ram_ctrl_sfu_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_sfu_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_sfu_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9388+i*1,"ram_ctrl_readmask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_readmask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8757,"ram_ctrl_readmask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8699,"ram_ctrl_readmask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_readmask_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_readmask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9389+i*1,"ram_ctrl_writemask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_writemask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8758,"ram_ctrl_writemask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8700,"ram_ctrl_writemask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_writemask_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_writemask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9390+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8759,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8701,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9391+i*1,"ram_ctrl_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8760,"ram_ctrl_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8702,"ram_ctrl_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9392+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8761,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8703,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9393+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8762,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8704,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+9352,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8723,"maybe_full", false,-1);
    tracep->declBit(c+9394,"empty", false,-1);
    tracep->declBit(c+9352,"do_enq", false,-1);
    tracep->declBit(c+9395,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("fpu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8767,"io_in_ready", false,-1);
    tracep->declBit(c+8768,"io_in_valid", false,-1);
    tracep->declBus(c+8724,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8811,"io_rm", false,-1, 2,0);
    tracep->declBit(c+8812,"io_out_x_ready", false,-1);
    tracep->declBit(c+8813,"io_out_x_valid", false,-1);
    tracep->declBus(c+8814,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8815,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8816,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8820,"io_out_v_ready", false,-1);
    tracep->declBit(c+8821,"io_out_v_valid", false,-1);
    tracep->declBus(c+8814,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8822,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8823,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8824,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8825,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8826,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8827,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8828,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8829,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8816,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"fpu_clock", false,-1);
    tracep->declBit(c+52618,"fpu_reset", false,-1);
    tracep->declBit(c+8767,"fpu_io_in_ready", false,-1);
    tracep->declBit(c+8768,"fpu_io_in_valid", false,-1);
    tracep->declBus(c+9396,"fpu_io_in_bits_data_0_op", false,-1, 5,0);
    tracep->declBus(c+9397,"fpu_io_in_bits_data_0_a", false,-1, 31,0);
    tracep->declBus(c+9398,"fpu_io_in_bits_data_0_b", false,-1, 31,0);
    tracep->declBus(c+9399,"fpu_io_in_bits_data_0_c", false,-1, 31,0);
    tracep->declBus(c+8811,"fpu_io_in_bits_data_0_rm", false,-1, 2,0);
    tracep->declBus(c+9396,"fpu_io_in_bits_data_1_op", false,-1, 5,0);
    tracep->declBus(c+9400,"fpu_io_in_bits_data_1_a", false,-1, 31,0);
    tracep->declBus(c+9401,"fpu_io_in_bits_data_1_b", false,-1, 31,0);
    tracep->declBus(c+9402,"fpu_io_in_bits_data_1_c", false,-1, 31,0);
    tracep->declBus(c+8811,"fpu_io_in_bits_data_1_rm", false,-1, 2,0);
    tracep->declBus(c+9396,"fpu_io_in_bits_data_2_op", false,-1, 5,0);
    tracep->declBus(c+9403,"fpu_io_in_bits_data_2_a", false,-1, 31,0);
    tracep->declBus(c+9404,"fpu_io_in_bits_data_2_b", false,-1, 31,0);
    tracep->declBus(c+9405,"fpu_io_in_bits_data_2_c", false,-1, 31,0);
    tracep->declBus(c+8811,"fpu_io_in_bits_data_2_rm", false,-1, 2,0);
    tracep->declBus(c+9396,"fpu_io_in_bits_data_3_op", false,-1, 5,0);
    tracep->declBus(c+9406,"fpu_io_in_bits_data_3_a", false,-1, 31,0);
    tracep->declBus(c+9407,"fpu_io_in_bits_data_3_b", false,-1, 31,0);
    tracep->declBus(c+9408,"fpu_io_in_bits_data_3_c", false,-1, 31,0);
    tracep->declBus(c+8811,"fpu_io_in_bits_data_3_rm", false,-1, 2,0);
    tracep->declBus(c+8754,"fpu_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+7280,"fpu_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+8775,"fpu_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8755,"fpu_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8759,"fpu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"fpu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"fpu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"fpu_io_out_ready", false,-1);
    tracep->declBit(c+9410,"fpu_io_out_valid", false,-1);
    tracep->declQuad(c+9411,"fpu_io_out_bits_data_0_result", false,-1, 63,0);
    tracep->declQuad(c+9413,"fpu_io_out_bits_data_1_result", false,-1, 63,0);
    tracep->declQuad(c+9415,"fpu_io_out_bits_data_2_result", false,-1, 63,0);
    tracep->declQuad(c+9417,"fpu_io_out_bits_data_3_result", false,-1, 63,0);
    tracep->declBus(c+8816,"fpu_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+8817,"fpu_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9419,"fpu_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8829,"fpu_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8815,"fpu_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8818,"fpu_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"fpu_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9420,"fpu_io_in_bits_ctrl_vecMask_lo", false,-1, 1,0);
    tracep->declBus(c+9421,"fpu_io_in_bits_ctrl_vecMask_hi", false,-1, 1,0);
    tracep->pushNamePrefix("fpu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8767,"io_in_ready", false,-1);
    tracep->declBit(c+8768,"io_in_valid", false,-1);
    tracep->declBus(c+9396,"io_in_bits_data_0_op", false,-1, 5,0);
    tracep->declBus(c+9397,"io_in_bits_data_0_a", false,-1, 31,0);
    tracep->declBus(c+9398,"io_in_bits_data_0_b", false,-1, 31,0);
    tracep->declBus(c+9399,"io_in_bits_data_0_c", false,-1, 31,0);
    tracep->declBus(c+8811,"io_in_bits_data_0_rm", false,-1, 2,0);
    tracep->declBus(c+9396,"io_in_bits_data_1_op", false,-1, 5,0);
    tracep->declBus(c+9400,"io_in_bits_data_1_a", false,-1, 31,0);
    tracep->declBus(c+9401,"io_in_bits_data_1_b", false,-1, 31,0);
    tracep->declBus(c+9402,"io_in_bits_data_1_c", false,-1, 31,0);
    tracep->declBus(c+8811,"io_in_bits_data_1_rm", false,-1, 2,0);
    tracep->declBus(c+9396,"io_in_bits_data_2_op", false,-1, 5,0);
    tracep->declBus(c+9403,"io_in_bits_data_2_a", false,-1, 31,0);
    tracep->declBus(c+9404,"io_in_bits_data_2_b", false,-1, 31,0);
    tracep->declBus(c+9405,"io_in_bits_data_2_c", false,-1, 31,0);
    tracep->declBus(c+8811,"io_in_bits_data_2_rm", false,-1, 2,0);
    tracep->declBus(c+9396,"io_in_bits_data_3_op", false,-1, 5,0);
    tracep->declBus(c+9406,"io_in_bits_data_3_a", false,-1, 31,0);
    tracep->declBus(c+9407,"io_in_bits_data_3_b", false,-1, 31,0);
    tracep->declBus(c+9408,"io_in_bits_data_3_c", false,-1, 31,0);
    tracep->declBus(c+8811,"io_in_bits_data_3_rm", false,-1, 2,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+7280,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+8775,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8755,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"io_out_ready", false,-1);
    tracep->declBit(c+9410,"io_out_valid", false,-1);
    tracep->declQuad(c+9411,"io_out_bits_data_0_result", false,-1, 63,0);
    tracep->declQuad(c+9413,"io_out_bits_data_1_result", false,-1, 63,0);
    tracep->declQuad(c+9415,"io_out_bits_data_2_result", false,-1, 63,0);
    tracep->declQuad(c+9417,"io_out_bits_data_3_result", false,-1, 63,0);
    tracep->declBus(c+8816,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+8817,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9419,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8829,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8815,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8818,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPUArray_0_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_0_reset", false,-1);
    tracep->declBit(c+8767,"FPUArray_0_io_in_ready", false,-1);
    tracep->declBit(c+8768,"FPUArray_0_io_in_valid", false,-1);
    tracep->declBus(c+9396,"FPUArray_0_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+9397,"FPUArray_0_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9398,"FPUArray_0_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9399,"FPUArray_0_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+8811,"FPUArray_0_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+8754,"FPUArray_0_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+7280,"FPUArray_0_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+8775,"FPUArray_0_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8755,"FPUArray_0_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8759,"FPUArray_0_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"FPUArray_0_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"FPUArray_0_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"FPUArray_0_io_out_ready", false,-1);
    tracep->declBit(c+9410,"FPUArray_0_io_out_valid", false,-1);
    tracep->declQuad(c+9411,"FPUArray_0_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+8816,"FPUArray_0_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+8817,"FPUArray_0_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9419,"FPUArray_0_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8829,"FPUArray_0_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8815,"FPUArray_0_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8818,"FPUArray_0_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"FPUArray_0_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPUArray_1_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_1_reset", false,-1);
    tracep->declBit(c+8768,"FPUArray_1_io_in_valid", false,-1);
    tracep->declBus(c+9396,"FPUArray_1_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+9400,"FPUArray_1_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9401,"FPUArray_1_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9402,"FPUArray_1_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+8811,"FPUArray_1_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+9409,"FPUArray_1_io_out_ready", false,-1);
    tracep->declQuad(c+9413,"FPUArray_1_io_out_bits_result", false,-1, 63,0);
    tracep->declBit(c+52617,"FPUArray_2_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_2_reset", false,-1);
    tracep->declBit(c+8768,"FPUArray_2_io_in_valid", false,-1);
    tracep->declBus(c+9396,"FPUArray_2_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+9403,"FPUArray_2_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9404,"FPUArray_2_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9405,"FPUArray_2_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+8811,"FPUArray_2_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+9409,"FPUArray_2_io_out_ready", false,-1);
    tracep->declQuad(c+9415,"FPUArray_2_io_out_bits_result", false,-1, 63,0);
    tracep->declBit(c+52617,"FPUArray_3_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_3_reset", false,-1);
    tracep->declBit(c+8768,"FPUArray_3_io_in_valid", false,-1);
    tracep->declBus(c+9396,"FPUArray_3_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+9406,"FPUArray_3_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9407,"FPUArray_3_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9408,"FPUArray_3_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+8811,"FPUArray_3_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+9409,"FPUArray_3_io_out_ready", false,-1);
    tracep->declQuad(c+9417,"FPUArray_3_io_out_bits_result", false,-1, 63,0);
    tracep->pushNamePrefix("FPUArray_0 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8767,"io_in_ready", false,-1);
    tracep->declBit(c+8768,"io_in_valid", false,-1);
    tracep->declBus(c+9396,"io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+9397,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9398,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9399,"io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+8811,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+7280,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+8775,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8755,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"io_out_ready", false,-1);
    tracep->declBit(c+9410,"io_out_valid", false,-1);
    tracep->declQuad(c+9411,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+8816,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+8817,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9419,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8829,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8815,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8818,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FMA_clock", false,-1);
    tracep->declBit(c+52618,"FMA_reset", false,-1);
    tracep->declBit(c+9422,"FMA_io_in_ready", false,-1);
    tracep->declBit(c+9423,"FMA_io_in_valid", false,-1);
    tracep->declBus(c+9424,"FMA_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9425,"FMA_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9426,"FMA_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9427,"FMA_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+9428,"FMA_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9429,"FMA_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9430,"FMA_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9431,"FMA_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9432,"FMA_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9433,"FMA_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9434,"FMA_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9435,"FMA_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"FMA_io_out_ready", false,-1);
    tracep->declBit(c+9436,"FMA_io_out_valid", false,-1);
    tracep->declBus(c+9437,"FMA_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9438,"FMA_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9439,"FMA_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9440,"FMA_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9441,"FMA_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9442,"FMA_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9443,"FMA_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9444,"FMA_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FCMP_clock", false,-1);
    tracep->declBit(c+52618,"FCMP_reset", false,-1);
    tracep->declBit(c+9445,"FCMP_io_in_ready", false,-1);
    tracep->declBit(c+9446,"FCMP_io_in_valid", false,-1);
    tracep->declBus(c+9447,"FCMP_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9448,"FCMP_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9449,"FCMP_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9450,"FCMP_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9451,"FCMP_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9452,"FCMP_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9453,"FCMP_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9454,"FCMP_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9455,"FCMP_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9456,"FCMP_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9457,"FCMP_io_out_ready", false,-1);
    tracep->declBit(c+9458,"FCMP_io_out_valid", false,-1);
    tracep->declBus(c+9459,"FCMP_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9460,"FCMP_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9461,"FCMP_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9462,"FCMP_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9463,"FCMP_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9464,"FCMP_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9465,"FCMP_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9466,"FCMP_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPMV_clock", false,-1);
    tracep->declBit(c+52618,"FPMV_reset", false,-1);
    tracep->declBit(c+9467,"FPMV_io_in_ready", false,-1);
    tracep->declBit(c+9468,"FPMV_io_in_valid", false,-1);
    tracep->declBus(c+9469,"FPMV_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9470,"FPMV_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9471,"FPMV_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9472,"FPMV_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9473,"FPMV_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9474,"FPMV_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9475,"FPMV_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9476,"FPMV_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9477,"FPMV_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9478,"FPMV_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9479,"FPMV_io_out_ready", false,-1);
    tracep->declBit(c+9480,"FPMV_io_out_valid", false,-1);
    tracep->declBus(c+9481,"FPMV_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9482,"FPMV_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9483,"FPMV_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9484,"FPMV_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9485,"FPMV_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9486,"FPMV_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9487,"FPMV_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9488,"FPMV_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPToInt_clock", false,-1);
    tracep->declBit(c+52618,"FPToInt_reset", false,-1);
    tracep->declBit(c+9489,"FPToInt_io_in_ready", false,-1);
    tracep->declBit(c+9490,"FPToInt_io_in_valid", false,-1);
    tracep->declBus(c+9491,"FPToInt_io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+9492,"FPToInt_io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+9494,"FPToInt_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9495,"FPToInt_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9496,"FPToInt_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9497,"FPToInt_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9498,"FPToInt_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9499,"FPToInt_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9500,"FPToInt_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9501,"FPToInt_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9502,"FPToInt_io_out_ready", false,-1);
    tracep->declBit(c+9503,"FPToInt_io_out_valid", false,-1);
    tracep->declQuad(c+9504,"FPToInt_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+9506,"FPToInt_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9507,"FPToInt_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9508,"FPToInt_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9509,"FPToInt_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9510,"FPToInt_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9511,"FPToInt_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9512,"FPToInt_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"IntToFP_clock", false,-1);
    tracep->declBit(c+52618,"IntToFP_reset", false,-1);
    tracep->declBit(c+9513,"IntToFP_io_in_ready", false,-1);
    tracep->declBit(c+9514,"IntToFP_io_in_valid", false,-1);
    tracep->declBus(c+9515,"IntToFP_io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+9516,"IntToFP_io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+9518,"IntToFP_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9519,"IntToFP_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9520,"IntToFP_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9521,"IntToFP_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9522,"IntToFP_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9523,"IntToFP_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9524,"IntToFP_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9525,"IntToFP_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9526,"IntToFP_io_out_ready", false,-1);
    tracep->declBit(c+9527,"IntToFP_io_out_valid", false,-1);
    tracep->declQuad(c+9528,"IntToFP_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+9530,"IntToFP_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9531,"IntToFP_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9532,"IntToFP_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9533,"IntToFP_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9534,"IntToFP_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9535,"IntToFP_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9536,"IntToFP_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"outArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+9436,"outArbiter_io_in_0_valid", false,-1);
    tracep->declQuad(c+9537,"outArbiter_io_in_0_bits_result", false,-1, 63,0);
    tracep->declBus(c+9438,"outArbiter_io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9439,"outArbiter_io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9440,"outArbiter_io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9441,"outArbiter_io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9442,"outArbiter_io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9443,"outArbiter_io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9444,"outArbiter_io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9457,"outArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+9458,"outArbiter_io_in_1_valid", false,-1);
    tracep->declQuad(c+9539,"outArbiter_io_in_1_bits_result", false,-1, 63,0);
    tracep->declBus(c+9460,"outArbiter_io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9461,"outArbiter_io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9462,"outArbiter_io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9463,"outArbiter_io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9464,"outArbiter_io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9465,"outArbiter_io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9466,"outArbiter_io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9479,"outArbiter_io_in_2_ready", false,-1);
    tracep->declBit(c+9480,"outArbiter_io_in_2_valid", false,-1);
    tracep->declQuad(c+9541,"outArbiter_io_in_2_bits_result", false,-1, 63,0);
    tracep->declBus(c+9482,"outArbiter_io_in_2_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9483,"outArbiter_io_in_2_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9484,"outArbiter_io_in_2_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9485,"outArbiter_io_in_2_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9486,"outArbiter_io_in_2_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9487,"outArbiter_io_in_2_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9488,"outArbiter_io_in_2_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9502,"outArbiter_io_in_3_ready", false,-1);
    tracep->declBit(c+9503,"outArbiter_io_in_3_valid", false,-1);
    tracep->declQuad(c+9504,"outArbiter_io_in_3_bits_result", false,-1, 63,0);
    tracep->declBus(c+9506,"outArbiter_io_in_3_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9507,"outArbiter_io_in_3_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9508,"outArbiter_io_in_3_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9509,"outArbiter_io_in_3_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9510,"outArbiter_io_in_3_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9511,"outArbiter_io_in_3_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9512,"outArbiter_io_in_3_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9526,"outArbiter_io_in_4_ready", false,-1);
    tracep->declBit(c+9527,"outArbiter_io_in_4_valid", false,-1);
    tracep->declQuad(c+9528,"outArbiter_io_in_4_bits_result", false,-1, 63,0);
    tracep->declBus(c+9530,"outArbiter_io_in_4_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9531,"outArbiter_io_in_4_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9532,"outArbiter_io_in_4_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9533,"outArbiter_io_in_4_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9534,"outArbiter_io_in_4_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9535,"outArbiter_io_in_4_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9536,"outArbiter_io_in_4_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"outArbiter_io_out_ready", false,-1);
    tracep->declBit(c+9410,"outArbiter_io_out_valid", false,-1);
    tracep->declQuad(c+9411,"outArbiter_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+8816,"outArbiter_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+8817,"outArbiter_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9419,"outArbiter_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8829,"outArbiter_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8815,"outArbiter_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8818,"outArbiter_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"outArbiter_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9543,"fu", false,-1, 2,0);
    tracep->pushNamePrefix("FCMP ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9445,"io_in_ready", false,-1);
    tracep->declBit(c+9446,"io_in_valid", false,-1);
    tracep->declBus(c+9447,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9448,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9449,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9450,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9451,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9452,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9453,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9454,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9455,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9456,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9457,"io_out_ready", false,-1);
    tracep->declBit(c+9458,"io_out_valid", false,-1);
    tracep->declBus(c+9459,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9460,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9461,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9462,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9463,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9464,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9465,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9466,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9448,"FCMPCore_io_a", false,-1, 31,0);
    tracep->declBus(c+9449,"FCMPCore_io_b", false,-1, 31,0);
    tracep->declBit(c+9544,"FCMPCore_io_eq", false,-1);
    tracep->declBit(c+9545,"FCMPCore_io_le", false,-1);
    tracep->declBit(c+9546,"FCMPCore_io_lt", false,-1);
    tracep->declBus(c+9547,"FCMPCore_io_fflags", false,-1, 4,0);
    tracep->declBit(c+9548,"REG", false,-1);
    tracep->declBit(c+9458,"REG_1", false,-1);
    tracep->declBit(c+9549,"eq", false,-1);
    tracep->declBit(c+9550,"le", false,-1);
    tracep->declBit(c+9551,"lt", false,-1);
    tracep->declBus(c+9552,"fflags", false,-1, 4,0);
    tracep->declBus(c+9553,"op", false,-1, 2,0);
    tracep->declBus(c+9554,"a", false,-1, 31,0);
    tracep->declBus(c+9555,"b", false,-1, 31,0);
    tracep->declBus(c+9556,"max", false,-1, 31,0);
    tracep->declBus(c+9557,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+9558,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+9559,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+9560,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+9561,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+9562,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9563,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9460,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+9461,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+9462,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+9463,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+9464,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+9465,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9466,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9459,"io_out_bits_result_r", false,-1, 31,0);
    tracep->pushNamePrefix("FCMPCore ");
    tracep->declBus(c+9448,"io_a", false,-1, 31,0);
    tracep->declBus(c+9449,"io_b", false,-1, 31,0);
    tracep->declBit(c+9544,"io_eq", false,-1);
    tracep->declBit(c+9545,"io_le", false,-1);
    tracep->declBit(c+9546,"io_lt", false,-1);
    tracep->declBus(c+9547,"io_fflags", false,-1, 4,0);
    tracep->declBit(c+9564,"fp_a_sign", false,-1);
    tracep->declBus(c+9565,"fp_a_exp", false,-1, 7,0);
    tracep->declBus(c+9566,"fp_a_sig", false,-1, 22,0);
    tracep->declBit(c+9567,"fp_b_sign", false,-1);
    tracep->declBus(c+9568,"fp_b_exp", false,-1, 7,0);
    tracep->declBus(c+9569,"fp_b_sig", false,-1, 22,0);
    tracep->declBit(c+9570,"decode_a_expNotZero", false,-1);
    tracep->declBit(c+9571,"decode_a_expIsOnes", false,-1);
    tracep->declBit(c+9572,"decode_a_sigNotZero", false,-1);
    tracep->declBit(c+9573,"decode_a__expIsZero", false,-1);
    tracep->declBit(c+9574,"decode_a__sigIsZero", false,-1);
    tracep->declBit(c+9575,"decode_a__isZero", false,-1);
    tracep->declBit(c+9576,"decode_a__isNaN", false,-1);
    tracep->declBit(c+9577,"decode_a__isSNaN", false,-1);
    tracep->declBit(c+9578,"decode_b_expNotZero", false,-1);
    tracep->declBit(c+9579,"decode_b_expIsOnes", false,-1);
    tracep->declBit(c+9580,"decode_b_sigNotZero", false,-1);
    tracep->declBit(c+9581,"decode_b__expIsZero", false,-1);
    tracep->declBit(c+9582,"decode_b__sigIsZero", false,-1);
    tracep->declBit(c+9583,"decode_b__isZero", false,-1);
    tracep->declBit(c+9584,"decode_b__isNaN", false,-1);
    tracep->declBit(c+9585,"decode_b__isSNaN", false,-1);
    tracep->declBit(c+9586,"hasNaN", false,-1);
    tracep->declBit(c+9587,"hasSNaN", false,-1);
    tracep->declBit(c+9588,"bothZero", false,-1);
    tracep->declBit(c+9589,"same_sign", false,-1);
    tracep->declQuad(c+9590,"a_minus_b", false,-1, 32,0);
    tracep->declBit(c+9592,"uint_eq", false,-1);
    tracep->declBit(c+9593,"uint_less", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("FMA ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9422,"io_in_ready", false,-1);
    tracep->declBit(c+9423,"io_in_valid", false,-1);
    tracep->declBus(c+9424,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9425,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9426,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9427,"io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+9428,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9429,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9430,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9431,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9432,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9433,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9434,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9435,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"io_out_ready", false,-1);
    tracep->declBit(c+9436,"io_out_valid", false,-1);
    tracep->declBus(c+9437,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9438,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9439,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9440,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9441,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9442,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9443,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9444,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"mulPipe_clock", false,-1);
    tracep->declBit(c+52618,"mulPipe_reset", false,-1);
    tracep->declBit(c+9594,"mulPipe_io_in_ready", false,-1);
    tracep->declBit(c+9595,"mulPipe_io_in_valid", false,-1);
    tracep->declBus(c+9424,"mulPipe_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9425,"mulPipe_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9426,"mulPipe_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9427,"mulPipe_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+9428,"mulPipe_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9429,"mulPipe_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9430,"mulPipe_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9431,"mulPipe_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9432,"mulPipe_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9433,"mulPipe_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9434,"mulPipe_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9435,"mulPipe_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9596,"mulPipe_io_out_ready", false,-1);
    tracep->declBit(c+9597,"mulPipe_io_out_valid", false,-1);
    tracep->declBus(c+9598,"mulPipe_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9599,"mulPipe_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"mulPipe_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"mulPipe_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"mulPipe_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"mulPipe_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"mulPipe_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"mulPipe_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9606,"mulPipe_toAdd_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+9607,"mulPipe_toAdd_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+9608,"mulPipe_toAdd_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+9610,"mulPipe_toAdd_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+9611,"mulPipe_toAdd_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+9612,"mulPipe_toAdd_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+9613,"mulPipe_toAdd_addAnother", false,-1, 31,0);
    tracep->declBus(c+9614,"mulPipe_toAdd_op", false,-1, 2,0);
    tracep->declBus(c+9599,"mulPipe_toAdd_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"mulPipe_toAdd_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"mulPipe_toAdd_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"mulPipe_toAdd_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"mulPipe_toAdd_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"mulPipe_toAdd_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"mulPipe_toAdd_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"addPipe_clock", false,-1);
    tracep->declBit(c+52618,"addPipe_reset", false,-1);
    tracep->declBit(c+9615,"addPipe_io_in_ready", false,-1);
    tracep->declBit(c+9616,"addPipe_io_in_valid", false,-1);
    tracep->declBus(c+9617,"addPipe_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9425,"addPipe_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9426,"addPipe_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9428,"addPipe_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9618,"addPipe_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9619,"addPipe_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9620,"addPipe_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9621,"addPipe_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9622,"addPipe_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9623,"addPipe_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9624,"addPipe_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9625,"addPipe_io_out_ready", false,-1);
    tracep->declBit(c+9626,"addPipe_io_out_valid", false,-1);
    tracep->declBus(c+9627,"addPipe_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9628,"addPipe_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9629,"addPipe_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9630,"addPipe_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9631,"addPipe_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9632,"addPipe_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9633,"addPipe_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9634,"addPipe_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9606,"addPipe_fromMul_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+9607,"addPipe_fromMul_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+9608,"addPipe_fromMul_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+9610,"addPipe_fromMul_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+9611,"addPipe_fromMul_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+9612,"addPipe_fromMul_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+9613,"addPipe_fromMul_addAnother", false,-1, 31,0);
    tracep->declBit(c+9615,"toAddArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+9635,"toAddArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+9614,"toAddArbiter_io_in_0_bits_op", false,-1, 2,0);
    tracep->declBus(c+9599,"toAddArbiter_io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"toAddArbiter_io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"toAddArbiter_io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"toAddArbiter_io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"toAddArbiter_io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"toAddArbiter_io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"toAddArbiter_io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9636,"toAddArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+9637,"toAddArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+9429,"toAddArbiter_io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9430,"toAddArbiter_io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9431,"toAddArbiter_io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9432,"toAddArbiter_io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9433,"toAddArbiter_io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9434,"toAddArbiter_io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9435,"toAddArbiter_io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9615,"toAddArbiter_io_out_ready", false,-1);
    tracep->declBit(c+9616,"toAddArbiter_io_out_valid", false,-1);
    tracep->declBus(c+9617,"toAddArbiter_io_out_bits_op", false,-1, 2,0);
    tracep->declBus(c+9618,"toAddArbiter_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9619,"toAddArbiter_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9620,"toAddArbiter_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9621,"toAddArbiter_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9622,"toAddArbiter_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9623,"toAddArbiter_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9624,"toAddArbiter_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"mulFIFO_clock", false,-1);
    tracep->declBit(c+52618,"mulFIFO_reset", false,-1);
    tracep->declBit(c+9638,"mulFIFO_io_enq_ready", false,-1);
    tracep->declBit(c+9639,"mulFIFO_io_enq_valid", false,-1);
    tracep->declBus(c+9598,"mulFIFO_io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9599,"mulFIFO_io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"mulFIFO_io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"mulFIFO_io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"mulFIFO_io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"mulFIFO_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"mulFIFO_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"mulFIFO_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9640,"mulFIFO_io_deq_ready", false,-1);
    tracep->declBit(c+9641,"mulFIFO_io_deq_valid", false,-1);
    tracep->declBus(c+9642,"mulFIFO_io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9643,"mulFIFO_io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9644,"mulFIFO_io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9645,"mulFIFO_io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9646,"mulFIFO_io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9647,"mulFIFO_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9648,"mulFIFO_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9649,"mulFIFO_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"addFIFO_clock", false,-1);
    tracep->declBit(c+52618,"addFIFO_reset", false,-1);
    tracep->declBit(c+9625,"addFIFO_io_enq_ready", false,-1);
    tracep->declBit(c+9626,"addFIFO_io_enq_valid", false,-1);
    tracep->declBus(c+9627,"addFIFO_io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9628,"addFIFO_io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9629,"addFIFO_io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9630,"addFIFO_io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9631,"addFIFO_io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9632,"addFIFO_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9633,"addFIFO_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9634,"addFIFO_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"addFIFO_io_deq_ready", false,-1);
    tracep->declBit(c+9650,"addFIFO_io_deq_valid", false,-1);
    tracep->declBus(c+9651,"addFIFO_io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9652,"addFIFO_io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9653,"addFIFO_io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9654,"addFIFO_io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9655,"addFIFO_io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9656,"addFIFO_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9657,"addFIFO_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9658,"addFIFO_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"toOutArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+9650,"toOutArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+9651,"toOutArbiter_io_in_0_bits_result", false,-1, 31,0);
    tracep->declBus(c+9652,"toOutArbiter_io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9653,"toOutArbiter_io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9654,"toOutArbiter_io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9655,"toOutArbiter_io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9656,"toOutArbiter_io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9657,"toOutArbiter_io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9658,"toOutArbiter_io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9640,"toOutArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+9641,"toOutArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+9642,"toOutArbiter_io_in_1_bits_result", false,-1, 31,0);
    tracep->declBus(c+9643,"toOutArbiter_io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9644,"toOutArbiter_io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9645,"toOutArbiter_io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9646,"toOutArbiter_io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9647,"toOutArbiter_io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9648,"toOutArbiter_io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9649,"toOutArbiter_io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"toOutArbiter_io_out_ready", false,-1);
    tracep->declBit(c+9436,"toOutArbiter_io_out_valid", false,-1);
    tracep->declBus(c+9437,"toOutArbiter_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9438,"toOutArbiter_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9439,"toOutArbiter_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9440,"toOutArbiter_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9441,"toOutArbiter_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9442,"toOutArbiter_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9443,"toOutArbiter_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9444,"toOutArbiter_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("addFIFO ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9625,"io_enq_ready", false,-1);
    tracep->declBit(c+9626,"io_enq_valid", false,-1);
    tracep->declBus(c+9627,"io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9628,"io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9629,"io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9630,"io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9631,"io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9632,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9633,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9634,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"io_deq_ready", false,-1);
    tracep->declBit(c+9650,"io_deq_valid", false,-1);
    tracep->declBus(c+9651,"io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9652,"io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9653,"io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9654,"io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9655,"io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9656,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9657,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9658,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9659+i*1,"ram_result", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_result_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_result_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9651,"ram_result_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9627,"ram_result_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_result_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_result_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_result_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9661+i*1,"ram_ctrl_regIndex", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_regIndex_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9652,"ram_ctrl_regIndex_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+9628,"ram_ctrl_regIndex_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_regIndex_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_ctrl_regIndex_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9662+i*1,"ram_ctrl_warpID", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_warpID_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_warpID_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9653,"ram_ctrl_warpID_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9629,"ram_ctrl_warpID_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_warpID_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_warpID_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_ctrl_warpID_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9663+i*1,"ram_ctrl_vecMask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_vecMask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9654,"ram_ctrl_vecMask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9630,"ram_ctrl_vecMask_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_vecMask_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_ctrl_vecMask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9664+i*1,"ram_ctrl_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+9655,"ram_ctrl_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9631,"ram_ctrl_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_ctrl_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9665+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+9656,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9632,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9666+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9657,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9633,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9667+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9658,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9634,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+9660,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+9650,"maybe_full", false,-1);
    tracep->declBit(c+9668,"empty", false,-1);
    tracep->declBit(c+9660,"do_enq", false,-1);
    tracep->declBit(c+9669,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("addPipe ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9615,"io_in_ready", false,-1);
    tracep->declBit(c+9616,"io_in_valid", false,-1);
    tracep->declBus(c+9617,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9425,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9426,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9428,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9618,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9619,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9620,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9621,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9622,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9623,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9624,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9625,"io_out_ready", false,-1);
    tracep->declBit(c+9626,"io_out_valid", false,-1);
    tracep->declBus(c+9627,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9628,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9629,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9630,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9631,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9632,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9633,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9634,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9606,"fromMul_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+9607,"fromMul_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+9608,"fromMul_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+9610,"fromMul_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+9611,"fromMul_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+9612,"fromMul_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+9613,"fromMul_addAnother", false,-1, 31,0);
    tracep->declQuad(c+9670,"s1_io_a", false,-1, 55,0);
    tracep->declQuad(c+9672,"s1_io_b", false,-1, 55,0);
    tracep->declBit(c+9674,"s1_io_b_inter_valid", false,-1);
    tracep->declBit(c+9675,"s1_io_b_inter_flags_isNaN", false,-1);
    tracep->declBit(c+9676,"s1_io_b_inter_flags_isInf", false,-1);
    tracep->declBit(c+9677,"s1_io_b_inter_flags_overflow", false,-1);
    tracep->declBus(c+9678,"s1_io_rm", false,-1, 2,0);
    tracep->declBus(c+9678,"s1_io_out_rm", false,-1, 2,0);
    tracep->declBit(c+9679,"s1_io_out_far_path_out_sign", false,-1);
    tracep->declBus(c+9680,"s1_io_out_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9681,"s1_io_out_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9682,"s1_io_out_near_path_out_sign", false,-1);
    tracep->declBus(c+9683,"s1_io_out_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9684,"s1_io_out_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9685,"s1_io_out_special_case_valid", false,-1);
    tracep->declBit(c+9686,"s1_io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+9687,"s1_io_out_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+9688,"s1_io_out_far_path_mul_of", false,-1);
    tracep->declBit(c+9689,"s1_io_out_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+9690,"s1_io_out_sel_far_path", false,-1);
    tracep->declBus(c+9691,"s2_io_in_rm", false,-1, 2,0);
    tracep->declBit(c+9692,"s2_io_in_far_path_out_sign", false,-1);
    tracep->declBus(c+9693,"s2_io_in_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9694,"s2_io_in_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9695,"s2_io_in_near_path_out_sign", false,-1);
    tracep->declBus(c+9696,"s2_io_in_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9697,"s2_io_in_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9698,"s2_io_in_special_case_valid", false,-1);
    tracep->declBit(c+9699,"s2_io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+9700,"s2_io_in_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+9701,"s2_io_in_far_path_mul_of", false,-1);
    tracep->declBit(c+9702,"s2_io_in_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+9703,"s2_io_in_sel_far_path", false,-1);
    tracep->declBus(c+9627,"s2_io_result", false,-1, 31,0);
    tracep->declBit(c+9704,"REG", false,-1);
    tracep->declBit(c+9626,"REG_1", false,-1);
    tracep->declBit(c+9705,"isFMA", false,-1);
    tracep->declBus(c+9706,"srcB", false,-1, 31,0);
    tracep->declBit(c+9707,"invAdd", false,-1);
    tracep->declQuad(c+9708,"add2", false,-1, 55,0);
    tracep->declQuad(c+9670,"s1_io_a_r", false,-1, 55,0);
    tracep->declQuad(c+9672,"s1_io_b_r", false,-1, 55,0);
    tracep->declBit(c+9674,"s1_io_b_inter_valid_r", false,-1);
    tracep->declBit(c+9675,"s1_io_b_inter_flags_r_isNaN", false,-1);
    tracep->declBit(c+9676,"s1_io_b_inter_flags_r_isInf", false,-1);
    tracep->declBit(c+9677,"s1_io_b_inter_flags_r_overflow", false,-1);
    tracep->declBus(c+9678,"s1_io_rm_r", false,-1, 2,0);
    tracep->declBus(c+9691,"s2_io_in_r_rm", false,-1, 2,0);
    tracep->declBit(c+9692,"s2_io_in_r_far_path_out_sign", false,-1);
    tracep->declBus(c+9693,"s2_io_in_r_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9694,"s2_io_in_r_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9695,"s2_io_in_r_near_path_out_sign", false,-1);
    tracep->declBus(c+9696,"s2_io_in_r_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9697,"s2_io_in_r_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9698,"s2_io_in_r_special_case_valid", false,-1);
    tracep->declBit(c+9699,"s2_io_in_r_special_case_bits_nan", false,-1);
    tracep->declBit(c+9700,"s2_io_in_r_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+9701,"s2_io_in_r_far_path_mul_of", false,-1);
    tracep->declBit(c+9702,"s2_io_in_r_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+9703,"s2_io_in_r_sel_far_path", false,-1);
    tracep->declBus(c+9710,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+9711,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+9712,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+9713,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+9714,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+9715,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9716,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9628,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+9629,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+9630,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+9631,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+9632,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+9633,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9634,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("s2 ");
    tracep->declBus(c+9691,"io_in_rm", false,-1, 2,0);
    tracep->declBit(c+9692,"io_in_far_path_out_sign", false,-1);
    tracep->declBus(c+9693,"io_in_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9694,"io_in_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9695,"io_in_near_path_out_sign", false,-1);
    tracep->declBus(c+9696,"io_in_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+9697,"io_in_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+9698,"io_in_special_case_valid", false,-1);
    tracep->declBit(c+9699,"io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+9700,"io_in_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+9701,"io_in_far_path_mul_of", false,-1);
    tracep->declBit(c+9702,"io_in_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+9703,"io_in_sel_far_path", false,-1);
    tracep->declBus(c+9627,"io_result", false,-1, 31,0);
    tracep->declBit(c+9692,"far_path_tininess_rounder_io_in_sign", false,-1);
    tracep->declBus(c+9694,"far_path_tininess_rounder_io_in_sig", false,-1, 26,0);
    tracep->declBus(c+9691,"far_path_tininess_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9717,"far_path_rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+9718,"far_path_rounder_io_roundIn", false,-1);
    tracep->declBit(c+9719,"far_path_rounder_io_stickyIn", false,-1);
    tracep->declBit(c+9692,"far_path_rounder_io_signIn", false,-1);
    tracep->declBus(c+9691,"far_path_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9720,"far_path_rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+9721,"far_path_rounder_io_cout", false,-1);
    tracep->declBit(c+9695,"near_path_tininess_rounder_io_in_sign", false,-1);
    tracep->declBus(c+9697,"near_path_tininess_rounder_io_in_sig", false,-1, 26,0);
    tracep->declBus(c+9691,"near_path_tininess_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9722,"near_path_rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+9723,"near_path_rounder_io_roundIn", false,-1);
    tracep->declBit(c+9724,"near_path_rounder_io_stickyIn", false,-1);
    tracep->declBit(c+9695,"near_path_rounder_io_signIn", false,-1);
    tracep->declBus(c+9691,"near_path_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9725,"near_path_rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+9726,"near_path_rounder_io_cout", false,-1);
    tracep->declBus(c+9727,"special_path_result", false,-1, 31,0);
    tracep->declBus(c+9728,"far_path_exp_rounded", false,-1, 7,0);
    tracep->declBit(c+9729,"far_path_of_before_round", false,-1);
    tracep->declBit(c+9730,"far_path_of_after_round", false,-1);
    tracep->declBit(c+9731,"far_path_of", false,-1);
    tracep->declBus(c+9732,"far_path_result", false,-1, 31,0);
    tracep->declBit(c+9733,"near_path_is_zero", false,-1);
    tracep->declBus(c+9734,"near_path_exp_rounded", false,-1, 7,0);
    tracep->declBit(c+9735,"near_path_zero_sign", false,-1);
    tracep->declBus(c+9736,"near_path_result", false,-1, 31,0);
    tracep->declBit(c+9737,"near_path_of", false,-1);
    tracep->declBit(c+9738,"common_overflow", false,-1);
    tracep->declBit(c+9739,"common_overflow_sign", false,-1);
    tracep->declBit(c+9740,"rmin", false,-1);
    tracep->declBus(c+9741,"common_overflow_exp", false,-1, 7,0);
    tracep->declBus(c+9742,"common_overflow_sig", false,-1, 22,0);
    tracep->pushNamePrefix("far_path_rounder ");
    tracep->declBus(c+9717,"io_in", false,-1, 22,0);
    tracep->declBit(c+9718,"io_roundIn", false,-1);
    tracep->declBit(c+9719,"io_stickyIn", false,-1);
    tracep->declBit(c+9692,"io_signIn", false,-1);
    tracep->declBus(c+9691,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9720,"io_out", false,-1, 22,0);
    tracep->declBit(c+9721,"io_cout", false,-1);
    tracep->declBit(c+9743,"g", false,-1);
    tracep->declBit(c+9744,"inexact", false,-1);
    tracep->declBit(c+9745,"r_up", false,-1);
    tracep->declBus(c+9746,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("far_path_tininess_rounder ");
    tracep->declBit(c+9692,"io_in_sign", false,-1);
    tracep->declBus(c+9694,"io_in_sig", false,-1, 26,0);
    tracep->declBus(c+9691,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9747,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+9748,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+9749,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+9692,"rounder_io_signIn", false,-1);
    tracep->declBus(c+9691,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9750,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+9751,"rounder_io_cout", false,-1);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+9747,"io_in", false,-1, 22,0);
    tracep->declBit(c+9748,"io_roundIn", false,-1);
    tracep->declBit(c+9749,"io_stickyIn", false,-1);
    tracep->declBit(c+9692,"io_signIn", false,-1);
    tracep->declBus(c+9691,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9750,"io_out", false,-1, 22,0);
    tracep->declBit(c+9751,"io_cout", false,-1);
    tracep->declBit(c+9718,"g", false,-1);
    tracep->declBit(c+9752,"inexact", false,-1);
    tracep->declBit(c+9753,"r_up", false,-1);
    tracep->declBus(c+9754,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("near_path_rounder ");
    tracep->declBus(c+9722,"io_in", false,-1, 22,0);
    tracep->declBit(c+9723,"io_roundIn", false,-1);
    tracep->declBit(c+9724,"io_stickyIn", false,-1);
    tracep->declBit(c+9695,"io_signIn", false,-1);
    tracep->declBus(c+9691,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9725,"io_out", false,-1, 22,0);
    tracep->declBit(c+9726,"io_cout", false,-1);
    tracep->declBit(c+9755,"g", false,-1);
    tracep->declBit(c+9756,"inexact", false,-1);
    tracep->declBit(c+9757,"r_up", false,-1);
    tracep->declBus(c+9758,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("near_path_tininess_rounder ");
    tracep->declBit(c+9695,"io_in_sign", false,-1);
    tracep->declBus(c+9697,"io_in_sig", false,-1, 26,0);
    tracep->declBus(c+9691,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9759,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+9760,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+9761,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+9695,"rounder_io_signIn", false,-1);
    tracep->declBus(c+9691,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9762,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+9763,"rounder_io_cout", false,-1);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+9759,"io_in", false,-1, 22,0);
    tracep->declBit(c+9760,"io_roundIn", false,-1);
    tracep->declBit(c+9761,"io_stickyIn", false,-1);
    tracep->declBit(c+9695,"io_signIn", false,-1);
    tracep->declBus(c+9691,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9762,"io_out", false,-1, 22,0);
    tracep->declBit(c+9763,"io_cout", false,-1);
    tracep->declBit(c+9723,"g", false,-1);
    tracep->declBit(c+9764,"inexact", false,-1);
    tracep->declBit(c+9765,"r_up", false,-1);
    tracep->declBus(c+9766,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("mulFIFO ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9638,"io_enq_ready", false,-1);
    tracep->declBit(c+9639,"io_enq_valid", false,-1);
    tracep->declBus(c+9598,"io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9599,"io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9640,"io_deq_ready", false,-1);
    tracep->declBit(c+9641,"io_deq_valid", false,-1);
    tracep->declBus(c+9642,"io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+9643,"io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9644,"io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9645,"io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9646,"io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9647,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9648,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9649,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9767+i*1,"ram_result", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_result_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_result_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9642,"ram_result_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9598,"ram_result_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_result_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_result_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_result_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9769+i*1,"ram_ctrl_regIndex", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_regIndex_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9643,"ram_ctrl_regIndex_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+9599,"ram_ctrl_regIndex_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_regIndex_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_ctrl_regIndex_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9770+i*1,"ram_ctrl_warpID", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_warpID_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_warpID_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9644,"ram_ctrl_warpID_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9600,"ram_ctrl_warpID_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_warpID_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_warpID_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_ctrl_warpID_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9771+i*1,"ram_ctrl_vecMask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_vecMask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9645,"ram_ctrl_vecMask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9601,"ram_ctrl_vecMask_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_vecMask_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_ctrl_vecMask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9772+i*1,"ram_ctrl_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+9646,"ram_ctrl_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9602,"ram_ctrl_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_ctrl_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+9773+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+9647,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+9603,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9774+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9648,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9604,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+9775+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+9649,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+9605,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+9768,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+9641,"maybe_full", false,-1);
    tracep->declBit(c+9776,"empty", false,-1);
    tracep->declBit(c+9768,"do_enq", false,-1);
    tracep->declBit(c+9777,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mulPipe ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9594,"io_in_ready", false,-1);
    tracep->declBit(c+9595,"io_in_valid", false,-1);
    tracep->declBus(c+9424,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9425,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9426,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9427,"io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+9428,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9429,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9430,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9431,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9432,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9433,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9434,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9435,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9596,"io_out_ready", false,-1);
    tracep->declBit(c+9597,"io_out_valid", false,-1);
    tracep->declBus(c+9598,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9599,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9606,"toAdd_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+9607,"toAdd_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+9608,"toAdd_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+9610,"toAdd_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+9611,"toAdd_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+9612,"toAdd_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+9613,"toAdd_addAnother", false,-1, 31,0);
    tracep->declBus(c+9614,"toAdd_op", false,-1, 2,0);
    tracep->declBus(c+9599,"toAdd_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"toAdd_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"toAdd_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"toAdd_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"toAdd_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"toAdd_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"toAdd_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"multiplier_clock", false,-1);
    tracep->declBus(c+9778,"multiplier_io_a", false,-1, 24,0);
    tracep->declBus(c+9779,"multiplier_io_b", false,-1, 24,0);
    tracep->declBit(c+9780,"multiplier_io_regEnables_0", false,-1);
    tracep->declQuad(c+9781,"multiplier_io_result", false,-1, 49,0);
    tracep->declBus(c+9425,"s1_io_a", false,-1, 31,0);
    tracep->declBus(c+9783,"s1_io_b", false,-1, 31,0);
    tracep->declBus(c+9428,"s1_io_rm", false,-1, 2,0);
    tracep->declBit(c+9784,"s1_io_out_special_case_valid", false,-1);
    tracep->declBit(c+9785,"s1_io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+9786,"s1_io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+9787,"s1_io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9788,"s1_io_out_early_overflow", false,-1);
    tracep->declBit(c+9789,"s1_io_out_prod_sign", false,-1);
    tracep->declBus(c+9790,"s1_io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9791,"s1_io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9792,"s1_io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+9428,"s1_io_out_rm", false,-1, 2,0);
    tracep->declBit(c+9793,"s2_io_in_special_case_valid", false,-1);
    tracep->declBit(c+9794,"s2_io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+9795,"s2_io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+9796,"s2_io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9797,"s2_io_in_early_overflow", false,-1);
    tracep->declBit(c+9798,"s2_io_in_prod_sign", false,-1);
    tracep->declBus(c+9799,"s2_io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9800,"s2_io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9801,"s2_io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+9802,"s2_io_in_rm", false,-1, 2,0);
    tracep->declQuad(c+9803,"s2_io_prod", false,-1, 47,0);
    tracep->declBit(c+9793,"s2_io_out_special_case_valid", false,-1);
    tracep->declBit(c+9794,"s2_io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+9795,"s2_io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+9796,"s2_io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9797,"s2_io_out_early_overflow", false,-1);
    tracep->declQuad(c+9803,"s2_io_out_prod", false,-1, 47,0);
    tracep->declBit(c+9798,"s2_io_out_prod_sign", false,-1);
    tracep->declBus(c+9799,"s2_io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9800,"s2_io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9801,"s2_io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+9802,"s2_io_out_rm", false,-1, 2,0);
    tracep->declBit(c+9805,"s3_io_in_special_case_valid", false,-1);
    tracep->declBit(c+9610,"s3_io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+9806,"s3_io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+9807,"s3_io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9808,"s3_io_in_early_overflow", false,-1);
    tracep->declQuad(c+9809,"s3_io_in_prod", false,-1, 47,0);
    tracep->declBit(c+9606,"s3_io_in_prod_sign", false,-1);
    tracep->declBus(c+9811,"s3_io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9812,"s3_io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9813,"s3_io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+9814,"s3_io_in_rm", false,-1, 2,0);
    tracep->declBus(c+9598,"s3_io_result", false,-1, 31,0);
    tracep->declBit(c+9606,"s3_io_to_fadd_fp_prod_sign", false,-1);
    tracep->declBus(c+9607,"s3_io_to_fadd_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+9608,"s3_io_to_fadd_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+9610,"s3_io_to_fadd_inter_flags_isNaN", false,-1);
    tracep->declBit(c+9611,"s3_io_to_fadd_inter_flags_isInf", false,-1);
    tracep->declBit(c+9612,"s3_io_to_fadd_inter_flags_overflow", false,-1);
    tracep->declBit(c+9815,"REG", false,-1);
    tracep->declBit(c+9597,"REG_1", false,-1);
    tracep->declBit(c+9816,"invProd", false,-1);
    tracep->declBit(c+9793,"s2_io_in_r_special_case_valid", false,-1);
    tracep->declBit(c+9794,"s2_io_in_r_special_case_bits_nan", false,-1);
    tracep->declBit(c+9795,"s2_io_in_r_special_case_bits_inf", false,-1);
    tracep->declBit(c+9796,"s2_io_in_r_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9797,"s2_io_in_r_early_overflow", false,-1);
    tracep->declBit(c+9798,"s2_io_in_r_prod_sign", false,-1);
    tracep->declBus(c+9799,"s2_io_in_r_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9800,"s2_io_in_r_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9801,"s2_io_in_r_may_be_subnormal", false,-1);
    tracep->declBus(c+9802,"s2_io_in_r_rm", false,-1, 2,0);
    tracep->declBit(c+9805,"s3_io_in_r_special_case_valid", false,-1);
    tracep->declBit(c+9610,"s3_io_in_r_special_case_bits_nan", false,-1);
    tracep->declBit(c+9806,"s3_io_in_r_special_case_bits_inf", false,-1);
    tracep->declBit(c+9807,"s3_io_in_r_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9808,"s3_io_in_r_early_overflow", false,-1);
    tracep->declQuad(c+9809,"s3_io_in_r_prod", false,-1, 47,0);
    tracep->declBit(c+9606,"s3_io_in_r_prod_sign", false,-1);
    tracep->declBus(c+9811,"s3_io_in_r_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9812,"s3_io_in_r_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9813,"s3_io_in_r_may_be_subnormal", false,-1);
    tracep->declBus(c+9814,"s3_io_in_r_rm", false,-1, 2,0);
    tracep->declBus(c+9817,"raw_a_fp_exp", false,-1, 7,0);
    tracep->declBus(c+9818,"raw_a_fp_sig", false,-1, 22,0);
    tracep->declBit(c+9819,"raw_a_raw_nz", false,-1);
    tracep->declBus(c+9820,"raw_a_sig", false,-1, 23,0);
    tracep->declBus(c+9821,"raw_b_fp_exp", false,-1, 7,0);
    tracep->declBus(c+9822,"raw_b_fp_sig", false,-1, 22,0);
    tracep->declBit(c+9823,"raw_b_raw_nz", false,-1);
    tracep->declBus(c+9824,"raw_b_sig", false,-1, 23,0);
    tracep->declBus(c+9825,"toAdd_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+9826,"toAdd_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+9827,"toAdd_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+9828,"toAdd_ctrl_r_wvd", false,-1);
    tracep->declBit(c+9829,"toAdd_ctrl_r_wxd", false,-1);
    tracep->declBus(c+9830,"toAdd_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9831,"toAdd_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9599,"toAdd_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"toAdd_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"toAdd_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"toAdd_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+9603,"toAdd_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+9604,"toAdd_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"toAdd_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9832,"toAdd_addAnother_r", false,-1, 31,0);
    tracep->declBus(c+9613,"toAdd_addAnother_r_1", false,-1, 31,0);
    tracep->declBus(c+9833,"toAdd_op_r", false,-1, 2,0);
    tracep->declBus(c+9614,"toAdd_op_r_1", false,-1, 2,0);
    tracep->pushNamePrefix("multiplier ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+9778,"io_a", false,-1, 24,0);
    tracep->declBus(c+9779,"io_b", false,-1, 24,0);
    tracep->declBit(c+9780,"io_regEnables_0", false,-1);
    tracep->declQuad(c+9781,"io_result", false,-1, 49,0);
    tracep->declBus(c+9834,"io_result_r", false,-1, 24,0);
    tracep->declBus(c+9835,"io_result_r_1", false,-1, 24,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("s1 ");
    tracep->declBus(c+9425,"io_a", false,-1, 31,0);
    tracep->declBus(c+9783,"io_b", false,-1, 31,0);
    tracep->declBus(c+9428,"io_rm", false,-1, 2,0);
    tracep->declBit(c+9784,"io_out_special_case_valid", false,-1);
    tracep->declBit(c+9785,"io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+9786,"io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+9787,"io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9788,"io_out_early_overflow", false,-1);
    tracep->declBit(c+9789,"io_out_prod_sign", false,-1);
    tracep->declBus(c+9790,"io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9791,"io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9792,"io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+9428,"io_out_rm", false,-1, 2,0);
    tracep->declQuad(c+9836,"lzc_clz_io_in", false,-1, 49,0);
    tracep->declBus(c+9838,"lzc_clz_io_out", false,-1, 5,0);
    tracep->declBit(c+9839,"fp_a_sign", false,-1);
    tracep->declBus(c+9817,"fp_a_exp", false,-1, 7,0);
    tracep->declBus(c+9818,"fp_a_sig", false,-1, 22,0);
    tracep->declBit(c+9840,"fp_b_sign", false,-1);
    tracep->declBus(c+9821,"fp_b_exp", false,-1, 7,0);
    tracep->declBus(c+9822,"fp_b_sig", false,-1, 22,0);
    tracep->declBit(c+9819,"expNotZero", false,-1);
    tracep->declBit(c+9841,"expIsOnes", false,-1);
    tracep->declBit(c+9842,"sigNotZero", false,-1);
    tracep->declBit(c+9843,"decode_a_expIsZero", false,-1);
    tracep->declBit(c+9844,"decode_a_sigIsZero", false,-1);
    tracep->declBit(c+9845,"decode_a_isInf", false,-1);
    tracep->declBit(c+9846,"decode_a_isZero", false,-1);
    tracep->declBit(c+9847,"decode_a_isNaN", false,-1);
    tracep->declBit(c+9823,"expNotZero_1", false,-1);
    tracep->declBit(c+9848,"expIsOnes_1", false,-1);
    tracep->declBit(c+9849,"sigNotZero_1", false,-1);
    tracep->declBit(c+9850,"decode_b_expIsZero", false,-1);
    tracep->declBit(c+9851,"decode_b_sigIsZero", false,-1);
    tracep->declBit(c+9852,"decode_b_isInf", false,-1);
    tracep->declBit(c+9853,"decode_b_isZero", false,-1);
    tracep->declBit(c+9854,"decode_b_isNaN", false,-1);
    tracep->declBus(c+9855,"raw_a_exp", false,-1, 7,0);
    tracep->declBus(c+9820,"raw_a_sig", false,-1, 23,0);
    tracep->declBus(c+9856,"raw_b_exp", false,-1, 7,0);
    tracep->declBus(c+9824,"raw_b_sig", false,-1, 23,0);
    tracep->declBus(c+9857,"exp_sum", false,-1, 8,0);
    tracep->declBus(c+9858,"prod_exp", false,-1, 8,0);
    tracep->declBus(c+9859,"shift_lim_sub", false,-1, 9,0);
    tracep->declBit(c+9860,"prod_exp_uf", false,-1);
    tracep->declBus(c+9861,"shift_lim", false,-1, 8,0);
    tracep->declBus(c+9862,"subnormal_sig", false,-1, 23,0);
    tracep->declBit(c+9863,"exceed_lim", false,-1);
    tracep->declBus(c+9790,"shift_amt", false,-1, 8,0);
    tracep->declBit(c+9787,"hasZero", false,-1);
    tracep->declBit(c+9864,"hasNaN", false,-1);
    tracep->declBit(c+9786,"hasInf", false,-1);
    tracep->declBit(c+9865,"zero_mul_inf", false,-1);
    tracep->pushNamePrefix("lzc_clz ");
    tracep->declQuad(c+9836,"io_in", false,-1, 49,0);
    tracep->declBus(c+9838,"io_out", false,-1, 5,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("s2 ");
    tracep->declBit(c+9793,"io_in_special_case_valid", false,-1);
    tracep->declBit(c+9794,"io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+9795,"io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+9796,"io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9797,"io_in_early_overflow", false,-1);
    tracep->declBit(c+9798,"io_in_prod_sign", false,-1);
    tracep->declBus(c+9799,"io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9800,"io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9801,"io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+9802,"io_in_rm", false,-1, 2,0);
    tracep->declQuad(c+9803,"io_prod", false,-1, 47,0);
    tracep->declBit(c+9793,"io_out_special_case_valid", false,-1);
    tracep->declBit(c+9794,"io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+9795,"io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+9796,"io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9797,"io_out_early_overflow", false,-1);
    tracep->declQuad(c+9803,"io_out_prod", false,-1, 47,0);
    tracep->declBit(c+9798,"io_out_prod_sign", false,-1);
    tracep->declBus(c+9799,"io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9800,"io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9801,"io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+9802,"io_out_rm", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("s3 ");
    tracep->declBit(c+9805,"io_in_special_case_valid", false,-1);
    tracep->declBit(c+9610,"io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+9806,"io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+9807,"io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+9808,"io_in_early_overflow", false,-1);
    tracep->declQuad(c+9809,"io_in_prod", false,-1, 47,0);
    tracep->declBit(c+9606,"io_in_prod_sign", false,-1);
    tracep->declBus(c+9811,"io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+9812,"io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+9813,"io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+9814,"io_in_rm", false,-1, 2,0);
    tracep->declBus(c+9598,"io_result", false,-1, 31,0);
    tracep->declBit(c+9606,"io_to_fadd_fp_prod_sign", false,-1);
    tracep->declBus(c+9607,"io_to_fadd_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+9608,"io_to_fadd_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+9610,"io_to_fadd_inter_flags_isNaN", false,-1);
    tracep->declBit(c+9611,"io_to_fadd_inter_flags_isInf", false,-1);
    tracep->declBit(c+9612,"io_to_fadd_inter_flags_overflow", false,-1);
    tracep->declBit(c+9606,"tininess_rounder_io_in_sign", false,-1);
    tracep->declBus(c+9866,"tininess_rounder_io_in_sig", false,-1, 26,0);
    tracep->declBus(c+9814,"tininess_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9867,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+9868,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+9869,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+9606,"rounder_io_signIn", false,-1);
    tracep->declBus(c+9814,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9870,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+9871,"rounder_io_cout", false,-1);
    tracep->declArray(c+9872,"sig_shifter_in", false,-1, 73,0);
    tracep->declArray(c+9875,"sig_shifted_raw", false,-1, 73,0);
    tracep->declBit(c+9878,"exp_is_subnormal", false,-1);
    tracep->declBit(c+9879,"no_extra_shift", false,-1);
    tracep->declBus(c+9880,"exp_pre_round", false,-1, 8,0);
    tracep->declArray(c+9881,"sig_shifted", false,-1, 73,0);
    tracep->declBus(c+9866,"raw_in_sig", false,-1, 26,0);
    tracep->declBus(c+9884,"raw_in_exp", false,-1, 7,0);
    tracep->declBus(c+9885,"exp_rounded", false,-1, 7,0);
    tracep->declBit(c+9886,"common_of", false,-1);
    tracep->declBit(c+9887,"rmin", false,-1);
    tracep->declBus(c+9888,"of_exp", false,-1, 7,0);
    tracep->declBus(c+9889,"common_exp", false,-1, 7,0);
    tracep->declBus(c+9890,"common_sig", false,-1, 22,0);
    tracep->declBus(c+9891,"common_result", false,-1, 31,0);
    tracep->declBus(c+9892,"special_result", false,-1, 31,0);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+9867,"io_in", false,-1, 22,0);
    tracep->declBit(c+9868,"io_roundIn", false,-1);
    tracep->declBit(c+9869,"io_stickyIn", false,-1);
    tracep->declBit(c+9606,"io_signIn", false,-1);
    tracep->declBus(c+9814,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9870,"io_out", false,-1, 22,0);
    tracep->declBit(c+9871,"io_cout", false,-1);
    tracep->declBit(c+9893,"g", false,-1);
    tracep->declBit(c+9894,"inexact", false,-1);
    tracep->declBit(c+9895,"r_up", false,-1);
    tracep->declBus(c+9896,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("tininess_rounder ");
    tracep->declBit(c+9606,"io_in_sign", false,-1);
    tracep->declBus(c+9866,"io_in_sig", false,-1, 26,0);
    tracep->declBus(c+9814,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9897,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+9898,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+9899,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+9606,"rounder_io_signIn", false,-1);
    tracep->declBus(c+9814,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9900,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+9901,"rounder_io_cout", false,-1);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+9897,"io_in", false,-1, 22,0);
    tracep->declBit(c+9898,"io_roundIn", false,-1);
    tracep->declBit(c+9899,"io_stickyIn", false,-1);
    tracep->declBit(c+9606,"io_signIn", false,-1);
    tracep->declBus(c+9814,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9900,"io_out", false,-1, 22,0);
    tracep->declBit(c+9901,"io_cout", false,-1);
    tracep->declBit(c+9868,"g", false,-1);
    tracep->declBit(c+9902,"inexact", false,-1);
    tracep->declBit(c+9903,"r_up", false,-1);
    tracep->declBus(c+9904,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("toAddArbiter ");
    tracep->declBit(c+9615,"io_in_0_ready", false,-1);
    tracep->declBit(c+9635,"io_in_0_valid", false,-1);
    tracep->declBus(c+9614,"io_in_0_bits_op", false,-1, 2,0);
    tracep->declBus(c+9599,"io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9600,"io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9601,"io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9602,"io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9603,"io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9604,"io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9605,"io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9636,"io_in_1_ready", false,-1);
    tracep->declBit(c+9637,"io_in_1_valid", false,-1);
    tracep->declBus(c+9429,"io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9430,"io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9431,"io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9432,"io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9433,"io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9434,"io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9435,"io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9615,"io_out_ready", false,-1);
    tracep->declBit(c+9616,"io_out_valid", false,-1);
    tracep->declBus(c+9617,"io_out_bits_op", false,-1, 2,0);
    tracep->declBus(c+9618,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9619,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9620,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9621,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9622,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9623,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9624,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9905,"grant_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("toOutArbiter ");
    tracep->declBit(c+9409,"io_in_0_ready", false,-1);
    tracep->declBit(c+9650,"io_in_0_valid", false,-1);
    tracep->declBus(c+9651,"io_in_0_bits_result", false,-1, 31,0);
    tracep->declBus(c+9652,"io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9653,"io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9654,"io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9655,"io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9656,"io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9657,"io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9658,"io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9640,"io_in_1_ready", false,-1);
    tracep->declBit(c+9641,"io_in_1_valid", false,-1);
    tracep->declBus(c+9642,"io_in_1_bits_result", false,-1, 31,0);
    tracep->declBus(c+9643,"io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9644,"io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9645,"io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9646,"io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9647,"io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9648,"io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9649,"io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"io_out_ready", false,-1);
    tracep->declBit(c+9436,"io_out_valid", false,-1);
    tracep->declBus(c+9437,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9438,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9439,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9440,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9441,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9442,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9443,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9444,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9668,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("FPMV ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9467,"io_in_ready", false,-1);
    tracep->declBit(c+9468,"io_in_valid", false,-1);
    tracep->declBus(c+9469,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+9470,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+9471,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+9472,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9473,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9474,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9475,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9476,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9477,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9478,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9479,"io_out_ready", false,-1);
    tracep->declBit(c+9480,"io_out_valid", false,-1);
    tracep->declBus(c+9481,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+9482,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9483,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9484,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9485,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9486,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9487,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9488,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9906,"REG", false,-1);
    tracep->declBit(c+9480,"REG_1", false,-1);
    tracep->declBus(c+9907,"resSign", false,-1, 31,0);
    tracep->declQuad(c+9908,"a", false,-1, 62,0);
    tracep->declBus(c+9910,"s1_op", false,-1, 2,0);
    tracep->declBit(c+9911,"classifyOut_float_sign", false,-1);
    tracep->declBus(c+9912,"classifyOut_float_exp", false,-1, 7,0);
    tracep->declBus(c+9913,"classifyOut_float_sig", false,-1, 22,0);
    tracep->declBit(c+9914,"classifyOut_decode_expNotZero", false,-1);
    tracep->declBit(c+9915,"classifyOut_decode_expIsOnes", false,-1);
    tracep->declBit(c+9916,"classifyOut_decode_sigNotZero", false,-1);
    tracep->declBit(c+9917,"classifyOut_decode__expIsZero", false,-1);
    tracep->declBit(c+9918,"classifyOut_decode__sigIsZero", false,-1);
    tracep->declBit(c+9919,"classifyOut_decode__isSubnormal", false,-1);
    tracep->declBit(c+9920,"classifyOut_decode__isInf", false,-1);
    tracep->declBit(c+9921,"classifyOut_decode__isZero", false,-1);
    tracep->declBit(c+9922,"classifyOut_decode__isNaN", false,-1);
    tracep->declBit(c+9923,"classifyOut_decode__isSNaN", false,-1);
    tracep->declBit(c+9924,"classifyOut_decode__isQNaN", false,-1);
    tracep->declBit(c+9925,"classifyOut_isNormal", false,-1);
    tracep->declBus(c+9926,"classifyOut", false,-1, 9,0);
    tracep->declQuad(c+9927,"io_out_bits_result_r", false,-1, 62,0);
    tracep->declBus(c+9929,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+9930,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+9931,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+9932,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+9933,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+9934,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9935,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9482,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+9483,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+9484,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+9485,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+9486,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+9487,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9488,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FPToInt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9489,"io_in_ready", false,-1);
    tracep->declBit(c+9490,"io_in_valid", false,-1);
    tracep->declBus(c+9491,"io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+9492,"io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+9494,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9495,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9496,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9497,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9498,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9499,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9500,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9501,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9502,"io_out_ready", false,-1);
    tracep->declBit(c+9503,"io_out_valid", false,-1);
    tracep->declQuad(c+9504,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+9506,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9507,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9508,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9509,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9510,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9511,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9512,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9936,"F2ICore_io_a", false,-1, 31,0);
    tracep->declBus(c+9937,"F2ICore_io_rm", false,-1, 2,0);
    tracep->declBus(c+9938,"F2ICore_io_op", false,-1, 1,0);
    tracep->declQuad(c+9939,"F2ICore_io_result", false,-1, 63,0);
    tracep->declBit(c+9941,"REG", false,-1);
    tracep->declBit(c+9503,"REG_1", false,-1);
    tracep->declBit(c+9942,"isSingle", false,-1);
    tracep->declBus(c+9938,"coreOp", false,-1, 1,0);
    tracep->declQuad(c+9943,"src", false,-1, 63,0);
    tracep->declBus(c+9937,"rm", false,-1, 2,0);
    tracep->declBit(c+9945,"io_out_bits_result_r", false,-1);
    tracep->declQuad(c+9946,"io_out_bits_result_r_1", false,-1, 63,0);
    tracep->declBus(c+9948,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+9949,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+9950,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+9951,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+9952,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+9953,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9954,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9506,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+9507,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+9508,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+9509,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+9510,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+9511,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9512,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("F2ICore ");
    tracep->declBus(c+9936,"io_a", false,-1, 31,0);
    tracep->declBus(c+9937,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9938,"io_op", false,-1, 1,0);
    tracep->declQuad(c+9939,"io_result", false,-1, 63,0);
    tracep->declBus(c+9955,"shiftRightJam_io_in", false,-1, 24,0);
    tracep->declBus(c+9956,"shiftRightJam_io_shamt", false,-1, 7,0);
    tracep->declBus(c+9957,"shiftRightJam_io_out", false,-1, 24,0);
    tracep->declBit(c+9958,"shiftRightJam_io_sticky", false,-1);
    tracep->declBus(c+9959,"rpath_rounder_io_in", false,-1, 23,0);
    tracep->declBit(c+9960,"rpath_rounder_io_roundIn", false,-1);
    tracep->declBit(c+9958,"rpath_rounder_io_stickyIn", false,-1);
    tracep->declBit(c+9961,"rpath_rounder_io_signIn", false,-1);
    tracep->declBus(c+9937,"rpath_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+9962,"rpath_rounder_io_out", false,-1, 23,0);
    tracep->declBit(c+9963,"rpath_rounder_io_cout", false,-1);
    tracep->declBit(c+9964,"is_signed_int", false,-1);
    tracep->declBit(c+9965,"is_long_int", false,-1);
    tracep->declBit(c+9961,"fp_a_sign", false,-1);
    tracep->declBus(c+9966,"fp_a_exp", false,-1, 7,0);
    tracep->declBus(c+9967,"fp_a_sig", false,-1, 22,0);
    tracep->declBit(c+9968,"decode_a_expNotZero", false,-1);
    tracep->declBit(c+9969,"decode_a_expIsOnes", false,-1);
    tracep->declBit(c+9970,"decode_a_sigNotZero", false,-1);
    tracep->declBit(c+9971,"decode_a__expIsZero", false,-1);
    tracep->declBit(c+9972,"decode_a__isNaN", false,-1);
    tracep->declBus(c+9973,"raw_a_exp", false,-1, 7,0);
    tracep->declBus(c+9974,"raw_a_sig", false,-1, 23,0);
    tracep->declBus(c+9975,"max_int_exp", false,-1, 7,0);
    tracep->declBit(c+9976,"exp_of", false,-1);
    tracep->declBus(c+9977,"lpath_shamt", false,-1, 7,0);
    tracep->declQuad(c+9978,"lpath_sig_shifted", false,-1, 63,0);
    tracep->declBit(c+9980,"lpath_iv", false,-1);
    tracep->declBit(c+9981,"lpath_may_of", false,-1);
    tracep->declBit(c+9982,"lpath_pos_of", false,-1);
    tracep->declBit(c+9983,"lpath_neg_of", false,-1);
    tracep->declBit(c+9984,"lpath_of", false,-1);
    tracep->declQuad(c+9985,"rpath_sig", false,-1, 63,0);
    tracep->declBit(c+9987,"rpath_iv", false,-1);
    tracep->declBit(c+9988,"sel_lpath", false,-1);
    tracep->declBit(c+9989,"of", false,-1);
    tracep->declBit(c+9990,"iv", false,-1);
    tracep->declQuad(c+9991,"int_abs", false,-1, 63,0);
    tracep->declQuad(c+9993,"int_", false,-1, 63,0);
    tracep->declQuad(c+9995,"max_int64", false,-1, 63,0);
    tracep->declQuad(c+9997,"min_int64", false,-1, 63,0);
    tracep->declQuad(c+9999,"max_int32", false,-1, 63,0);
    tracep->declQuad(c+10001,"min_int32", false,-1, 63,0);
    tracep->pushNamePrefix("rpath_rounder ");
    tracep->declBus(c+9959,"io_in", false,-1, 23,0);
    tracep->declBit(c+9960,"io_roundIn", false,-1);
    tracep->declBit(c+9958,"io_stickyIn", false,-1);
    tracep->declBit(c+9961,"io_signIn", false,-1);
    tracep->declBus(c+9937,"io_rm", false,-1, 2,0);
    tracep->declBus(c+9962,"io_out", false,-1, 23,0);
    tracep->declBit(c+9963,"io_cout", false,-1);
    tracep->declBit(c+10003,"g", false,-1);
    tracep->declBit(c+10004,"inexact", false,-1);
    tracep->declBit(c+10005,"r_up", false,-1);
    tracep->declBus(c+10006,"out_r_up", false,-1, 23,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("shiftRightJam ");
    tracep->declBus(c+9955,"io_in", false,-1, 24,0);
    tracep->declBus(c+9956,"io_shamt", false,-1, 7,0);
    tracep->declBus(c+9957,"io_out", false,-1, 24,0);
    tracep->declBit(c+9958,"io_sticky", false,-1);
    tracep->declBit(c+10007,"exceed_max_shift", false,-1);
    tracep->declBus(c+10008,"shamt", false,-1, 4,0);
    tracep->declBus(c+10009,"sticky_mask", false,-1, 24,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("IntToFP ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+9513,"io_in_ready", false,-1);
    tracep->declBit(c+9514,"io_in_valid", false,-1);
    tracep->declBus(c+9515,"io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+9516,"io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+9518,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+9519,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9520,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9521,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9522,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9523,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9524,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9525,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9526,"io_out_ready", false,-1);
    tracep->declBit(c+9527,"io_out_valid", false,-1);
    tracep->declQuad(c+9528,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+9530,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9531,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9532,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9533,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9534,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9535,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9536,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declQuad(c+10010,"IntToFP_prenorm_io_in_int", false,-1, 63,0);
    tracep->declBit(c+10012,"IntToFP_prenorm_io_in_sign", false,-1);
    tracep->declBit(c+10013,"IntToFP_prenorm_io_in_long", false,-1);
    tracep->declQuad(c+10014,"IntToFP_prenorm_io_out_norm_int", false,-1, 62,0);
    tracep->declBus(c+10016,"IntToFP_prenorm_io_out_lzc", false,-1, 5,0);
    tracep->declBit(c+10017,"IntToFP_prenorm_io_out_is_zero", false,-1);
    tracep->declBit(c+10018,"IntToFP_prenorm_io_out_sign", false,-1);
    tracep->declQuad(c+10019,"IntToFP_postnorm_io_in_norm_int", false,-1, 62,0);
    tracep->declBus(c+10021,"IntToFP_postnorm_io_in_lzc", false,-1, 5,0);
    tracep->declBit(c+10022,"IntToFP_postnorm_io_in_is_zero", false,-1);
    tracep->declBit(c+10023,"IntToFP_postnorm_io_in_sign", false,-1);
    tracep->declBus(c+10024,"IntToFP_postnorm_io_rm", false,-1, 2,0);
    tracep->declBus(c+10025,"IntToFP_postnorm_io_result", false,-1, 31,0);
    tracep->declBit(c+10026,"REG", false,-1);
    tracep->declBit(c+9527,"REG_1", false,-1);
    tracep->declBit(c+10027,"isSingle", false,-1);
    tracep->declBit(c+10028,"s2_isSingle_r", false,-1);
    tracep->declBit(c+10029,"s2_isSingle", false,-1);
    tracep->declQuad(c+10019,"r_norm_int", false,-1, 62,0);
    tracep->declBus(c+10021,"r_lzc", false,-1, 5,0);
    tracep->declBit(c+10022,"r_is_zero", false,-1);
    tracep->declBit(c+10023,"r_sign", false,-1);
    tracep->declBus(c+10024,"r_1", false,-1, 2,0);
    tracep->declBus(c+10030,"io_out_bits_result_r", false,-1, 31,0);
    tracep->declBus(c+10031,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+10032,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+10033,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+10034,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+10035,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+10036,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10037,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9530,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+9531,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+9532,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+9533,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+9534,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+9535,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9536,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("IntToFP_postnorm ");
    tracep->declQuad(c+10019,"io_in_norm_int", false,-1, 62,0);
    tracep->declBus(c+10021,"io_in_lzc", false,-1, 5,0);
    tracep->declBit(c+10022,"io_in_is_zero", false,-1);
    tracep->declBit(c+10023,"io_in_sign", false,-1);
    tracep->declBus(c+10024,"io_rm", false,-1, 2,0);
    tracep->declBus(c+10025,"io_result", false,-1, 31,0);
    tracep->declBus(c+10038,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+10039,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+10040,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+10023,"rounder_io_signIn", false,-1);
    tracep->declBus(c+10024,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+10041,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+10042,"rounder_io_cout", false,-1);
    tracep->declBus(c+10043,"exp_raw", false,-1, 7,0);
    tracep->declBus(c+10044,"exp", false,-1, 7,0);
    tracep->declBus(c+10045,"io_result_hi", false,-1, 8,0);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+10038,"io_in", false,-1, 22,0);
    tracep->declBit(c+10039,"io_roundIn", false,-1);
    tracep->declBit(c+10040,"io_stickyIn", false,-1);
    tracep->declBit(c+10023,"io_signIn", false,-1);
    tracep->declBus(c+10024,"io_rm", false,-1, 2,0);
    tracep->declBus(c+10041,"io_out", false,-1, 22,0);
    tracep->declBit(c+10042,"io_cout", false,-1);
    tracep->declBit(c+10046,"g", false,-1);
    tracep->declBit(c+10047,"inexact", false,-1);
    tracep->declBit(c+10048,"r_up", false,-1);
    tracep->declBus(c+10049,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("IntToFP_prenorm ");
    tracep->declQuad(c+10010,"io_in_int", false,-1, 63,0);
    tracep->declBit(c+10012,"io_in_sign", false,-1);
    tracep->declBit(c+10013,"io_in_long", false,-1);
    tracep->declQuad(c+10014,"io_out_norm_int", false,-1, 62,0);
    tracep->declBus(c+10016,"io_out_lzc", false,-1, 5,0);
    tracep->declBit(c+10017,"io_out_is_zero", false,-1);
    tracep->declBit(c+10018,"io_out_sign", false,-1);
    tracep->declQuad(c+10050,"lza_io_b", false,-1, 63,0);
    tracep->declQuad(c+10052,"lza_io_f", false,-1, 63,0);
    tracep->declQuad(c+10010,"pos_lzc_clz_io_in", false,-1, 63,0);
    tracep->declBus(c+10054,"pos_lzc_clz_io_out", false,-1, 5,0);
    tracep->declQuad(c+10052,"neg_lzc_clz_io_in", false,-1, 63,0);
    tracep->declBus(c+10055,"neg_lzc_clz_io_out", false,-1, 5,0);
    tracep->declBit(c+10018,"in_sign", false,-1);
    tracep->declQuad(c+10056,"in_sext", false,-1, 63,0);
    tracep->declQuad(c+10058,"in_raw", false,-1, 63,0);
    tracep->declQuad(c+10060,"in_abs", false,-1, 63,0);
    tracep->declBus(c+10062,"lzc", false,-1, 5,0);
    tracep->declBus(c+10063,"one_mask_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+10064,"one_mask_lo_lo", false,-1, 15,0);
    tracep->declBus(c+10065,"one_mask_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+10066,"one_mask_lo", false,-1, 31,0);
    tracep->declBus(c+10067,"one_mask_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+10068,"one_mask_hi_lo", false,-1, 15,0);
    tracep->declBus(c+10069,"one_mask_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+10070,"one_mask_hi", false,-1, 31,0);
    tracep->declQuad(c+10071,"one_mask", false,-1, 63,0);
    tracep->declBit(c+10073,"lzc_error", false,-1);
    tracep->declQuad(c+10074,"in_shift_s1", false,-1, 62,0);
    tracep->pushNamePrefix("lza ");
    tracep->declQuad(c+10050,"io_b", false,-1, 63,0);
    tracep->declQuad(c+10052,"io_f", false,-1, 63,0);
    tracep->declBit(c+10076,"p_0", false,-1);
    tracep->declBit(c+10077,"k_0", false,-1);
    tracep->declBit(c+10078,"p_1", false,-1);
    tracep->declBit(c+10079,"k_1", false,-1);
    tracep->declBit(c+10080,"f_1", false,-1);
    tracep->declBit(c+10081,"p_2", false,-1);
    tracep->declBit(c+10082,"k_2", false,-1);
    tracep->declBit(c+10083,"f_2", false,-1);
    tracep->declBit(c+10084,"p_3", false,-1);
    tracep->declBit(c+10085,"k_3", false,-1);
    tracep->declBit(c+10086,"f_3", false,-1);
    tracep->declBit(c+10087,"p_4", false,-1);
    tracep->declBit(c+10088,"k_4", false,-1);
    tracep->declBit(c+10089,"f_4", false,-1);
    tracep->declBit(c+10090,"p_5", false,-1);
    tracep->declBit(c+10091,"k_5", false,-1);
    tracep->declBit(c+10092,"f_5", false,-1);
    tracep->declBit(c+10093,"p_6", false,-1);
    tracep->declBit(c+10094,"k_6", false,-1);
    tracep->declBit(c+10095,"f_6", false,-1);
    tracep->declBit(c+10096,"p_7", false,-1);
    tracep->declBit(c+10097,"k_7", false,-1);
    tracep->declBit(c+10098,"f_7", false,-1);
    tracep->declBit(c+10099,"p_8", false,-1);
    tracep->declBit(c+10100,"k_8", false,-1);
    tracep->declBit(c+10101,"f_8", false,-1);
    tracep->declBit(c+10102,"p_9", false,-1);
    tracep->declBit(c+10103,"k_9", false,-1);
    tracep->declBit(c+10104,"f_9", false,-1);
    tracep->declBit(c+10105,"p_10", false,-1);
    tracep->declBit(c+10106,"k_10", false,-1);
    tracep->declBit(c+10107,"f_10", false,-1);
    tracep->declBit(c+10108,"p_11", false,-1);
    tracep->declBit(c+10109,"k_11", false,-1);
    tracep->declBit(c+10110,"f_11", false,-1);
    tracep->declBit(c+10111,"p_12", false,-1);
    tracep->declBit(c+10112,"k_12", false,-1);
    tracep->declBit(c+10113,"f_12", false,-1);
    tracep->declBit(c+10114,"p_13", false,-1);
    tracep->declBit(c+10115,"k_13", false,-1);
    tracep->declBit(c+10116,"f_13", false,-1);
    tracep->declBit(c+10117,"p_14", false,-1);
    tracep->declBit(c+10118,"k_14", false,-1);
    tracep->declBit(c+10119,"f_14", false,-1);
    tracep->declBit(c+10120,"p_15", false,-1);
    tracep->declBit(c+10121,"k_15", false,-1);
    tracep->declBit(c+10122,"f_15", false,-1);
    tracep->declBit(c+10123,"p_16", false,-1);
    tracep->declBit(c+10124,"k_16", false,-1);
    tracep->declBit(c+10125,"f_16", false,-1);
    tracep->declBit(c+10126,"p_17", false,-1);
    tracep->declBit(c+10127,"k_17", false,-1);
    tracep->declBit(c+10128,"f_17", false,-1);
    tracep->declBit(c+10129,"p_18", false,-1);
    tracep->declBit(c+10130,"k_18", false,-1);
    tracep->declBit(c+10131,"f_18", false,-1);
    tracep->declBit(c+10132,"p_19", false,-1);
    tracep->declBit(c+10133,"k_19", false,-1);
    tracep->declBit(c+10134,"f_19", false,-1);
    tracep->declBit(c+10135,"p_20", false,-1);
    tracep->declBit(c+10136,"k_20", false,-1);
    tracep->declBit(c+10137,"f_20", false,-1);
    tracep->declBit(c+10138,"p_21", false,-1);
    tracep->declBit(c+10139,"k_21", false,-1);
    tracep->declBit(c+10140,"f_21", false,-1);
    tracep->declBit(c+10141,"p_22", false,-1);
    tracep->declBit(c+10142,"k_22", false,-1);
    tracep->declBit(c+10143,"f_22", false,-1);
    tracep->declBit(c+10144,"p_23", false,-1);
    tracep->declBit(c+10145,"k_23", false,-1);
    tracep->declBit(c+10146,"f_23", false,-1);
    tracep->declBit(c+10147,"p_24", false,-1);
    tracep->declBit(c+10148,"k_24", false,-1);
    tracep->declBit(c+10149,"f_24", false,-1);
    tracep->declBit(c+10150,"p_25", false,-1);
    tracep->declBit(c+10151,"k_25", false,-1);
    tracep->declBit(c+10152,"f_25", false,-1);
    tracep->declBit(c+10153,"p_26", false,-1);
    tracep->declBit(c+10154,"k_26", false,-1);
    tracep->declBit(c+10155,"f_26", false,-1);
    tracep->declBit(c+10156,"p_27", false,-1);
    tracep->declBit(c+10157,"k_27", false,-1);
    tracep->declBit(c+10158,"f_27", false,-1);
    tracep->declBit(c+10159,"p_28", false,-1);
    tracep->declBit(c+10160,"k_28", false,-1);
    tracep->declBit(c+10161,"f_28", false,-1);
    tracep->declBit(c+10162,"p_29", false,-1);
    tracep->declBit(c+10163,"k_29", false,-1);
    tracep->declBit(c+10164,"f_29", false,-1);
    tracep->declBit(c+10165,"p_30", false,-1);
    tracep->declBit(c+10166,"k_30", false,-1);
    tracep->declBit(c+10167,"f_30", false,-1);
    tracep->declBit(c+10168,"p_31", false,-1);
    tracep->declBit(c+10169,"k_31", false,-1);
    tracep->declBit(c+10170,"f_31", false,-1);
    tracep->declBit(c+10171,"p_32", false,-1);
    tracep->declBit(c+10172,"k_32", false,-1);
    tracep->declBit(c+10173,"f_32", false,-1);
    tracep->declBit(c+10174,"p_33", false,-1);
    tracep->declBit(c+10175,"k_33", false,-1);
    tracep->declBit(c+10176,"f_33", false,-1);
    tracep->declBit(c+10177,"p_34", false,-1);
    tracep->declBit(c+10178,"k_34", false,-1);
    tracep->declBit(c+10179,"f_34", false,-1);
    tracep->declBit(c+10180,"p_35", false,-1);
    tracep->declBit(c+10181,"k_35", false,-1);
    tracep->declBit(c+10182,"f_35", false,-1);
    tracep->declBit(c+10183,"p_36", false,-1);
    tracep->declBit(c+10184,"k_36", false,-1);
    tracep->declBit(c+10185,"f_36", false,-1);
    tracep->declBit(c+10186,"p_37", false,-1);
    tracep->declBit(c+10187,"k_37", false,-1);
    tracep->declBit(c+10188,"f_37", false,-1);
    tracep->declBit(c+10189,"p_38", false,-1);
    tracep->declBit(c+10190,"k_38", false,-1);
    tracep->declBit(c+10191,"f_38", false,-1);
    tracep->declBit(c+10192,"p_39", false,-1);
    tracep->declBit(c+10193,"k_39", false,-1);
    tracep->declBit(c+10194,"f_39", false,-1);
    tracep->declBit(c+10195,"p_40", false,-1);
    tracep->declBit(c+10196,"k_40", false,-1);
    tracep->declBit(c+10197,"f_40", false,-1);
    tracep->declBit(c+10198,"p_41", false,-1);
    tracep->declBit(c+10199,"k_41", false,-1);
    tracep->declBit(c+10200,"f_41", false,-1);
    tracep->declBit(c+10201,"p_42", false,-1);
    tracep->declBit(c+10202,"k_42", false,-1);
    tracep->declBit(c+10203,"f_42", false,-1);
    tracep->declBit(c+10204,"p_43", false,-1);
    tracep->declBit(c+10205,"k_43", false,-1);
    tracep->declBit(c+10206,"f_43", false,-1);
    tracep->declBit(c+10207,"p_44", false,-1);
    tracep->declBit(c+10208,"k_44", false,-1);
    tracep->declBit(c+10209,"f_44", false,-1);
    tracep->declBit(c+10210,"p_45", false,-1);
    tracep->declBit(c+10211,"k_45", false,-1);
    tracep->declBit(c+10212,"f_45", false,-1);
    tracep->declBit(c+10213,"p_46", false,-1);
    tracep->declBit(c+10214,"k_46", false,-1);
    tracep->declBit(c+10215,"f_46", false,-1);
    tracep->declBit(c+10216,"p_47", false,-1);
    tracep->declBit(c+10217,"k_47", false,-1);
    tracep->declBit(c+10218,"f_47", false,-1);
    tracep->declBit(c+10219,"p_48", false,-1);
    tracep->declBit(c+10220,"k_48", false,-1);
    tracep->declBit(c+10221,"f_48", false,-1);
    tracep->declBit(c+10222,"p_49", false,-1);
    tracep->declBit(c+10223,"k_49", false,-1);
    tracep->declBit(c+10224,"f_49", false,-1);
    tracep->declBit(c+10225,"p_50", false,-1);
    tracep->declBit(c+10226,"k_50", false,-1);
    tracep->declBit(c+10227,"f_50", false,-1);
    tracep->declBit(c+10228,"p_51", false,-1);
    tracep->declBit(c+10229,"k_51", false,-1);
    tracep->declBit(c+10230,"f_51", false,-1);
    tracep->declBit(c+10231,"p_52", false,-1);
    tracep->declBit(c+10232,"k_52", false,-1);
    tracep->declBit(c+10233,"f_52", false,-1);
    tracep->declBit(c+10234,"p_53", false,-1);
    tracep->declBit(c+10235,"k_53", false,-1);
    tracep->declBit(c+10236,"f_53", false,-1);
    tracep->declBit(c+10237,"p_54", false,-1);
    tracep->declBit(c+10238,"k_54", false,-1);
    tracep->declBit(c+10239,"f_54", false,-1);
    tracep->declBit(c+10240,"p_55", false,-1);
    tracep->declBit(c+10241,"k_55", false,-1);
    tracep->declBit(c+10242,"f_55", false,-1);
    tracep->declBit(c+10243,"p_56", false,-1);
    tracep->declBit(c+10244,"k_56", false,-1);
    tracep->declBit(c+10245,"f_56", false,-1);
    tracep->declBit(c+10246,"p_57", false,-1);
    tracep->declBit(c+10247,"k_57", false,-1);
    tracep->declBit(c+10248,"f_57", false,-1);
    tracep->declBit(c+10249,"p_58", false,-1);
    tracep->declBit(c+10250,"k_58", false,-1);
    tracep->declBit(c+10251,"f_58", false,-1);
    tracep->declBit(c+10252,"p_59", false,-1);
    tracep->declBit(c+10253,"k_59", false,-1);
    tracep->declBit(c+10254,"f_59", false,-1);
    tracep->declBit(c+10255,"p_60", false,-1);
    tracep->declBit(c+10256,"k_60", false,-1);
    tracep->declBit(c+10257,"f_60", false,-1);
    tracep->declBit(c+10258,"p_61", false,-1);
    tracep->declBit(c+10259,"k_61", false,-1);
    tracep->declBit(c+10260,"f_61", false,-1);
    tracep->declBit(c+10261,"p_62", false,-1);
    tracep->declBit(c+10262,"k_62", false,-1);
    tracep->declBit(c+10263,"f_62", false,-1);
    tracep->declBit(c+10264,"p_63", false,-1);
    tracep->declBit(c+10265,"f_63", false,-1);
    tracep->declBus(c+10266,"io_f_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+10267,"io_f_lo_lo", false,-1, 15,0);
    tracep->declBus(c+10268,"io_f_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+10269,"io_f_lo", false,-1, 31,0);
    tracep->declBus(c+10270,"io_f_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+10271,"io_f_hi_lo", false,-1, 15,0);
    tracep->declBus(c+10272,"io_f_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+10273,"io_f_hi", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("neg_lzc_clz ");
    tracep->declQuad(c+10052,"io_in", false,-1, 63,0);
    tracep->declBus(c+10055,"io_out", false,-1, 5,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pos_lzc_clz ");
    tracep->declQuad(c+10010,"io_in", false,-1, 63,0);
    tracep->declBus(c+10054,"io_out", false,-1, 5,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("outArbiter ");
    tracep->declBit(c+9409,"io_in_0_ready", false,-1);
    tracep->declBit(c+9436,"io_in_0_valid", false,-1);
    tracep->declQuad(c+9537,"io_in_0_bits_result", false,-1, 63,0);
    tracep->declBus(c+9438,"io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9439,"io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9440,"io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9441,"io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9442,"io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9443,"io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9444,"io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9457,"io_in_1_ready", false,-1);
    tracep->declBit(c+9458,"io_in_1_valid", false,-1);
    tracep->declQuad(c+9539,"io_in_1_bits_result", false,-1, 63,0);
    tracep->declBus(c+9460,"io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9461,"io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9462,"io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9463,"io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9464,"io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9465,"io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9466,"io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9479,"io_in_2_ready", false,-1);
    tracep->declBit(c+9480,"io_in_2_valid", false,-1);
    tracep->declQuad(c+9541,"io_in_2_bits_result", false,-1, 63,0);
    tracep->declBus(c+9482,"io_in_2_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9483,"io_in_2_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9484,"io_in_2_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9485,"io_in_2_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9486,"io_in_2_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9487,"io_in_2_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9488,"io_in_2_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9502,"io_in_3_ready", false,-1);
    tracep->declBit(c+9503,"io_in_3_valid", false,-1);
    tracep->declQuad(c+9504,"io_in_3_bits_result", false,-1, 63,0);
    tracep->declBus(c+9506,"io_in_3_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9507,"io_in_3_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9508,"io_in_3_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9509,"io_in_3_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9510,"io_in_3_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9511,"io_in_3_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9512,"io_in_3_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9526,"io_in_4_ready", false,-1);
    tracep->declBit(c+9527,"io_in_4_valid", false,-1);
    tracep->declQuad(c+9528,"io_in_4_bits_result", false,-1, 63,0);
    tracep->declBus(c+9530,"io_in_4_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+9531,"io_in_4_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9532,"io_in_4_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+9533,"io_in_4_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+9534,"io_in_4_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+9535,"io_in_4_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9536,"io_in_4_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9409,"io_out_ready", false,-1);
    tracep->declBit(c+9410,"io_out_valid", false,-1);
    tracep->declQuad(c+9411,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+8816,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+8817,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+9419,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+8829,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+8815,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8818,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10274,"grant_1", false,-1);
    tracep->declBit(c+10275,"grant_2", false,-1);
    tracep->declBit(c+10276,"grant_3", false,-1);
    tracep->declBit(c+10277,"grant_4", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("ibuffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8987,"io_in_ready", false,-1);
    tracep->declBit(c+8988,"io_in_valid", false,-1);
    tracep->declBus(c+7288,"io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"io_in_bits_fp", false,-1);
    tracep->declBus(c+8598,"io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+8600,"io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"io_in_bits_barrier", false,-1);
    tracep->declBus(c+8602,"io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"io_in_bits_reverse", false,-1);
    tracep->declBus(c+8604,"io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"io_in_bits_isvec", false,-1);
    tracep->declBus(c+8607,"io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"io_in_bits_mask", false,-1);
    tracep->declBus(c+8609,"io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8611,"io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"io_in_bits_mem", false,-1);
    tracep->declBit(c+8613,"io_in_bits_mul", false,-1);
    tracep->declBus(c+8614,"io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"io_in_bits_wfd", false,-1);
    tracep->declBit(c+8621,"io_in_bits_fence", false,-1);
    tracep->declBit(c+8622,"io_in_bits_sfu", false,-1);
    tracep->declBit(c+8623,"io_in_bits_readmask", false,-1);
    tracep->declBit(c+8624,"io_in_bits_writemask", false,-1);
    tracep->declBit(c+8625,"io_in_bits_wxd", false,-1);
    tracep->declBus(c+7287,"io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8594,"io_flush_valid", false,-1);
    tracep->declBus(c+8595,"io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+8989,"io_out_0_ready", false,-1);
    tracep->declBit(c+8990,"io_out_0_valid", false,-1);
    tracep->declBus(c+8991,"io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8992,"io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8993,"io_out_0_bits_fp", false,-1);
    tracep->declBus(c+8994,"io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8995,"io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8996,"io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8997,"io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+8998,"io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8999,"io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+8910,"io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+8913,"io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"io_out_0_bits_mask", false,-1);
    tracep->declBus(c+9000,"io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9001,"io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9002,"io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8915,"io_out_0_bits_mem", false,-1);
    tracep->declBit(c+9003,"io_out_0_bits_mul", false,-1);
    tracep->declBus(c+9004,"io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9005,"io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8916,"io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+9006,"io_out_0_bits_fence", false,-1);
    tracep->declBit(c+9007,"io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+9008,"io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+9009,"io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+8921,"io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+9010,"io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9011,"io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9012,"io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9013,"io_out_1_ready", false,-1);
    tracep->declBit(c+9014,"io_out_1_valid", false,-1);
    tracep->declBus(c+9015,"io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9016,"io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9017,"io_out_1_bits_fp", false,-1);
    tracep->declBus(c+9018,"io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9019,"io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+9020,"io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9021,"io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+9022,"io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9023,"io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+8931,"io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+8934,"io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"io_out_1_bits_mask", false,-1);
    tracep->declBus(c+9024,"io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9025,"io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9026,"io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8936,"io_out_1_bits_mem", false,-1);
    tracep->declBit(c+9027,"io_out_1_bits_mul", false,-1);
    tracep->declBus(c+9028,"io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9029,"io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8937,"io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+9030,"io_out_1_bits_fence", false,-1);
    tracep->declBit(c+9031,"io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+9032,"io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+9033,"io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+8942,"io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+9034,"io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9035,"io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9036,"io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9037,"io_out_2_ready", false,-1);
    tracep->declBit(c+9038,"io_out_2_valid", false,-1);
    tracep->declBus(c+9039,"io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9040,"io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9041,"io_out_2_bits_fp", false,-1);
    tracep->declBus(c+9042,"io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9043,"io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+9044,"io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9045,"io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+9046,"io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9047,"io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+8951,"io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+8954,"io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"io_out_2_bits_mask", false,-1);
    tracep->declBus(c+9048,"io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9049,"io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9050,"io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8956,"io_out_2_bits_mem", false,-1);
    tracep->declBit(c+9051,"io_out_2_bits_mul", false,-1);
    tracep->declBus(c+9052,"io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9053,"io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8957,"io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+9054,"io_out_2_bits_fence", false,-1);
    tracep->declBit(c+9055,"io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+9056,"io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+9057,"io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+8962,"io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+9058,"io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9059,"io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9060,"io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9061,"io_out_3_ready", false,-1);
    tracep->declBit(c+9062,"io_out_3_valid", false,-1);
    tracep->declBus(c+9063,"io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9064,"io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9065,"io_out_3_bits_fp", false,-1);
    tracep->declBus(c+9066,"io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9067,"io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+9068,"io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9069,"io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+9070,"io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9071,"io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+8969,"io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+8972,"io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"io_out_3_bits_mask", false,-1);
    tracep->declBus(c+9072,"io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9073,"io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9074,"io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8974,"io_out_3_bits_mem", false,-1);
    tracep->declBit(c+9075,"io_out_3_bits_mul", false,-1);
    tracep->declBus(c+9076,"io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9077,"io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8975,"io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+9078,"io_out_3_bits_fence", false,-1);
    tracep->declBit(c+9079,"io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+9080,"io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+9081,"io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+8980,"io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+9082,"io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9083,"io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9084,"io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8589,"io_ibuffer_ready_0", false,-1);
    tracep->declBit(c+8590,"io_ibuffer_ready_1", false,-1);
    tracep->declBit(c+8591,"io_ibuffer_ready_2", false,-1);
    tracep->declBit(c+8592,"io_ibuffer_ready_3", false,-1);
    tracep->declBit(c+52617,"fifo_0_clock", false,-1);
    tracep->declBit(c+52618,"fifo_0_reset", false,-1);
    tracep->declBit(c+8589,"fifo_0_io_enq_ready", false,-1);
    tracep->declBit(c+10278,"fifo_0_io_enq_valid", false,-1);
    tracep->declBus(c+7288,"fifo_0_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"fifo_0_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"fifo_0_io_enq_bits_fp", false,-1);
    tracep->declBus(c+8598,"fifo_0_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"fifo_0_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+8600,"fifo_0_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"fifo_0_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+8602,"fifo_0_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"fifo_0_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+8604,"fifo_0_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"fifo_0_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"fifo_0_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+8607,"fifo_0_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"fifo_0_io_enq_bits_mask", false,-1);
    tracep->declBus(c+8609,"fifo_0_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"fifo_0_io_enq_bits_mem_unsigned", false,-1);
}

VL_ATTR_COLD void VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper_1__1(VVentus___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VVentus__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper_1__1\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+8611,"fifo_0_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"fifo_0_io_enq_bits_mem", false,-1);
    tracep->declBit(c+8613,"fifo_0_io_enq_bits_mul", false,-1);
    tracep->declBus(c+8614,"fifo_0_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"fifo_0_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"fifo_0_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"fifo_0_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"fifo_0_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"fifo_0_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"fifo_0_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+8621,"fifo_0_io_enq_bits_fence", false,-1);
    tracep->declBit(c+8622,"fifo_0_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+8623,"fifo_0_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+8624,"fifo_0_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+8625,"fifo_0_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+7287,"fifo_0_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"fifo_0_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"fifo_0_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8989,"fifo_0_io_deq_ready", false,-1);
    tracep->declBit(c+8990,"fifo_0_io_deq_valid", false,-1);
    tracep->declBus(c+8991,"fifo_0_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8992,"fifo_0_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8993,"fifo_0_io_deq_bits_fp", false,-1);
    tracep->declBus(c+8994,"fifo_0_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8995,"fifo_0_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+8996,"fifo_0_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8997,"fifo_0_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+8998,"fifo_0_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8999,"fifo_0_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+8910,"fifo_0_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"fifo_0_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"fifo_0_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+8913,"fifo_0_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"fifo_0_io_deq_bits_mask", false,-1);
    tracep->declBus(c+9000,"fifo_0_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9001,"fifo_0_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9002,"fifo_0_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8915,"fifo_0_io_deq_bits_mem", false,-1);
    tracep->declBit(c+9003,"fifo_0_io_deq_bits_mul", false,-1);
    tracep->declBus(c+9004,"fifo_0_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9005,"fifo_0_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8916,"fifo_0_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"fifo_0_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"fifo_0_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"fifo_0_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"fifo_0_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+9006,"fifo_0_io_deq_bits_fence", false,-1);
    tracep->declBit(c+9007,"fifo_0_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+9008,"fifo_0_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+9009,"fifo_0_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+8921,"fifo_0_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+9010,"fifo_0_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9011,"fifo_0_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9012,"fifo_0_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10279,"fifo_0_io_flush", false,-1);
    tracep->declBit(c+52617,"fifo_1_clock", false,-1);
    tracep->declBit(c+52618,"fifo_1_reset", false,-1);
    tracep->declBit(c+8590,"fifo_1_io_enq_ready", false,-1);
    tracep->declBit(c+10280,"fifo_1_io_enq_valid", false,-1);
    tracep->declBus(c+7288,"fifo_1_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"fifo_1_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"fifo_1_io_enq_bits_fp", false,-1);
    tracep->declBus(c+8598,"fifo_1_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"fifo_1_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+8600,"fifo_1_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"fifo_1_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+8602,"fifo_1_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"fifo_1_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+8604,"fifo_1_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"fifo_1_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"fifo_1_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+8607,"fifo_1_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"fifo_1_io_enq_bits_mask", false,-1);
    tracep->declBus(c+8609,"fifo_1_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"fifo_1_io_enq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8611,"fifo_1_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"fifo_1_io_enq_bits_mem", false,-1);
    tracep->declBit(c+8613,"fifo_1_io_enq_bits_mul", false,-1);
    tracep->declBus(c+8614,"fifo_1_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"fifo_1_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"fifo_1_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"fifo_1_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"fifo_1_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"fifo_1_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"fifo_1_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+8621,"fifo_1_io_enq_bits_fence", false,-1);
    tracep->declBit(c+8622,"fifo_1_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+8623,"fifo_1_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+8624,"fifo_1_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+8625,"fifo_1_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+7287,"fifo_1_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"fifo_1_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"fifo_1_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9013,"fifo_1_io_deq_ready", false,-1);
    tracep->declBit(c+9014,"fifo_1_io_deq_valid", false,-1);
    tracep->declBus(c+9015,"fifo_1_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9016,"fifo_1_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9017,"fifo_1_io_deq_bits_fp", false,-1);
    tracep->declBus(c+9018,"fifo_1_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9019,"fifo_1_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+9020,"fifo_1_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9021,"fifo_1_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+9022,"fifo_1_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9023,"fifo_1_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+8931,"fifo_1_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"fifo_1_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"fifo_1_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+8934,"fifo_1_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"fifo_1_io_deq_bits_mask", false,-1);
    tracep->declBus(c+9024,"fifo_1_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9025,"fifo_1_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9026,"fifo_1_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8936,"fifo_1_io_deq_bits_mem", false,-1);
    tracep->declBit(c+9027,"fifo_1_io_deq_bits_mul", false,-1);
    tracep->declBus(c+9028,"fifo_1_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9029,"fifo_1_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8937,"fifo_1_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"fifo_1_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"fifo_1_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"fifo_1_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"fifo_1_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+9030,"fifo_1_io_deq_bits_fence", false,-1);
    tracep->declBit(c+9031,"fifo_1_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+9032,"fifo_1_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+9033,"fifo_1_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+8942,"fifo_1_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+9034,"fifo_1_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9035,"fifo_1_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9036,"fifo_1_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10281,"fifo_1_io_flush", false,-1);
    tracep->declBit(c+52617,"fifo_2_clock", false,-1);
    tracep->declBit(c+52618,"fifo_2_reset", false,-1);
    tracep->declBit(c+8591,"fifo_2_io_enq_ready", false,-1);
    tracep->declBit(c+10282,"fifo_2_io_enq_valid", false,-1);
    tracep->declBus(c+7288,"fifo_2_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"fifo_2_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"fifo_2_io_enq_bits_fp", false,-1);
    tracep->declBus(c+8598,"fifo_2_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"fifo_2_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+8600,"fifo_2_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"fifo_2_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+8602,"fifo_2_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"fifo_2_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+8604,"fifo_2_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"fifo_2_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"fifo_2_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+8607,"fifo_2_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"fifo_2_io_enq_bits_mask", false,-1);
    tracep->declBus(c+8609,"fifo_2_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"fifo_2_io_enq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8611,"fifo_2_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"fifo_2_io_enq_bits_mem", false,-1);
    tracep->declBit(c+8613,"fifo_2_io_enq_bits_mul", false,-1);
    tracep->declBus(c+8614,"fifo_2_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"fifo_2_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"fifo_2_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"fifo_2_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"fifo_2_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"fifo_2_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"fifo_2_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+8621,"fifo_2_io_enq_bits_fence", false,-1);
    tracep->declBit(c+8622,"fifo_2_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+8623,"fifo_2_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+8624,"fifo_2_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+8625,"fifo_2_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+7287,"fifo_2_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"fifo_2_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"fifo_2_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9037,"fifo_2_io_deq_ready", false,-1);
    tracep->declBit(c+9038,"fifo_2_io_deq_valid", false,-1);
    tracep->declBus(c+9039,"fifo_2_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9040,"fifo_2_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9041,"fifo_2_io_deq_bits_fp", false,-1);
    tracep->declBus(c+9042,"fifo_2_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9043,"fifo_2_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+9044,"fifo_2_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9045,"fifo_2_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+9046,"fifo_2_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9047,"fifo_2_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+8951,"fifo_2_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"fifo_2_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"fifo_2_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+8954,"fifo_2_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"fifo_2_io_deq_bits_mask", false,-1);
    tracep->declBus(c+9048,"fifo_2_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9049,"fifo_2_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9050,"fifo_2_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8956,"fifo_2_io_deq_bits_mem", false,-1);
    tracep->declBit(c+9051,"fifo_2_io_deq_bits_mul", false,-1);
    tracep->declBus(c+9052,"fifo_2_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9053,"fifo_2_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8957,"fifo_2_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"fifo_2_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"fifo_2_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"fifo_2_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"fifo_2_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+9054,"fifo_2_io_deq_bits_fence", false,-1);
    tracep->declBit(c+9055,"fifo_2_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+9056,"fifo_2_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+9057,"fifo_2_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+8962,"fifo_2_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+9058,"fifo_2_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9059,"fifo_2_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9060,"fifo_2_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10283,"fifo_2_io_flush", false,-1);
    tracep->declBit(c+52617,"fifo_3_clock", false,-1);
    tracep->declBit(c+52618,"fifo_3_reset", false,-1);
    tracep->declBit(c+8592,"fifo_3_io_enq_ready", false,-1);
    tracep->declBit(c+10284,"fifo_3_io_enq_valid", false,-1);
    tracep->declBus(c+7288,"fifo_3_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+7289,"fifo_3_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8597,"fifo_3_io_enq_bits_fp", false,-1);
    tracep->declBus(c+8598,"fifo_3_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8599,"fifo_3_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+8600,"fifo_3_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8601,"fifo_3_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+8602,"fifo_3_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8603,"fifo_3_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+8604,"fifo_3_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8605,"fifo_3_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8606,"fifo_3_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+8607,"fifo_3_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8608,"fifo_3_io_enq_bits_mask", false,-1);
    tracep->declBus(c+8609,"fifo_3_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8610,"fifo_3_io_enq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8611,"fifo_3_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8612,"fifo_3_io_enq_bits_mem", false,-1);
    tracep->declBit(c+8613,"fifo_3_io_enq_bits_mul", false,-1);
    tracep->declBus(c+8614,"fifo_3_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8615,"fifo_3_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8616,"fifo_3_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8617,"fifo_3_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8618,"fifo_3_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8619,"fifo_3_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8620,"fifo_3_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+8621,"fifo_3_io_enq_bits_fence", false,-1);
    tracep->declBit(c+8622,"fifo_3_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+8623,"fifo_3_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+8624,"fifo_3_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+8625,"fifo_3_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+7287,"fifo_3_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+7287,"fifo_3_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+7288,"fifo_3_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9061,"fifo_3_io_deq_ready", false,-1);
    tracep->declBit(c+9062,"fifo_3_io_deq_valid", false,-1);
    tracep->declBus(c+9063,"fifo_3_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9064,"fifo_3_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9065,"fifo_3_io_deq_bits_fp", false,-1);
    tracep->declBus(c+9066,"fifo_3_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9067,"fifo_3_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+9068,"fifo_3_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9069,"fifo_3_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+9070,"fifo_3_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9071,"fifo_3_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+8969,"fifo_3_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"fifo_3_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"fifo_3_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+8972,"fifo_3_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"fifo_3_io_deq_bits_mask", false,-1);
    tracep->declBus(c+9072,"fifo_3_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9073,"fifo_3_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9074,"fifo_3_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8974,"fifo_3_io_deq_bits_mem", false,-1);
    tracep->declBit(c+9075,"fifo_3_io_deq_bits_mul", false,-1);
    tracep->declBus(c+9076,"fifo_3_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9077,"fifo_3_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8975,"fifo_3_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"fifo_3_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"fifo_3_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"fifo_3_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"fifo_3_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+9078,"fifo_3_io_deq_bits_fence", false,-1);
    tracep->declBit(c+9079,"fifo_3_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+9080,"fifo_3_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+9081,"fifo_3_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+8980,"fifo_3_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+9082,"fifo_3_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9083,"fifo_3_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9084,"fifo_3_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10285,"fifo_3_io_flush", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ibuffer2issue ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+9085,"io_in_0_ready", false,-1);
    tracep->declBit(c+9086,"io_in_0_valid", false,-1);
    tracep->declBus(c+8991,"io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8992,"io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8993,"io_in_0_bits_fp", false,-1);
    tracep->declBus(c+8994,"io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8995,"io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8996,"io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8997,"io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+8998,"io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8999,"io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+8910,"io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+8913,"io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"io_in_0_bits_mask", false,-1);
    tracep->declBus(c+9000,"io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9001,"io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9002,"io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8915,"io_in_0_bits_mem", false,-1);
    tracep->declBit(c+9003,"io_in_0_bits_mul", false,-1);
    tracep->declBus(c+9004,"io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9005,"io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8916,"io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+9006,"io_in_0_bits_fence", false,-1);
    tracep->declBit(c+9007,"io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+9008,"io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+9009,"io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+8921,"io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+9010,"io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9011,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9012,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9087,"io_in_1_ready", false,-1);
    tracep->declBit(c+9088,"io_in_1_valid", false,-1);
    tracep->declBus(c+9015,"io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9016,"io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9017,"io_in_1_bits_fp", false,-1);
    tracep->declBus(c+9018,"io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9019,"io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+9020,"io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9021,"io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+9022,"io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9023,"io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+8931,"io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+8934,"io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"io_in_1_bits_mask", false,-1);
    tracep->declBus(c+9024,"io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9025,"io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9026,"io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8936,"io_in_1_bits_mem", false,-1);
    tracep->declBit(c+9027,"io_in_1_bits_mul", false,-1);
    tracep->declBus(c+9028,"io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9029,"io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8937,"io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+9030,"io_in_1_bits_fence", false,-1);
    tracep->declBit(c+9031,"io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+9032,"io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+9033,"io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+8942,"io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+9034,"io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9035,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9036,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9089,"io_in_2_ready", false,-1);
    tracep->declBit(c+9090,"io_in_2_valid", false,-1);
    tracep->declBus(c+9039,"io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9040,"io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9041,"io_in_2_bits_fp", false,-1);
    tracep->declBus(c+9042,"io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9043,"io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+9044,"io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9045,"io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+9046,"io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9047,"io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+8951,"io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+8954,"io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"io_in_2_bits_mask", false,-1);
    tracep->declBus(c+9048,"io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9049,"io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9050,"io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8956,"io_in_2_bits_mem", false,-1);
    tracep->declBit(c+9051,"io_in_2_bits_mul", false,-1);
    tracep->declBus(c+9052,"io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9053,"io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8957,"io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+9054,"io_in_2_bits_fence", false,-1);
    tracep->declBit(c+9055,"io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+9056,"io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+9057,"io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+8962,"io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+9058,"io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9059,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9060,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9091,"io_in_3_ready", false,-1);
    tracep->declBit(c+9092,"io_in_3_valid", false,-1);
    tracep->declBus(c+9063,"io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9064,"io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9065,"io_in_3_bits_fp", false,-1);
    tracep->declBus(c+9066,"io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9067,"io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+9068,"io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9069,"io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+9070,"io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9071,"io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+8969,"io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+8972,"io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"io_in_3_bits_mask", false,-1);
    tracep->declBus(c+9072,"io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9073,"io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9074,"io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8974,"io_in_3_bits_mem", false,-1);
    tracep->declBit(c+9075,"io_in_3_bits_mul", false,-1);
    tracep->declBus(c+9076,"io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9077,"io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8975,"io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+9078,"io_in_3_bits_fence", false,-1);
    tracep->declBit(c+9079,"io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+9080,"io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+9081,"io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+8980,"io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+9082,"io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9083,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9084,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8626,"io_out_ready", false,-1);
    tracep->declBit(c+8627,"io_out_valid", false,-1);
    tracep->declBus(c+8628,"io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_out_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_out_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_out_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_out_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_out_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_out_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_out_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_out_bits_wfd", false,-1);
    tracep->declBit(c+8922,"io_out_bits_fence", false,-1);
    tracep->declBit(c+8654,"io_out_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_out_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_out_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"rrarbit_clock", false,-1);
    tracep->declBit(c+9085,"rrarbit_io_in_0_ready", false,-1);
    tracep->declBit(c+9086,"rrarbit_io_in_0_valid", false,-1);
    tracep->declBus(c+8991,"rrarbit_io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8992,"rrarbit_io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8993,"rrarbit_io_in_0_bits_fp", false,-1);
    tracep->declBus(c+8994,"rrarbit_io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8995,"rrarbit_io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8996,"rrarbit_io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8997,"rrarbit_io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+8998,"rrarbit_io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8999,"rrarbit_io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+8910,"rrarbit_io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"rrarbit_io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"rrarbit_io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+8913,"rrarbit_io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"rrarbit_io_in_0_bits_mask", false,-1);
    tracep->declBus(c+9000,"rrarbit_io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9001,"rrarbit_io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9002,"rrarbit_io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8915,"rrarbit_io_in_0_bits_mem", false,-1);
    tracep->declBit(c+9003,"rrarbit_io_in_0_bits_mul", false,-1);
    tracep->declBus(c+9004,"rrarbit_io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9005,"rrarbit_io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8916,"rrarbit_io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"rrarbit_io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"rrarbit_io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"rrarbit_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"rrarbit_io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+9006,"rrarbit_io_in_0_bits_fence", false,-1);
    tracep->declBit(c+9007,"rrarbit_io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+9008,"rrarbit_io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+9009,"rrarbit_io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+8921,"rrarbit_io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+9010,"rrarbit_io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9011,"rrarbit_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9012,"rrarbit_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9087,"rrarbit_io_in_1_ready", false,-1);
    tracep->declBit(c+9088,"rrarbit_io_in_1_valid", false,-1);
    tracep->declBus(c+9015,"rrarbit_io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9016,"rrarbit_io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9017,"rrarbit_io_in_1_bits_fp", false,-1);
    tracep->declBus(c+9018,"rrarbit_io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9019,"rrarbit_io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+9020,"rrarbit_io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9021,"rrarbit_io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+9022,"rrarbit_io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9023,"rrarbit_io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+8931,"rrarbit_io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"rrarbit_io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"rrarbit_io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+8934,"rrarbit_io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"rrarbit_io_in_1_bits_mask", false,-1);
    tracep->declBus(c+9024,"rrarbit_io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9025,"rrarbit_io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9026,"rrarbit_io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8936,"rrarbit_io_in_1_bits_mem", false,-1);
    tracep->declBit(c+9027,"rrarbit_io_in_1_bits_mul", false,-1);
    tracep->declBus(c+9028,"rrarbit_io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9029,"rrarbit_io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8937,"rrarbit_io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"rrarbit_io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"rrarbit_io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"rrarbit_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"rrarbit_io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+9030,"rrarbit_io_in_1_bits_fence", false,-1);
    tracep->declBit(c+9031,"rrarbit_io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+9032,"rrarbit_io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+9033,"rrarbit_io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+8942,"rrarbit_io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+9034,"rrarbit_io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9035,"rrarbit_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9036,"rrarbit_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9089,"rrarbit_io_in_2_ready", false,-1);
    tracep->declBit(c+9090,"rrarbit_io_in_2_valid", false,-1);
    tracep->declBus(c+9039,"rrarbit_io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9040,"rrarbit_io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9041,"rrarbit_io_in_2_bits_fp", false,-1);
    tracep->declBus(c+9042,"rrarbit_io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9043,"rrarbit_io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+9044,"rrarbit_io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9045,"rrarbit_io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+9046,"rrarbit_io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9047,"rrarbit_io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+8951,"rrarbit_io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"rrarbit_io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"rrarbit_io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+8954,"rrarbit_io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"rrarbit_io_in_2_bits_mask", false,-1);
    tracep->declBus(c+9048,"rrarbit_io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9049,"rrarbit_io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9050,"rrarbit_io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8956,"rrarbit_io_in_2_bits_mem", false,-1);
    tracep->declBit(c+9051,"rrarbit_io_in_2_bits_mul", false,-1);
    tracep->declBus(c+9052,"rrarbit_io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9053,"rrarbit_io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8957,"rrarbit_io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"rrarbit_io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"rrarbit_io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"rrarbit_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"rrarbit_io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+9054,"rrarbit_io_in_2_bits_fence", false,-1);
    tracep->declBit(c+9055,"rrarbit_io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+9056,"rrarbit_io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+9057,"rrarbit_io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+8962,"rrarbit_io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+9058,"rrarbit_io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9059,"rrarbit_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9060,"rrarbit_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9091,"rrarbit_io_in_3_ready", false,-1);
    tracep->declBit(c+9092,"rrarbit_io_in_3_valid", false,-1);
    tracep->declBus(c+9063,"rrarbit_io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9064,"rrarbit_io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9065,"rrarbit_io_in_3_bits_fp", false,-1);
    tracep->declBus(c+9066,"rrarbit_io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9067,"rrarbit_io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+9068,"rrarbit_io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9069,"rrarbit_io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+9070,"rrarbit_io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9071,"rrarbit_io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+8969,"rrarbit_io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"rrarbit_io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"rrarbit_io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+8972,"rrarbit_io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"rrarbit_io_in_3_bits_mask", false,-1);
    tracep->declBus(c+9072,"rrarbit_io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9073,"rrarbit_io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9074,"rrarbit_io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8974,"rrarbit_io_in_3_bits_mem", false,-1);
    tracep->declBit(c+9075,"rrarbit_io_in_3_bits_mul", false,-1);
    tracep->declBus(c+9076,"rrarbit_io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9077,"rrarbit_io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8975,"rrarbit_io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"rrarbit_io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"rrarbit_io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"rrarbit_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"rrarbit_io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+9078,"rrarbit_io_in_3_bits_fence", false,-1);
    tracep->declBit(c+9079,"rrarbit_io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+9080,"rrarbit_io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+9081,"rrarbit_io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+8980,"rrarbit_io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+9082,"rrarbit_io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9083,"rrarbit_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9084,"rrarbit_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8626,"rrarbit_io_out_ready", false,-1);
    tracep->declBit(c+8627,"rrarbit_io_out_valid", false,-1);
    tracep->declBus(c+8628,"rrarbit_io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"rrarbit_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"rrarbit_io_out_bits_fp", false,-1);
    tracep->declBus(c+8631,"rrarbit_io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"rrarbit_io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"rrarbit_io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"rrarbit_io_out_bits_barrier", false,-1);
    tracep->declBus(c+8635,"rrarbit_io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"rrarbit_io_out_bits_reverse", false,-1);
    tracep->declBus(c+8637,"rrarbit_io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"rrarbit_io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"rrarbit_io_out_bits_isvec", false,-1);
    tracep->declBus(c+8640,"rrarbit_io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"rrarbit_io_out_bits_mask", false,-1);
    tracep->declBus(c+8642,"rrarbit_io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"rrarbit_io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"rrarbit_io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"rrarbit_io_out_bits_mem", false,-1);
    tracep->declBit(c+8646,"rrarbit_io_out_bits_mul", false,-1);
    tracep->declBus(c+8647,"rrarbit_io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"rrarbit_io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"rrarbit_io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"rrarbit_io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"rrarbit_io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"rrarbit_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"rrarbit_io_out_bits_wfd", false,-1);
    tracep->declBit(c+8922,"rrarbit_io_out_bits_fence", false,-1);
    tracep->declBit(c+8654,"rrarbit_io_out_bits_sfu", false,-1);
    tracep->declBit(c+8655,"rrarbit_io_out_bits_readmask", false,-1);
    tracep->declBit(c+8656,"rrarbit_io_out_bits_writemask", false,-1);
    tracep->declBit(c+8657,"rrarbit_io_out_bits_wxd", false,-1);
    tracep->declBus(c+8658,"rrarbit_io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"rrarbit_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"rrarbit_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+10286,"rrarbit_io_chosen", false,-1, 1,0);
    tracep->pushNamePrefix("rrarbit ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+9085,"io_in_0_ready", false,-1);
    tracep->declBit(c+9086,"io_in_0_valid", false,-1);
    tracep->declBus(c+8991,"io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8992,"io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8993,"io_in_0_bits_fp", false,-1);
    tracep->declBus(c+8994,"io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8995,"io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8996,"io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8997,"io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+8998,"io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8999,"io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+8910,"io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8911,"io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8912,"io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+8913,"io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8914,"io_in_0_bits_mask", false,-1);
    tracep->declBus(c+9000,"io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9001,"io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9002,"io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8915,"io_in_0_bits_mem", false,-1);
    tracep->declBit(c+9003,"io_in_0_bits_mul", false,-1);
    tracep->declBus(c+9004,"io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9005,"io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8916,"io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8917,"io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8918,"io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8919,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8920,"io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+9006,"io_in_0_bits_fence", false,-1);
    tracep->declBit(c+9007,"io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+9008,"io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+9009,"io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+8921,"io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+9010,"io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9011,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9012,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9087,"io_in_1_ready", false,-1);
    tracep->declBit(c+9088,"io_in_1_valid", false,-1);
    tracep->declBus(c+9015,"io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9016,"io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9017,"io_in_1_bits_fp", false,-1);
    tracep->declBus(c+9018,"io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9019,"io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+9020,"io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9021,"io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+9022,"io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9023,"io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+8931,"io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8932,"io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8933,"io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+8934,"io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8935,"io_in_1_bits_mask", false,-1);
    tracep->declBus(c+9024,"io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9025,"io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9026,"io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8936,"io_in_1_bits_mem", false,-1);
    tracep->declBit(c+9027,"io_in_1_bits_mul", false,-1);
    tracep->declBus(c+9028,"io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9029,"io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8937,"io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8938,"io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8939,"io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8940,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8941,"io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+9030,"io_in_1_bits_fence", false,-1);
    tracep->declBit(c+9031,"io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+9032,"io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+9033,"io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+8942,"io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+9034,"io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9035,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9036,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9089,"io_in_2_ready", false,-1);
    tracep->declBit(c+9090,"io_in_2_valid", false,-1);
    tracep->declBus(c+9039,"io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9040,"io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9041,"io_in_2_bits_fp", false,-1);
    tracep->declBus(c+9042,"io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9043,"io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+9044,"io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9045,"io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+9046,"io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9047,"io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+8951,"io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8952,"io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8953,"io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+8954,"io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8955,"io_in_2_bits_mask", false,-1);
    tracep->declBus(c+9048,"io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9049,"io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9050,"io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8956,"io_in_2_bits_mem", false,-1);
    tracep->declBit(c+9051,"io_in_2_bits_mul", false,-1);
    tracep->declBus(c+9052,"io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9053,"io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8957,"io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8958,"io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8959,"io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8960,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8961,"io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+9054,"io_in_2_bits_fence", false,-1);
    tracep->declBit(c+9055,"io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+9056,"io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+9057,"io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+8962,"io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+9058,"io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9059,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9060,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9091,"io_in_3_ready", false,-1);
    tracep->declBit(c+9092,"io_in_3_valid", false,-1);
    tracep->declBus(c+9063,"io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+9064,"io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9065,"io_in_3_bits_fp", false,-1);
    tracep->declBus(c+9066,"io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+9067,"io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+9068,"io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+9069,"io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+9070,"io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+9071,"io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+8969,"io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8970,"io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8971,"io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+8972,"io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8973,"io_in_3_bits_mask", false,-1);
    tracep->declBus(c+9072,"io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+9073,"io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+9074,"io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8974,"io_in_3_bits_mem", false,-1);
    tracep->declBit(c+9075,"io_in_3_bits_mul", false,-1);
    tracep->declBus(c+9076,"io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+9077,"io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8975,"io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8976,"io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8977,"io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8978,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8979,"io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+9078,"io_in_3_bits_fence", false,-1);
    tracep->declBit(c+9079,"io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+9080,"io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+9081,"io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+8980,"io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+9082,"io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+9083,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9084,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8626,"io_out_ready", false,-1);
    tracep->declBit(c+8627,"io_out_valid", false,-1);
    tracep->declBus(c+8628,"io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_out_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_out_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_out_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_out_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_out_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_out_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_out_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_out_bits_wfd", false,-1);
    tracep->declBit(c+8922,"io_out_bits_fence", false,-1);
    tracep->declBit(c+8654,"io_out_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_out_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_out_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+10286,"io_chosen", false,-1, 1,0);
    tracep->declBus(c+10287,"lastGrant", false,-1, 1,0);
    tracep->declBit(c+10288,"grantMask_1", false,-1);
    tracep->declBit(c+10289,"grantMask_2", false,-1);
    tracep->declBit(c+10290,"grantMask_3", false,-1);
    tracep->declBit(c+10291,"validMask_1", false,-1);
    tracep->declBit(c+10292,"validMask_2", false,-1);
    tracep->declBit(c+10293,"validMask_3", false,-1);
    tracep->declBit(c+10294,"ctrl_2", false,-1);
    tracep->declBit(c+10295,"ctrl_3", false,-1);
    tracep->declBit(c+10296,"ctrl_4", false,-1);
    tracep->declBit(c+10297,"ctrl_5", false,-1);
    tracep->declBit(c+10298,"ctrl_6", false,-1);
    tracep->declBit(c+10299,"ctrl_7", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("issue ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8722,"io_in_ready", false,-1);
    tracep->declBit(c+8723,"io_in_valid", false,-1);
    tracep->declBus(c+8724,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_in_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"io_in_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"io_in_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_in_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"io_in_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"io_in_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"io_in_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"io_in_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"io_in_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"io_in_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"io_in_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"io_in_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"io_in_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8763,"io_out_sALU_ready", false,-1);
    tracep->declBit(c+8764,"io_out_sALU_valid", false,-1);
    tracep->declBus(c+8724,"io_out_sALU_bits_in1", false,-1, 31,0);
    tracep->declBus(c+8728,"io_out_sALU_bits_in2", false,-1, 31,0);
    tracep->declBus(c+8732,"io_out_sALU_bits_in3", false,-1, 31,0);
    tracep->declBus(c+7280,"io_out_sALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8742,"io_out_sALU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+8748,"io_out_sALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_out_sALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"io_out_sALU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_out_sALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_sALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8765,"io_out_vALU_ready", false,-1);
    tracep->declBit(c+8766,"io_out_vALU_valid", false,-1);
    tracep->declBus(c+8724,"io_out_vALU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_out_vALU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_out_vALU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_out_vALU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_out_vALU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_out_vALU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_out_vALU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_out_vALU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_out_vALU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_out_vALU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_out_vALU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_out_vALU_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_out_vALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8743,"io_out_vALU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8745,"io_out_vALU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"io_out_vALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_out_vALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_out_vALU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8757,"io_out_vALU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"io_out_vALU_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+8761,"io_out_vALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_vALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8767,"io_out_vFPU_ready", false,-1);
    tracep->declBit(c+8768,"io_out_vFPU_valid", false,-1);
    tracep->declBus(c+8724,"io_out_vFPU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_out_vFPU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_out_vFPU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_out_vFPU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_out_vFPU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_out_vFPU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_out_vFPU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_out_vFPU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_out_vFPU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_out_vFPU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_out_vFPU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_out_vFPU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_out_vFPU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_out_vFPU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_out_vFPU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_out_vFPU_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_out_vFPU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"io_out_vFPU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"io_out_vFPU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_out_vFPU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_out_vFPU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"io_out_vFPU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_out_vFPU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_vFPU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8769,"io_out_LSU_ready", false,-1);
    tracep->declBit(c+8770,"io_out_LSU_valid", false,-1);
    tracep->declBus(c+8724,"io_out_LSU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_out_LSU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_out_LSU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_out_LSU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_out_LSU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_out_LSU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_out_LSU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_out_LSU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_out_LSU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_out_LSU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_out_LSU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_out_LSU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_out_LSU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_out_LSU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_out_LSU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_out_LSU_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"io_out_LSU_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_out_LSU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_out_LSU_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"io_out_LSU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"io_out_LSU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"io_out_LSU_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"io_out_LSU_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"io_out_LSU_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"io_out_LSU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_out_LSU_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"io_out_LSU_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"io_out_LSU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"io_out_LSU_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"io_out_LSU_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"io_out_LSU_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"io_out_LSU_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"io_out_LSU_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"io_out_LSU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_out_LSU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"io_out_LSU_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"io_out_LSU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"io_out_LSU_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"io_out_LSU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"io_out_LSU_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"io_out_LSU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_LSU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8771,"io_out_SFU_ready", false,-1);
    tracep->declBit(c+8772,"io_out_SFU_valid", false,-1);
    tracep->declBus(c+8724,"io_out_SFU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_out_SFU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_out_SFU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_out_SFU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_out_SFU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_out_SFU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_out_SFU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_out_SFU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_out_SFU_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_out_SFU_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_out_SFU_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_out_SFU_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_out_SFU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_out_SFU_bits_ctrl_fp", false,-1);
    tracep->declBit(c+8745,"io_out_SFU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_out_SFU_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8748,"io_out_SFU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_out_SFU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_out_SFU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"io_out_SFU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_out_SFU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_SFU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8773,"io_out_SIMT_ready", false,-1);
    tracep->declBit(c+8774,"io_out_SIMT_valid", false,-1);
    tracep->declBit(c+8585,"io_out_SIMT_bits_opcode", false,-1);
    tracep->declBus(c+7280,"io_out_SIMT_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8732,"io_out_SIMT_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+8775,"io_out_SIMT_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+8761,"io_out_SIMT_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_SIMT_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8583,"io_out_warpscheduler_ready", false,-1);
    tracep->declBit(c+8584,"io_out_warpscheduler_valid", false,-1);
    tracep->declBus(c+7280,"io_out_warpscheduler_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8585,"io_out_warpscheduler_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"io_out_warpscheduler_bits_ctrl_barrier", false,-1);
    tracep->declBit(c+8776,"io_out_CSR_ready", false,-1);
    tracep->declBit(c+8777,"io_out_CSR_valid", false,-1);
    tracep->declBus(c+8740,"io_out_CSR_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_out_CSR_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8744,"io_out_CSR_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8746,"io_out_CSR_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8754,"io_out_CSR_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8759,"io_out_CSR_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_out_CSR_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_CSR_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8724,"io_out_CSR_bits_in1", false,-1, 31,0);
    tracep->declBit(c+8778,"io_out_MUL_ready", false,-1);
    tracep->declBit(c+8779,"io_out_MUL_valid", false,-1);
    tracep->declBus(c+8724,"io_out_MUL_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_out_MUL_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_out_MUL_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_out_MUL_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_out_MUL_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_out_MUL_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_out_MUL_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_out_MUL_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_out_MUL_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_out_MUL_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_out_MUL_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_out_MUL_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_out_MUL_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_out_MUL_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_out_MUL_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_out_MUL_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_out_MUL_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"io_out_MUL_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"io_out_MUL_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_out_MUL_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_out_MUL_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"io_out_MUL_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_out_MUL_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_out_MUL_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+9420,"io_out_SIMT_bits_mask_init_lo", false,-1, 1,0);
    tracep->declBus(c+9421,"io_out_SIMT_bits_mask_init_hi", false,-1, 1,0);
    tracep->declBit(c+10300,"beqv_ready", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("lsu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8769,"io_lsu_req_ready", false,-1);
    tracep->declBit(c+8770,"io_lsu_req_valid", false,-1);
    tracep->declBus(c+8724,"io_lsu_req_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_lsu_req_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_lsu_req_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_lsu_req_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_lsu_req_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_lsu_req_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_lsu_req_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_lsu_req_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_lsu_req_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_lsu_req_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_lsu_req_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_lsu_req_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_lsu_req_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_lsu_req_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_lsu_req_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_lsu_req_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"io_lsu_req_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_lsu_req_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_lsu_req_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"io_lsu_req_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"io_lsu_req_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"io_lsu_req_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"io_lsu_req_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"io_lsu_req_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"io_lsu_req_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_lsu_req_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"io_lsu_req_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"io_lsu_req_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"io_lsu_req_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"io_lsu_req_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"io_lsu_req_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"io_lsu_req_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"io_lsu_req_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"io_lsu_req_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_lsu_req_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"io_lsu_req_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"io_lsu_req_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"io_lsu_req_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"io_lsu_req_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"io_lsu_req_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"io_lsu_req_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_lsu_req_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+7311,"io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+7312,"io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+7313,"io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+8830,"io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+8831,"io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+8832,"io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+8833,"io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+8834,"io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+8835,"io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8836,"io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+8837,"io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+8838,"io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+8839,"io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+8840,"io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+8841,"io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8843,"io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+8844,"io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+8845,"io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+8846,"io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7293,"io_dcache_req_ready", false,-1);
    tracep->declBit(c+7294,"io_dcache_req_valid", false,-1);
    tracep->declBus(c+7295,"io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7322,"io_shared_req_ready", false,-1);
    tracep->declBit(c+7323,"io_shared_req_valid", false,-1);
    tracep->declBus(c+7295,"io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+7298,"io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7324,"io_shared_rsp_ready", false,-1);
    tracep->declBit(c+7325,"io_shared_rsp_valid", false,-1);
    tracep->declBus(c+7326,"io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBus(c+8847,"io_fence_end", false,-1, 3,0);
    tracep->declBit(c+52617,"InputFIFO_clock", false,-1);
    tracep->declBit(c+52618,"InputFIFO_reset", false,-1);
    tracep->declBit(c+10301,"InputFIFO_io_enq_ready", false,-1);
    tracep->declBit(c+10302,"InputFIFO_io_enq_valid", false,-1);
    tracep->declBus(c+8724,"InputFIFO_io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"InputFIFO_io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"InputFIFO_io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"InputFIFO_io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"InputFIFO_io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"InputFIFO_io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"InputFIFO_io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"InputFIFO_io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"InputFIFO_io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"InputFIFO_io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"InputFIFO_io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"InputFIFO_io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"InputFIFO_io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"InputFIFO_io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"InputFIFO_io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"InputFIFO_io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"InputFIFO_io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"InputFIFO_io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"InputFIFO_io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"InputFIFO_io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"InputFIFO_io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"InputFIFO_io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"InputFIFO_io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"InputFIFO_io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"InputFIFO_io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"InputFIFO_io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"InputFIFO_io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"InputFIFO_io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"InputFIFO_io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"InputFIFO_io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"InputFIFO_io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"InputFIFO_io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"InputFIFO_io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"InputFIFO_io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"InputFIFO_io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"InputFIFO_io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"InputFIFO_io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"InputFIFO_io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"InputFIFO_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"InputFIFO_io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"InputFIFO_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"InputFIFO_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10303,"InputFIFO_io_deq_ready", false,-1);
    tracep->declBit(c+10304,"InputFIFO_io_deq_valid", false,-1);
    tracep->declBus(c+10305,"InputFIFO_io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+10306,"InputFIFO_io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+10307,"InputFIFO_io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+10308,"InputFIFO_io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+10309,"InputFIFO_io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+10310,"InputFIFO_io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+10311,"InputFIFO_io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+10312,"InputFIFO_io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+10313,"InputFIFO_io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+10314,"InputFIFO_io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+10315,"InputFIFO_io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+10316,"InputFIFO_io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+10317,"InputFIFO_io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+10318,"InputFIFO_io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+10319,"InputFIFO_io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+10320,"InputFIFO_io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+10321,"InputFIFO_io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+10322,"InputFIFO_io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+10323,"InputFIFO_io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+10324,"InputFIFO_io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+10325,"InputFIFO_io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+10326,"InputFIFO_io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+10327,"InputFIFO_io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+10328,"InputFIFO_io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+10329,"InputFIFO_io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+10330,"InputFIFO_io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+10331,"InputFIFO_io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+10332,"InputFIFO_io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10333,"InputFIFO_io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+10334,"InputFIFO_io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+10335,"InputFIFO_io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10336,"InputFIFO_io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+10337,"InputFIFO_io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10338,"InputFIFO_io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10339,"InputFIFO_io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10340,"InputFIFO_io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+10341,"InputFIFO_io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+10342,"InputFIFO_io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+10343,"InputFIFO_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10344,"InputFIFO_io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+10345,"InputFIFO_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10346,"InputFIFO_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"AddrCalc_clock", false,-1);
    tracep->declBit(c+52618,"AddrCalc_reset", false,-1);
    tracep->declBit(c+10303,"AddrCalc_io_from_fifo_ready", false,-1);
    tracep->declBit(c+10304,"AddrCalc_io_from_fifo_valid", false,-1);
    tracep->declBus(c+10305,"AddrCalc_io_from_fifo_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+10306,"AddrCalc_io_from_fifo_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+10307,"AddrCalc_io_from_fifo_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+10308,"AddrCalc_io_from_fifo_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+10309,"AddrCalc_io_from_fifo_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+10310,"AddrCalc_io_from_fifo_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+10311,"AddrCalc_io_from_fifo_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+10312,"AddrCalc_io_from_fifo_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+10313,"AddrCalc_io_from_fifo_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+10314,"AddrCalc_io_from_fifo_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+10315,"AddrCalc_io_from_fifo_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+10316,"AddrCalc_io_from_fifo_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+10317,"AddrCalc_io_from_fifo_bits_mask_0", false,-1);
    tracep->declBit(c+10318,"AddrCalc_io_from_fifo_bits_mask_1", false,-1);
    tracep->declBit(c+10319,"AddrCalc_io_from_fifo_bits_mask_2", false,-1);
    tracep->declBit(c+10320,"AddrCalc_io_from_fifo_bits_mask_3", false,-1);
    tracep->declBus(c+10322,"AddrCalc_io_from_fifo_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+10330,"AddrCalc_io_from_fifo_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+10331,"AddrCalc_io_from_fifo_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+10335,"AddrCalc_io_from_fifo_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10336,"AddrCalc_io_from_fifo_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+10338,"AddrCalc_io_from_fifo_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10339,"AddrCalc_io_from_fifo_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10343,"AddrCalc_io_from_fifo_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10345,"AddrCalc_io_from_fifo_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10346,"AddrCalc_io_from_fifo_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10347,"AddrCalc_io_to_mshr_ready", false,-1);
    tracep->declBit(c+10348,"AddrCalc_io_to_mshr_valid", false,-1);
    tracep->declBus(c+10349,"AddrCalc_io_to_mshr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+10350,"AddrCalc_io_to_mshr_bits_tag_wfd", false,-1);
    tracep->declBit(c+10351,"AddrCalc_io_to_mshr_bits_tag_wxd", false,-1);
    tracep->declBus(c+10352,"AddrCalc_io_to_mshr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10353,"AddrCalc_io_to_mshr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+10354,"AddrCalc_io_to_mshr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+10355,"AddrCalc_io_to_mshr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+10356,"AddrCalc_io_to_mshr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+10357,"AddrCalc_io_to_mshr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+10358,"AddrCalc_io_to_mshr_bits_tag_isvec", false,-1);
    tracep->declBit(c+7296,"AddrCalc_io_to_mshr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+10359,"AddrCalc_io_to_mshr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10360,"AddrCalc_io_to_mshr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+10361,"AddrCalc_io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+7293,"AddrCalc_io_to_dcache_ready", false,-1);
    tracep->declBit(c+7294,"AddrCalc_io_to_dcache_valid", false,-1);
    tracep->declBus(c+7295,"AddrCalc_io_to_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"AddrCalc_io_to_dcache_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"AddrCalc_io_to_dcache_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"AddrCalc_io_to_dcache_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"AddrCalc_io_to_dcache_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"AddrCalc_io_to_dcache_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"AddrCalc_io_to_dcache_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"AddrCalc_io_to_dcache_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"AddrCalc_io_to_dcache_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"AddrCalc_io_to_dcache_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"AddrCalc_io_to_dcache_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"AddrCalc_io_to_dcache_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"AddrCalc_io_to_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"AddrCalc_io_to_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"AddrCalc_io_to_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"AddrCalc_io_to_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7322,"AddrCalc_io_to_shared_ready", false,-1);
    tracep->declBit(c+7323,"AddrCalc_io_to_shared_valid", false,-1);
    tracep->declBus(c+7295,"AddrCalc_io_to_shared_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"AddrCalc_io_to_shared_bits_isWrite", false,-1);
    tracep->declBus(c+7298,"AddrCalc_io_to_shared_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"AddrCalc_io_to_shared_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"AddrCalc_io_to_shared_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"AddrCalc_io_to_shared_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"AddrCalc_io_to_shared_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"AddrCalc_io_to_shared_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"AddrCalc_io_to_shared_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"AddrCalc_io_to_shared_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"AddrCalc_io_to_shared_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"AddrCalc_io_to_shared_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"AddrCalc_io_to_shared_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"AddrCalc_io_to_shared_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"AddrCalc_io_to_shared_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7311,"rspArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+7312,"rspArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+7313,"rspArbiter_io_in_0_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"rspArbiter_io_in_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"rspArbiter_io_in_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"rspArbiter_io_in_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"rspArbiter_io_in_0_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"rspArbiter_io_in_0_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"rspArbiter_io_in_0_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"rspArbiter_io_in_0_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"rspArbiter_io_in_0_bits_activeMask_3", false,-1);
    tracep->declBit(c+7324,"rspArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+7325,"rspArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+7326,"rspArbiter_io_in_1_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"rspArbiter_io_in_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"rspArbiter_io_in_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"rspArbiter_io_in_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"rspArbiter_io_in_1_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"rspArbiter_io_in_1_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"rspArbiter_io_in_1_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"rspArbiter_io_in_1_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"rspArbiter_io_in_1_bits_activeMask_3", false,-1);
    tracep->declBit(c+7311,"rspArbiter_io_out_ready", false,-1);
    tracep->declBit(c+10362,"rspArbiter_io_out_valid", false,-1);
    tracep->declBus(c+10363,"rspArbiter_io_out_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+10364,"rspArbiter_io_out_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10365,"rspArbiter_io_out_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10366,"rspArbiter_io_out_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10367,"rspArbiter_io_out_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+10368,"rspArbiter_io_out_bits_activeMask_0", false,-1);
    tracep->declBit(c+10369,"rspArbiter_io_out_bits_activeMask_1", false,-1);
    tracep->declBit(c+10370,"rspArbiter_io_out_bits_activeMask_2", false,-1);
    tracep->declBit(c+10371,"rspArbiter_io_out_bits_activeMask_3", false,-1);
    tracep->declBit(c+52617,"Coalscer_clock", false,-1);
    tracep->declBit(c+52618,"Coalscer_reset", false,-1);
    tracep->declBit(c+10347,"Coalscer_io_from_addr_ready", false,-1);
    tracep->declBit(c+10348,"Coalscer_io_from_addr_valid", false,-1);
    tracep->declBus(c+10349,"Coalscer_io_from_addr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+10350,"Coalscer_io_from_addr_bits_tag_wfd", false,-1);
    tracep->declBit(c+10351,"Coalscer_io_from_addr_bits_tag_wxd", false,-1);
    tracep->declBus(c+10352,"Coalscer_io_from_addr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10353,"Coalscer_io_from_addr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+10354,"Coalscer_io_from_addr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+10355,"Coalscer_io_from_addr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+10356,"Coalscer_io_from_addr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+10357,"Coalscer_io_from_addr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+10358,"Coalscer_io_from_addr_bits_tag_isvec", false,-1);
    tracep->declBit(c+7296,"Coalscer_io_from_addr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+10359,"Coalscer_io_from_addr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10360,"Coalscer_io_from_addr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+10361,"Coalscer_io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+7311,"Coalscer_io_from_dcache_ready", false,-1);
    tracep->declBit(c+10362,"Coalscer_io_from_dcache_valid", false,-1);
    tracep->declBus(c+10363,"Coalscer_io_from_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+10364,"Coalscer_io_from_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10365,"Coalscer_io_from_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10366,"Coalscer_io_from_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10367,"Coalscer_io_from_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+10368,"Coalscer_io_from_dcache_bits_activeMask_0", false,-1);
    tracep->declBit(c+10369,"Coalscer_io_from_dcache_bits_activeMask_1", false,-1);
    tracep->declBit(c+10370,"Coalscer_io_from_dcache_bits_activeMask_2", false,-1);
    tracep->declBit(c+10371,"Coalscer_io_from_dcache_bits_activeMask_3", false,-1);
    tracep->declBit(c+8830,"Coalscer_io_to_pipe_ready", false,-1);
    tracep->declBit(c+8831,"Coalscer_io_to_pipe_valid", false,-1);
    tracep->declBus(c+8832,"Coalscer_io_to_pipe_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+8833,"Coalscer_io_to_pipe_bits_tag_wfd", false,-1);
    tracep->declBit(c+8834,"Coalscer_io_to_pipe_bits_tag_wxd", false,-1);
    tracep->declBus(c+8835,"Coalscer_io_to_pipe_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8836,"Coalscer_io_to_pipe_bits_tag_mask_0", false,-1);
    tracep->declBit(c+8837,"Coalscer_io_to_pipe_bits_tag_mask_1", false,-1);
    tracep->declBit(c+8838,"Coalscer_io_to_pipe_bits_tag_mask_2", false,-1);
    tracep->declBit(c+8839,"Coalscer_io_to_pipe_bits_tag_mask_3", false,-1);
    tracep->declBit(c+8840,"Coalscer_io_to_pipe_bits_tag_isWrite", false,-1);
    tracep->declBus(c+8841,"Coalscer_io_to_pipe_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"Coalscer_io_to_pipe_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8843,"Coalscer_io_to_pipe_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+8844,"Coalscer_io_to_pipe_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+8845,"Coalscer_io_to_pipe_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+8846,"Coalscer_io_to_pipe_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+52617,"ShiftBoard_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_reset", false,-1);
    tracep->declBit(c+10372,"ShiftBoard_io_left", false,-1);
    tracep->declBit(c+10373,"ShiftBoard_io_right", false,-1);
    tracep->declBit(c+10374,"ShiftBoard_io_full", false,-1);
    tracep->declBit(c+8925,"ShiftBoard_io_empty", false,-1);
    tracep->declBit(c+52617,"ShiftBoard_1_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_1_reset", false,-1);
    tracep->declBit(c+10375,"ShiftBoard_1_io_left", false,-1);
    tracep->declBit(c+10376,"ShiftBoard_1_io_right", false,-1);
    tracep->declBit(c+10377,"ShiftBoard_1_io_full", false,-1);
    tracep->declBit(c+8945,"ShiftBoard_1_io_empty", false,-1);
    tracep->declBit(c+52617,"ShiftBoard_2_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_2_reset", false,-1);
    tracep->declBit(c+10378,"ShiftBoard_2_io_left", false,-1);
    tracep->declBit(c+10379,"ShiftBoard_2_io_right", false,-1);
    tracep->declBit(c+10380,"ShiftBoard_2_io_full", false,-1);
    tracep->declBit(c+8965,"ShiftBoard_2_io_empty", false,-1);
    tracep->declBit(c+52617,"ShiftBoard_3_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_3_reset", false,-1);
    tracep->declBit(c+10381,"ShiftBoard_3_io_left", false,-1);
    tracep->declBit(c+10382,"ShiftBoard_3_io_right", false,-1);
    tracep->declBit(c+10383,"ShiftBoard_3_io_full", false,-1);
    tracep->declBit(c+8983,"ShiftBoard_3_io_empty", false,-1);
    tracep->declBit(c+8945,"shiftBoard_1_empty", false,-1);
    tracep->declBit(c+8925,"shiftBoard_0_empty", false,-1);
    tracep->declBus(c+10384,"io_fence_end_lo", false,-1, 1,0);
    tracep->declBit(c+8983,"shiftBoard_3_empty", false,-1);
    tracep->declBit(c+8965,"shiftBoard_2_empty", false,-1);
    tracep->declBus(c+10385,"io_fence_end_hi", false,-1, 1,0);
    tracep->declBit(c+10374,"shiftBoard_0_full", false,-1);
    tracep->declBit(c+10377,"shiftBoard_1_full", false,-1);
    tracep->declBit(c+10380,"shiftBoard_2_full", false,-1);
    tracep->declBit(c+10383,"shiftBoard_3_full", false,-1);
    tracep->pushNamePrefix("AddrCalc ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10303,"io_from_fifo_ready", false,-1);
    tracep->declBit(c+10304,"io_from_fifo_valid", false,-1);
    tracep->declBus(c+10305,"io_from_fifo_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+10306,"io_from_fifo_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+10307,"io_from_fifo_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+10308,"io_from_fifo_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+10309,"io_from_fifo_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+10310,"io_from_fifo_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+10311,"io_from_fifo_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+10312,"io_from_fifo_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+10313,"io_from_fifo_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+10314,"io_from_fifo_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+10315,"io_from_fifo_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+10316,"io_from_fifo_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+10317,"io_from_fifo_bits_mask_0", false,-1);
    tracep->declBit(c+10318,"io_from_fifo_bits_mask_1", false,-1);
    tracep->declBit(c+10319,"io_from_fifo_bits_mask_2", false,-1);
    tracep->declBit(c+10320,"io_from_fifo_bits_mask_3", false,-1);
    tracep->declBus(c+10322,"io_from_fifo_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+10330,"io_from_fifo_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+10331,"io_from_fifo_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+10335,"io_from_fifo_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10336,"io_from_fifo_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+10338,"io_from_fifo_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10339,"io_from_fifo_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10343,"io_from_fifo_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10345,"io_from_fifo_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10346,"io_from_fifo_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10347,"io_to_mshr_ready", false,-1);
    tracep->declBit(c+10348,"io_to_mshr_valid", false,-1);
    tracep->declBus(c+10349,"io_to_mshr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+10350,"io_to_mshr_bits_tag_wfd", false,-1);
    tracep->declBit(c+10351,"io_to_mshr_bits_tag_wxd", false,-1);
    tracep->declBus(c+10352,"io_to_mshr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10353,"io_to_mshr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+10354,"io_to_mshr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+10355,"io_to_mshr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+10356,"io_to_mshr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+10357,"io_to_mshr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+10358,"io_to_mshr_bits_tag_isvec", false,-1);
    tracep->declBit(c+7296,"io_to_mshr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+10359,"io_to_mshr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10360,"io_to_mshr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+10361,"io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+7293,"io_to_dcache_ready", false,-1);
    tracep->declBit(c+7294,"io_to_dcache_valid", false,-1);
    tracep->declBus(c+7295,"io_to_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_to_dcache_bits_isWrite", false,-1);
    tracep->declBus(c+7297,"io_to_dcache_bits_tag", false,-1, 22,0);
    tracep->declBus(c+7298,"io_to_dcache_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"io_to_dcache_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_to_dcache_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_to_dcache_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_to_dcache_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_to_dcache_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_to_dcache_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_to_dcache_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_to_dcache_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_to_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_to_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_to_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_to_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7322,"io_to_shared_ready", false,-1);
    tracep->declBit(c+7323,"io_to_shared_valid", false,-1);
    tracep->declBus(c+7295,"io_to_shared_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_to_shared_bits_isWrite", false,-1);
    tracep->declBus(c+7298,"io_to_shared_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+7299,"io_to_shared_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_to_shared_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_to_shared_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_to_shared_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_to_shared_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_to_shared_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_to_shared_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_to_shared_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_to_shared_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_to_shared_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_to_shared_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_to_shared_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10386,"state", false,-1, 1,0);
    tracep->declBus(c+10387,"reg_save_in1_0", false,-1, 31,0);
    tracep->declBus(c+10388,"reg_save_in1_1", false,-1, 31,0);
    tracep->declBus(c+10389,"reg_save_in1_2", false,-1, 31,0);
    tracep->declBus(c+10390,"reg_save_in1_3", false,-1, 31,0);
    tracep->declBus(c+10391,"reg_save_in2_0", false,-1, 31,0);
    tracep->declBus(c+10392,"reg_save_in2_1", false,-1, 31,0);
    tracep->declBus(c+10393,"reg_save_in2_2", false,-1, 31,0);
    tracep->declBus(c+10394,"reg_save_in2_3", false,-1, 31,0);
    tracep->declBus(c+7307,"reg_save_in3_0", false,-1, 31,0);
    tracep->declBus(c+7308,"reg_save_in3_1", false,-1, 31,0);
    tracep->declBus(c+7309,"reg_save_in3_2", false,-1, 31,0);
    tracep->declBus(c+7310,"reg_save_in3_3", false,-1, 31,0);
    tracep->declBit(c+10353,"reg_save_mask_0", false,-1);
    tracep->declBit(c+10354,"reg_save_mask_1", false,-1);
    tracep->declBit(c+10355,"reg_save_mask_2", false,-1);
    tracep->declBit(c+10356,"reg_save_mask_3", false,-1);
    tracep->declBus(c+10349,"reg_save_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+10358,"reg_save_ctrl_isvec", false,-1);
    tracep->declBit(c+10357,"reg_save_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+10395,"reg_save_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10396,"reg_save_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+10352,"reg_save_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10350,"reg_save_ctrl_wfd", false,-1);
    tracep->declBit(c+10351,"reg_save_ctrl_wxd", false,-1);
    tracep->declBus(c+10359,"reg_save_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10360,"reg_save_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+7295,"reg_entryID", false,-1, 1,0);
    tracep->declBus(c+10397,"addr_0", false,-1, 31,0);
    tracep->declBit(c+10398,"is_shared_0", false,-1);
    tracep->declBus(c+10399,"addr_1", false,-1, 31,0);
    tracep->declBit(c+10400,"is_shared_1", false,-1);
    tracep->declBus(c+10401,"addr_2", false,-1, 31,0);
    tracep->declBit(c+10402,"is_shared_2", false,-1);
    tracep->declBus(c+10403,"addr_3", false,-1, 31,0);
    tracep->declBit(c+10404,"is_shared_3", false,-1);
    tracep->declBit(c+10405,"all_shared", false,-1);
    tracep->declBus(c+10406,"addr_wire", false,-1, 31,0);
    tracep->declBus(c+7297,"tag", false,-1, 22,0);
    tracep->declBus(c+7298,"setIdx", false,-1, 4,0);
    tracep->declBit(c+10407,"mask_next_0", false,-1);
    tracep->declBit(c+10408,"mask_next_1", false,-1);
    tracep->declBit(c+10409,"mask_next_2", false,-1);
    tracep->declBit(c+10410,"mask_next_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Coalscer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10347,"io_from_addr_ready", false,-1);
    tracep->declBit(c+10348,"io_from_addr_valid", false,-1);
    tracep->declBus(c+10349,"io_from_addr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+10350,"io_from_addr_bits_tag_wfd", false,-1);
    tracep->declBit(c+10351,"io_from_addr_bits_tag_wxd", false,-1);
    tracep->declBus(c+10352,"io_from_addr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10353,"io_from_addr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+10354,"io_from_addr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+10355,"io_from_addr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+10356,"io_from_addr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+10357,"io_from_addr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+10358,"io_from_addr_bits_tag_isvec", false,-1);
    tracep->declBit(c+7296,"io_from_addr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+10359,"io_from_addr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10360,"io_from_addr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+10361,"io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+7311,"io_from_dcache_ready", false,-1);
    tracep->declBit(c+10362,"io_from_dcache_valid", false,-1);
    tracep->declBus(c+10363,"io_from_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+10364,"io_from_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10365,"io_from_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10366,"io_from_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10367,"io_from_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+10368,"io_from_dcache_bits_activeMask_0", false,-1);
    tracep->declBit(c+10369,"io_from_dcache_bits_activeMask_1", false,-1);
    tracep->declBit(c+10370,"io_from_dcache_bits_activeMask_2", false,-1);
    tracep->declBit(c+10371,"io_from_dcache_bits_activeMask_3", false,-1);
    tracep->declBit(c+8830,"io_to_pipe_ready", false,-1);
    tracep->declBit(c+8831,"io_to_pipe_valid", false,-1);
    tracep->declBus(c+8832,"io_to_pipe_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+8833,"io_to_pipe_bits_tag_wfd", false,-1);
    tracep->declBit(c+8834,"io_to_pipe_bits_tag_wxd", false,-1);
    tracep->declBus(c+8835,"io_to_pipe_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8836,"io_to_pipe_bits_tag_mask_0", false,-1);
    tracep->declBit(c+8837,"io_to_pipe_bits_tag_mask_1", false,-1);
    tracep->declBit(c+8838,"io_to_pipe_bits_tag_mask_2", false,-1);
    tracep->declBit(c+8839,"io_to_pipe_bits_tag_mask_3", false,-1);
    tracep->declBit(c+8840,"io_to_pipe_bits_tag_isWrite", false,-1);
    tracep->declBus(c+8841,"io_to_pipe_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_to_pipe_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8843,"io_to_pipe_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+8844,"io_to_pipe_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+8845,"io_to_pipe_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+8846,"io_to_pipe_bits_data_3", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+10411+i*1,"data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_0_raw_data_en", false,-1);
    tracep->declBus(c+10415,"data_0_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+10416,"data_0_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+10364,"data_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10363,"data_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+10368,"data_0_MPORT_mask", false,-1);
    tracep->declBit(c+10417,"data_0_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_0_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+10419,"data_0_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_0_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_0_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_0_MPORT_4_mask", false,-1);
    tracep->declBit(c+10420,"data_0_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+10421+i*1,"data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_1_raw_data_en", false,-1);
    tracep->declBus(c+10415,"data_1_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+10425,"data_1_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+10365,"data_1_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10363,"data_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+10369,"data_1_MPORT_mask", false,-1);
    tracep->declBit(c+10417,"data_1_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_1_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+10419,"data_1_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_1_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_1_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_1_MPORT_4_mask", false,-1);
    tracep->declBit(c+10420,"data_1_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+10426+i*1,"data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_2_raw_data_en", false,-1);
    tracep->declBus(c+10415,"data_2_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+10430,"data_2_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+10366,"data_2_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10363,"data_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+10370,"data_2_MPORT_mask", false,-1);
    tracep->declBit(c+10417,"data_2_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_2_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+10419,"data_2_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_2_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_2_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_2_MPORT_4_mask", false,-1);
    tracep->declBit(c+10420,"data_2_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+10431+i*1,"data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_3_raw_data_en", false,-1);
    tracep->declBus(c+10415,"data_3_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+10435,"data_3_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+10367,"data_3_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10363,"data_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+10371,"data_3_MPORT_mask", false,-1);
    tracep->declBit(c+10417,"data_3_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_3_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+10419,"data_3_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_3_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+10418,"data_3_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_3_MPORT_4_mask", false,-1);
    tracep->declBit(c+10420,"data_3_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+10436+i*3,"tag", true,(i+0), 95,0);
    }
    tracep->declBit(c+52667,"tag_output_tag_MPORT_en", false,-1);
    tracep->declBus(c+10415,"tag_output_tag_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+10448,"tag_output_tag_MPORT_data", false,-1, 95,0);
    tracep->declArray(c+10451,"tag_MPORT_1_data", false,-1, 95,0);
    tracep->declBus(c+10418,"tag_MPORT_1_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"tag_MPORT_1_mask", false,-1);
    tracep->declBit(c+10419,"tag_MPORT_1_en", false,-1);
    tracep->declArray(c+10451,"tag_MPORT_3_data", false,-1, 95,0);
    tracep->declBus(c+10418,"tag_MPORT_3_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"tag_MPORT_3_mask", false,-1);
    tracep->declBit(c+10420,"tag_MPORT_3_en", false,-1);
    tracep->declBus(c+10454,"currentMask_0", false,-1, 3,0);
    tracep->declBus(c+10455,"currentMask_1", false,-1, 3,0);
    tracep->declBus(c+10456,"currentMask_2", false,-1, 3,0);
    tracep->declBus(c+10457,"currentMask_3", false,-1, 3,0);
    tracep->declBus(c+10458,"inv_activeMask", false,-1, 3,0);
    tracep->declBus(c+10459,"used", false,-1, 3,0);
    tracep->declBus(c+10460,"complete", false,-1, 3,0);
    tracep->declBus(c+10415,"output_entry", false,-1, 1,0);
    tracep->declBus(c+10418,"valid_entry", false,-1, 1,0);
    tracep->declBit(c+10461,"reg_req_mask_0", false,-1);
    tracep->declBit(c+10462,"reg_req_mask_1", false,-1);
    tracep->declBit(c+10463,"reg_req_mask_2", false,-1);
    tracep->declBit(c+10464,"reg_req_mask_3", false,-1);
    tracep->declBus(c+10465,"state", false,-1, 1,0);
    tracep->declArray(c+10466,"lo_1", false,-1, 81,0);
    tracep->declBus(c+10469,"hi_1", false,-1, 13,0);
    tracep->declBus(c+8842,"output_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8841,"output_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBit(c+8840,"output_tag_isWrite", false,-1);
    tracep->declBus(c+10470,"output_tag_wordOffset1H_0", false,-1, 3,0);
    tracep->declBus(c+10471,"output_tag_wordOffset1H_1", false,-1, 3,0);
    tracep->declBus(c+10472,"output_tag_wordOffset1H_2", false,-1, 3,0);
    tracep->declBus(c+10473,"output_tag_wordOffset1H_3", false,-1, 3,0);
    tracep->declBit(c+10474,"output_tag_isvec", false,-1);
    tracep->declBit(c+10475,"output_tag_unsigned", false,-1);
    tracep->declBit(c+8836,"output_tag_mask_0", false,-1);
    tracep->declBit(c+8837,"output_tag_mask_1", false,-1);
    tracep->declBit(c+8838,"output_tag_mask_2", false,-1);
    tracep->declBit(c+8839,"output_tag_mask_3", false,-1);
    tracep->declBus(c+8835,"output_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8834,"output_tag_wxd", false,-1);
    tracep->declBit(c+8833,"output_tag_wfd", false,-1);
    tracep->declBus(c+8832,"output_tag_warp_id", false,-1, 1,0);
    tracep->declBus(c+10476,"output_data_0_result", false,-1, 31,0);
    tracep->declBus(c+10477,"output_data_1_result", false,-1, 31,0);
    tracep->declBus(c+10478,"output_data_2_result", false,-1, 31,0);
    tracep->declBus(c+10479,"output_data_3_result", false,-1, 31,0);
    tracep->declArray(c+10480,"io_to_pipe_bits_tag_lo", false,-1, 81,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("InputFIFO ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10301,"io_enq_ready", false,-1);
    tracep->declBit(c+10302,"io_enq_valid", false,-1);
    tracep->declBus(c+8724,"io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+8740,"io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+7280,"io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+8742,"io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+8743,"io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8585,"io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8744,"io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+8745,"io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+8747,"io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+8748,"io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8749,"io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+8750,"io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+8751,"io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8752,"io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+8753,"io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8754,"io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8756,"io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+8757,"io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+8759,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8760,"io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+8761,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10303,"io_deq_ready", false,-1);
    tracep->declBit(c+10304,"io_deq_valid", false,-1);
    tracep->declBus(c+10305,"io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+10306,"io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+10307,"io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+10308,"io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+10309,"io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+10310,"io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+10311,"io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+10312,"io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+10313,"io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+10314,"io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+10315,"io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+10316,"io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+10317,"io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+10318,"io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+10319,"io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+10320,"io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+10321,"io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+10322,"io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+10323,"io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+10324,"io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+10325,"io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+10326,"io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+10327,"io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+10328,"io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+10329,"io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+10330,"io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+10331,"io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+10332,"io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10333,"io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+10334,"io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+10335,"io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10336,"io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+10337,"io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10338,"io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10339,"io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10340,"io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+10341,"io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+10342,"io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+10343,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10344,"io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+10345,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10346,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10483+i*1,"ram_in1_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10305,"ram_in1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8724,"ram_in1_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_0_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in1_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10485+i*1,"ram_in1_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10306,"ram_in1_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8725,"ram_in1_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_1_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in1_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10486+i*1,"ram_in1_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10307,"ram_in1_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8726,"ram_in1_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_2_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in1_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10487+i*1,"ram_in1_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10308,"ram_in1_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8727,"ram_in1_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_3_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in1_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10488+i*1,"ram_in2_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10309,"ram_in2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8728,"ram_in2_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_0_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in2_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10489+i*1,"ram_in2_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10310,"ram_in2_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8729,"ram_in2_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_1_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in2_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10490+i*1,"ram_in2_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10311,"ram_in2_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8730,"ram_in2_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_2_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in2_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10491+i*1,"ram_in2_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10312,"ram_in2_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8731,"ram_in2_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_3_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in2_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10492+i*1,"ram_in3_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10313,"ram_in3_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8732,"ram_in3_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_0_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in3_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10493+i*1,"ram_in3_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10314,"ram_in3_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8733,"ram_in3_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_1_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in3_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10494+i*1,"ram_in3_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10315,"ram_in3_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8734,"ram_in3_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_2_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in3_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10495+i*1,"ram_in3_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10316,"ram_in3_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8735,"ram_in3_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_3_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_in3_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10496+i*1,"ram_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10317,"ram_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8736,"ram_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10497+i*1,"ram_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10318,"ram_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8737,"ram_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10498+i*1,"ram_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10319,"ram_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8738,"ram_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10499+i*1,"ram_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10320,"ram_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8739,"ram_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10500+i*1,"ram_ctrl_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10321,"ram_ctrl_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8740,"ram_ctrl_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_inst_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_inst_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10501+i*1,"ram_ctrl_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10322,"ram_ctrl_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_ctrl_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wid_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10502+i*1,"ram_ctrl_fp", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_fp_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10323,"ram_ctrl_fp_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8741,"ram_ctrl_fp_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_fp_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_fp_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10503+i*1,"ram_ctrl_branch", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_branch_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_branch_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10324,"ram_ctrl_branch_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8742,"ram_ctrl_branch_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_branch_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_branch_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_branch_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10504+i*1,"ram_ctrl_simt_stack", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10325,"ram_ctrl_simt_stack_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8743,"ram_ctrl_simt_stack_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_simt_stack_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10505+i*1,"ram_ctrl_simt_stack_op", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10326,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8585,"ram_ctrl_simt_stack_op_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_simt_stack_op_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10506+i*1,"ram_ctrl_barrier", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_barrier_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10327,"ram_ctrl_barrier_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8586,"ram_ctrl_barrier_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_barrier_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_barrier_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10507+i*1,"ram_ctrl_csr", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_csr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_csr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10328,"ram_ctrl_csr_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8744,"ram_ctrl_csr_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_csr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_csr_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_csr_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10508+i*1,"ram_ctrl_reverse", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_reverse_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10329,"ram_ctrl_reverse_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8745,"ram_ctrl_reverse_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reverse_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_reverse_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10509+i*1,"ram_ctrl_isvec", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_isvec_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10330,"ram_ctrl_isvec_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8746,"ram_ctrl_isvec_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_isvec_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_isvec_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10510+i*1,"ram_ctrl_mem_unsigned", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10331,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8747,"ram_ctrl_mem_unsigned_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_mem_unsigned_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10511+i*1,"ram_ctrl_alu_fn", true,(i+0), 5,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10332,"ram_ctrl_alu_fn_io_deq_bits_MPORT_data", false,-1, 5,0);
    tracep->declBus(c+8748,"ram_ctrl_alu_fn_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_alu_fn_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10512+i*1,"ram_ctrl_mem", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10333,"ram_ctrl_mem_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8749,"ram_ctrl_mem_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_mem_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10513+i*1,"ram_ctrl_mul", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mul_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10334,"ram_ctrl_mul_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8750,"ram_ctrl_mul_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mul_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_mul_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10514+i*1,"ram_ctrl_mem_cmd", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10335,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8751,"ram_ctrl_mem_cmd_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_mem_cmd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10515+i*1,"ram_ctrl_mop", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mop_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mop_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10336,"ram_ctrl_mop_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8752,"ram_ctrl_mop_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mop_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mop_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_mop_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10516+i*1,"ram_ctrl_reg_idx3", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10337,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8753,"ram_ctrl_reg_idx3_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_reg_idx3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10517+i*1,"ram_ctrl_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10338,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8754,"ram_ctrl_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10518+i*1,"ram_ctrl_wfd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wfd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10339,"ram_ctrl_wfd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8755,"ram_ctrl_wfd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wfd_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_wfd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10519+i*1,"ram_ctrl_sfu", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_sfu_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10340,"ram_ctrl_sfu_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8756,"ram_ctrl_sfu_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_sfu_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_sfu_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10520+i*1,"ram_ctrl_readmask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_readmask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10341,"ram_ctrl_readmask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8757,"ram_ctrl_readmask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_readmask_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_readmask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10521+i*1,"ram_ctrl_writemask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_writemask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10342,"ram_ctrl_writemask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8758,"ram_ctrl_writemask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_writemask_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_writemask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10522+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+10343,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8759,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10523+i*1,"ram_ctrl_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10344,"ram_ctrl_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8760,"ram_ctrl_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_pc_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10524+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10345,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8761,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10525+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+10346,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8762,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+10484,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+10304,"maybe_full", false,-1);
    tracep->declBit(c+10526,"empty", false,-1);
    tracep->declBit(c+10484,"do_enq", false,-1);
    tracep->declBit(c+10527,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10372,"io_left", false,-1);
    tracep->declBit(c+10373,"io_right", false,-1);
    tracep->declBit(c+10374,"io_full", false,-1);
    tracep->declBit(c+8925,"io_empty", false,-1);
    tracep->declBit(c+10528,"taps_0", false,-1);
    tracep->declBit(c+10529,"taps_1", false,-1);
    tracep->declBit(c+10530,"taps_2", false,-1);
    tracep->declBit(c+10374,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10375,"io_left", false,-1);
    tracep->declBit(c+10376,"io_right", false,-1);
    tracep->declBit(c+10377,"io_full", false,-1);
    tracep->declBit(c+8945,"io_empty", false,-1);
    tracep->declBit(c+10531,"taps_0", false,-1);
    tracep->declBit(c+10532,"taps_1", false,-1);
    tracep->declBit(c+10533,"taps_2", false,-1);
    tracep->declBit(c+10377,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10378,"io_left", false,-1);
    tracep->declBit(c+10379,"io_right", false,-1);
    tracep->declBit(c+10380,"io_full", false,-1);
    tracep->declBit(c+8965,"io_empty", false,-1);
    tracep->declBit(c+10534,"taps_0", false,-1);
    tracep->declBit(c+10535,"taps_1", false,-1);
    tracep->declBit(c+10536,"taps_2", false,-1);
    tracep->declBit(c+10380,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10381,"io_left", false,-1);
    tracep->declBit(c+10382,"io_right", false,-1);
    tracep->declBit(c+10383,"io_full", false,-1);
    tracep->declBit(c+8983,"io_empty", false,-1);
    tracep->declBit(c+10537,"taps_0", false,-1);
    tracep->declBit(c+10538,"taps_1", false,-1);
    tracep->declBit(c+10539,"taps_2", false,-1);
    tracep->declBit(c+10383,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rspArbiter ");
    tracep->declBit(c+7311,"io_in_0_ready", false,-1);
    tracep->declBit(c+7312,"io_in_0_valid", false,-1);
    tracep->declBus(c+7313,"io_in_0_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7314,"io_in_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7315,"io_in_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7316,"io_in_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7317,"io_in_0_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7318,"io_in_0_bits_activeMask_0", false,-1);
    tracep->declBit(c+7319,"io_in_0_bits_activeMask_1", false,-1);
    tracep->declBit(c+7320,"io_in_0_bits_activeMask_2", false,-1);
    tracep->declBit(c+7321,"io_in_0_bits_activeMask_3", false,-1);
    tracep->declBit(c+7324,"io_in_1_ready", false,-1);
    tracep->declBit(c+7325,"io_in_1_valid", false,-1);
    tracep->declBus(c+7326,"io_in_1_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"io_in_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"io_in_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"io_in_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"io_in_1_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"io_in_1_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"io_in_1_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"io_in_1_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"io_in_1_bits_activeMask_3", false,-1);
    tracep->declBit(c+7311,"io_out_ready", false,-1);
    tracep->declBit(c+10362,"io_out_valid", false,-1);
    tracep->declBus(c+10363,"io_out_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+10364,"io_out_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10365,"io_out_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10366,"io_out_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10367,"io_out_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+10368,"io_out_bits_activeMask_0", false,-1);
    tracep->declBit(c+10369,"io_out_bits_activeMask_1", false,-1);
    tracep->declBit(c+10370,"io_out_bits_activeMask_2", false,-1);
    tracep->declBit(c+10371,"io_out_bits_activeMask_3", false,-1);
    tracep->declBit(c+8130,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("lsu2wb ");
    tracep->declBit(c+8830,"io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+8831,"io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+8832,"io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+8833,"io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+8834,"io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+8835,"io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8836,"io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+8837,"io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+8838,"io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+8839,"io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+8840,"io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+8841,"io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8843,"io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+8844,"io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+8845,"io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+8846,"io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+8894,"io_out_x_ready", false,-1);
    tracep->declBit(c+8895,"io_out_x_valid", false,-1);
    tracep->declBus(c+8843,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8834,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8835,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8896,"io_out_v_ready", false,-1);
    tracep->declBit(c+8897,"io_out_v_valid", false,-1);
    tracep->declBus(c+8843,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8844,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8845,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8846,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8836,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8837,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8838,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8839,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8833,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8835,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mul ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8778,"io_in_ready", false,-1);
    tracep->declBit(c+8779,"io_in_valid", false,-1);
    tracep->declBus(c+8724,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+8732,"io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+8733,"io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+8734,"io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+8735,"io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8745,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"io_out_x_ready", false,-1);
    tracep->declBit(c+8872,"io_out_x_valid", false,-1);
    tracep->declBus(c+8873,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8875,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"io_out_v_ready", false,-1);
    tracep->declBit(c+8880,"io_out_v_valid", false,-1);
    tracep->declBus(c+8881,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8890,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_reset", false,-1);
    tracep->declBit(c+8778,"ArrayMultiplier_io_in_ready", false,-1);
    tracep->declBit(c+8779,"ArrayMultiplier_io_in_valid", false,-1);
    tracep->declBit(c+8736,"ArrayMultiplier_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"ArrayMultiplier_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"ArrayMultiplier_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"ArrayMultiplier_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+10540,"ArrayMultiplier_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+10541,"ArrayMultiplier_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+8732,"ArrayMultiplier_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+7280,"ArrayMultiplier_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8748,"ArrayMultiplier_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"ArrayMultiplier_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"ArrayMultiplier_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"ArrayMultiplier_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"ArrayMultiplier_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"ArrayMultiplier_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10542,"ArrayMultiplier_io_out_ready", false,-1);
    tracep->declBit(c+10543,"ArrayMultiplier_io_out_valid", false,-1);
    tracep->declBit(c+10544,"ArrayMultiplier_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+10545,"ArrayMultiplier_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+10546,"ArrayMultiplier_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+10547,"ArrayMultiplier_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+10548,"ArrayMultiplier_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+10549,"ArrayMultiplier_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+10550,"ArrayMultiplier_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10551,"ArrayMultiplier_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10552,"ArrayMultiplier_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10553,"ArrayMultiplier_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10554,"ArrayMultiplier_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_1_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_1_reset", false,-1);
    tracep->declBit(c+10555,"ArrayMultiplier_1_io_in_ready", false,-1);
    tracep->declBit(c+8779,"ArrayMultiplier_1_io_in_valid", false,-1);
    tracep->declBit(c+8736,"ArrayMultiplier_1_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"ArrayMultiplier_1_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"ArrayMultiplier_1_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"ArrayMultiplier_1_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+10556,"ArrayMultiplier_1_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+10557,"ArrayMultiplier_1_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+8733,"ArrayMultiplier_1_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+7280,"ArrayMultiplier_1_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8748,"ArrayMultiplier_1_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"ArrayMultiplier_1_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"ArrayMultiplier_1_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"ArrayMultiplier_1_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"ArrayMultiplier_1_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"ArrayMultiplier_1_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10558,"ArrayMultiplier_1_io_out_ready", false,-1);
    tracep->declBit(c+10559,"ArrayMultiplier_1_io_out_valid", false,-1);
    tracep->declBit(c+10560,"ArrayMultiplier_1_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+10561,"ArrayMultiplier_1_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+10562,"ArrayMultiplier_1_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+10563,"ArrayMultiplier_1_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+10564,"ArrayMultiplier_1_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+10565,"ArrayMultiplier_1_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+10566,"ArrayMultiplier_1_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10567,"ArrayMultiplier_1_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10568,"ArrayMultiplier_1_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10569,"ArrayMultiplier_1_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10570,"ArrayMultiplier_1_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_2_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_2_reset", false,-1);
    tracep->declBit(c+10571,"ArrayMultiplier_2_io_in_ready", false,-1);
    tracep->declBit(c+8779,"ArrayMultiplier_2_io_in_valid", false,-1);
    tracep->declBit(c+8736,"ArrayMultiplier_2_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"ArrayMultiplier_2_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"ArrayMultiplier_2_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"ArrayMultiplier_2_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+10572,"ArrayMultiplier_2_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+10573,"ArrayMultiplier_2_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+8734,"ArrayMultiplier_2_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+7280,"ArrayMultiplier_2_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8748,"ArrayMultiplier_2_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"ArrayMultiplier_2_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"ArrayMultiplier_2_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"ArrayMultiplier_2_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"ArrayMultiplier_2_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"ArrayMultiplier_2_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10574,"ArrayMultiplier_2_io_out_ready", false,-1);
    tracep->declBit(c+10575,"ArrayMultiplier_2_io_out_valid", false,-1);
    tracep->declBit(c+10576,"ArrayMultiplier_2_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+10577,"ArrayMultiplier_2_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+10578,"ArrayMultiplier_2_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+10579,"ArrayMultiplier_2_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+10580,"ArrayMultiplier_2_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+10581,"ArrayMultiplier_2_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+10582,"ArrayMultiplier_2_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10583,"ArrayMultiplier_2_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10584,"ArrayMultiplier_2_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10585,"ArrayMultiplier_2_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10586,"ArrayMultiplier_2_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_3_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_3_reset", false,-1);
    tracep->declBit(c+10587,"ArrayMultiplier_3_io_in_ready", false,-1);
    tracep->declBit(c+8779,"ArrayMultiplier_3_io_in_valid", false,-1);
    tracep->declBit(c+8736,"ArrayMultiplier_3_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"ArrayMultiplier_3_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"ArrayMultiplier_3_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"ArrayMultiplier_3_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+10588,"ArrayMultiplier_3_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+10589,"ArrayMultiplier_3_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+8735,"ArrayMultiplier_3_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+7280,"ArrayMultiplier_3_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+8748,"ArrayMultiplier_3_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"ArrayMultiplier_3_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"ArrayMultiplier_3_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"ArrayMultiplier_3_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"ArrayMultiplier_3_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"ArrayMultiplier_3_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10590,"ArrayMultiplier_3_io_out_ready", false,-1);
    tracep->declBit(c+10591,"ArrayMultiplier_3_io_out_valid", false,-1);
    tracep->declBit(c+10592,"ArrayMultiplier_3_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+10593,"ArrayMultiplier_3_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+10594,"ArrayMultiplier_3_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+10595,"ArrayMultiplier_3_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+10596,"ArrayMultiplier_3_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+10597,"ArrayMultiplier_3_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+10598,"ArrayMultiplier_3_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10599,"ArrayMultiplier_3_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+10600,"ArrayMultiplier_3_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+10601,"ArrayMultiplier_3_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10602,"ArrayMultiplier_3_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_x_clock", false,-1);
    tracep->declBit(c+52618,"result_x_reset", false,-1);
    tracep->declBit(c+10603,"result_x_io_enq_ready", false,-1);
    tracep->declBit(c+10604,"result_x_io_enq_valid", false,-1);
    tracep->declBus(c+10548,"result_x_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+10552,"result_x_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+10550,"result_x_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+10549,"result_x_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+10553,"result_x_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10554,"result_x_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"result_x_io_deq_ready", false,-1);
    tracep->declBit(c+8872,"result_x_io_deq_valid", false,-1);
    tracep->declBus(c+8873,"result_x_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"result_x_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8875,"result_x_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"result_x_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"result_x_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"result_x_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_v_clock", false,-1);
    tracep->declBit(c+52618,"result_v_reset", false,-1);
    tracep->declBit(c+10605,"result_v_io_enq_ready", false,-1);
    tracep->declBit(c+10606,"result_v_io_enq_valid", false,-1);
    tracep->declBus(c+10548,"result_v_io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+10564,"result_v_io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+10580,"result_v_io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+10596,"result_v_io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+10544,"result_v_io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+10545,"result_v_io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+10546,"result_v_io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+10547,"result_v_io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+10551,"result_v_io_enq_bits_wvd", false,-1);
    tracep->declBus(c+10550,"result_v_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+10549,"result_v_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+10553,"result_v_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10554,"result_v_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"result_v_io_deq_ready", false,-1);
    tracep->declBit(c+8880,"result_v_io_deq_valid", false,-1);
    tracep->declBus(c+8881,"result_v_io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"result_v_io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"result_v_io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"result_v_io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"result_v_io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"result_v_io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"result_v_io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"result_v_io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"result_v_io_deq_bits_wvd", false,-1);
    tracep->declBus(c+8890,"result_v_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"result_v_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"result_v_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"result_v_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10552,"mul_0_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+10568,"mul_1_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+10584,"mul_2_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+10600,"mul_3_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+10543,"mul_0_out_valid", false,-1);
    tracep->declBit(c+10551,"mul_0_out_bits_ctrl_wfd", false,-1);
    tracep->pushNamePrefix("result_v ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10605,"io_enq_ready", false,-1);
    tracep->declBit(c+10606,"io_enq_valid", false,-1);
    tracep->declBus(c+10548,"io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+10564,"io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+10580,"io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+10596,"io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+10544,"io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+10545,"io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+10546,"io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+10547,"io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+10551,"io_enq_bits_wvd", false,-1);
    tracep->declBus(c+10550,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+10549,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+10553,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10554,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"io_deq_ready", false,-1);
    tracep->declBit(c+8880,"io_deq_valid", false,-1);
    tracep->declBus(c+8881,"io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"io_deq_bits_wvd", false,-1);
    tracep->declBus(c+8890,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10607+i*1,"ram_wb_wvd_rd_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8881,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10548,"ram_wb_wvd_rd_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wb_wvd_rd_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10609+i*1,"ram_wb_wvd_rd_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8882,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10564,"ram_wb_wvd_rd_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wb_wvd_rd_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10610+i*1,"ram_wb_wvd_rd_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8883,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10580,"ram_wb_wvd_rd_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wb_wvd_rd_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10611+i*1,"ram_wb_wvd_rd_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8884,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10596,"ram_wb_wvd_rd_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wb_wvd_rd_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10612+i*1,"ram_wvd_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8885,"ram_wvd_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+10544,"ram_wvd_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wvd_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10613+i*1,"ram_wvd_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8886,"ram_wvd_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+10545,"ram_wvd_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wvd_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10614+i*1,"ram_wvd_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8887,"ram_wvd_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+10546,"ram_wvd_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wvd_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10615+i*1,"ram_wvd_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8888,"ram_wvd_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+10547,"ram_wvd_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wvd_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10616+i*1,"ram_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8889,"ram_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+10551,"ram_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10617+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8890,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+10550,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10618+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8891,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+10549,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10619+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8892,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10553,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10620+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8893,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10554,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+10608,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8880,"maybe_full", false,-1);
    tracep->declBit(c+10621,"empty", false,-1);
    tracep->declBit(c+10608,"do_enq", false,-1);
    tracep->declBit(c+10622,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_x ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+10603,"io_enq_ready", false,-1);
    tracep->declBit(c+10604,"io_enq_valid", false,-1);
    tracep->declBus(c+10548,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+10552,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+10550,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+10549,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+10553,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10554,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"io_deq_ready", false,-1);
    tracep->declBit(c+8872,"io_deq_valid", false,-1);
    tracep->declBus(c+8873,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8875,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10623+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8873,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10548,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+10624,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10625+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8874,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+10552,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+10624,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10626+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8875,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+10550,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+10624,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10627+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8876,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+10549,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+10624,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10628+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8877,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10553,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+10624,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10629+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8878,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+10554,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+10624,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8872,"maybe_full", false,-1);
    tracep->declBit(c+10630,"empty", false,-1);
    tracep->declBit(c+10624,"do_enq", false,-1);
    tracep->declBit(c+10631,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("operand_collector ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8626,"io_control_ready", false,-1);
    tracep->declBit(c+8627,"io_control_valid", false,-1);
    tracep->declBus(c+8628,"io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_control_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_control_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_control_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_control_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_control_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_control_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_control_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_control_bits_wfd", false,-1);
    tracep->declBit(c+8654,"io_control_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_control_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_control_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_control_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8661,"io_out_ready", false,-1);
    tracep->declBit(c+8662,"io_out_valid", false,-1);
    tracep->declBus(c+8663,"io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+8664,"io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+8665,"io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+8666,"io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+8667,"io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+8668,"io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+8669,"io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+8670,"io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+8671,"io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+8672,"io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+8673,"io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+8674,"io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+8675,"io_out_bits_mask_0", false,-1);
    tracep->declBit(c+8676,"io_out_bits_mask_1", false,-1);
    tracep->declBit(c+8677,"io_out_bits_mask_2", false,-1);
    tracep->declBit(c+8678,"io_out_bits_mask_3", false,-1);
    tracep->declBus(c+8679,"io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+8680,"io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+8681,"io_out_bits_control_fp", false,-1);
    tracep->declBus(c+8682,"io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+8683,"io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+8684,"io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+8685,"io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+8686,"io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+8687,"io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+8688,"io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+8689,"io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+8690,"io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8691,"io_out_bits_control_mem", false,-1);
    tracep->declBit(c+8692,"io_out_bits_control_mul", false,-1);
    tracep->declBus(c+8693,"io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8694,"io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+8695,"io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8696,"io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8697,"io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+8698,"io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+8699,"io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+8700,"io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+8701,"io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+8702,"io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+8703,"io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8704,"io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8705,"io_writeScalarCtrl_valid", false,-1);
    tracep->declBus(c+8706,"io_writeScalarCtrl_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8707,"io_writeScalarCtrl_bits_wxd", false,-1);
    tracep->declBus(c+8708,"io_writeScalarCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8709,"io_writeScalarCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+8710,"io_writeVecCtrl_valid", false,-1);
    tracep->declBus(c+8711,"io_writeVecCtrl_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"io_writeVecCtrl_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"io_writeVecCtrl_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"io_writeVecCtrl_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8715,"io_writeVecCtrl_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8716,"io_writeVecCtrl_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8717,"io_writeVecCtrl_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8718,"io_writeVecCtrl_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8719,"io_writeVecCtrl_bits_wvd", false,-1);
    tracep->declBus(c+8720,"io_writeVecCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8721,"io_writeVecCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_reset", false,-1);
    tracep->declBit(c+10632,"collectorUnit_io_control_ready", false,-1);
    tracep->declBit(c+10633,"collectorUnit_io_control_valid", false,-1);
    tracep->declBus(c+8628,"collectorUnit_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"collectorUnit_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"collectorUnit_io_control_bits_fp", false,-1);
    tracep->declBus(c+8631,"collectorUnit_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"collectorUnit_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"collectorUnit_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"collectorUnit_io_control_bits_barrier", false,-1);
    tracep->declBus(c+8635,"collectorUnit_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"collectorUnit_io_control_bits_reverse", false,-1);
    tracep->declBus(c+8637,"collectorUnit_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"collectorUnit_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"collectorUnit_io_control_bits_isvec", false,-1);
    tracep->declBus(c+8640,"collectorUnit_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"collectorUnit_io_control_bits_mask", false,-1);
    tracep->declBus(c+8642,"collectorUnit_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"collectorUnit_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"collectorUnit_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"collectorUnit_io_control_bits_mem", false,-1);
    tracep->declBit(c+8646,"collectorUnit_io_control_bits_mul", false,-1);
    tracep->declBus(c+8647,"collectorUnit_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"collectorUnit_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"collectorUnit_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"collectorUnit_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"collectorUnit_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"collectorUnit_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"collectorUnit_io_control_bits_wfd", false,-1);
    tracep->declBit(c+8654,"collectorUnit_io_control_bits_sfu", false,-1);
    tracep->declBit(c+8655,"collectorUnit_io_control_bits_readmask", false,-1);
    tracep->declBit(c+8656,"collectorUnit_io_control_bits_writemask", false,-1);
    tracep->declBit(c+8657,"collectorUnit_io_control_bits_wxd", false,-1);
    tracep->declBus(c+8658,"collectorUnit_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"collectorUnit_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"collectorUnit_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10634,"collectorUnit_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+10635,"collectorUnit_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+10636,"collectorUnit_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10637,"collectorUnit_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10638,"collectorUnit_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10639,"collectorUnit_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10640,"collectorUnit_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10641,"collectorUnit_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10642,"collectorUnit_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+10643,"collectorUnit_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+10644,"collectorUnit_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10645,"collectorUnit_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10646,"collectorUnit_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10647,"collectorUnit_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10648,"collectorUnit_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10649,"collectorUnit_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10650,"collectorUnit_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+10651,"collectorUnit_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+10652,"collectorUnit_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10653,"collectorUnit_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10654,"collectorUnit_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10655,"collectorUnit_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10656,"collectorUnit_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10657,"collectorUnit_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10658,"collectorUnit_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+10659,"collectorUnit_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+10660,"collectorUnit_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10661,"collectorUnit_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10662,"collectorUnit_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10663,"collectorUnit_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10664,"collectorUnit_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10665,"collectorUnit_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+8661,"collectorUnit_io_issue_ready", false,-1);
    tracep->declBit(c+10666,"collectorUnit_io_issue_valid", false,-1);
    tracep->declBus(c+10667,"collectorUnit_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10668,"collectorUnit_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10669,"collectorUnit_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10670,"collectorUnit_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10671,"collectorUnit_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10672,"collectorUnit_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10673,"collectorUnit_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10674,"collectorUnit_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10675,"collectorUnit_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10676,"collectorUnit_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10677,"collectorUnit_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10678,"collectorUnit_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10679,"collectorUnit_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+10680,"collectorUnit_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+10681,"collectorUnit_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+10682,"collectorUnit_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+10683,"collectorUnit_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10684,"collectorUnit_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10685,"collectorUnit_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+10686,"collectorUnit_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10687,"collectorUnit_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10688,"collectorUnit_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10689,"collectorUnit_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+10690,"collectorUnit_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10691,"collectorUnit_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+10692,"collectorUnit_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+10693,"collectorUnit_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10694,"collectorUnit_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10695,"collectorUnit_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+10696,"collectorUnit_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+10697,"collectorUnit_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10698,"collectorUnit_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10699,"collectorUnit_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10700,"collectorUnit_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10701,"collectorUnit_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+10702,"collectorUnit_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+10703,"collectorUnit_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+10704,"collectorUnit_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+10705,"collectorUnit_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+10706,"collectorUnit_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10707,"collectorUnit_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10708,"collectorUnit_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10709,"collectorUnit_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+10710,"collectorUnit_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10711,"collectorUnit_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10712,"collectorUnit_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10713,"collectorUnit_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+10714,"collectorUnit_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10715,"collectorUnit_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10716,"collectorUnit_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10717,"collectorUnit_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+10718,"collectorUnit_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10719,"collectorUnit_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10720,"collectorUnit_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10721,"collectorUnit_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+10722,"collectorUnit_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10723,"collectorUnit_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_1_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_1_reset", false,-1);
    tracep->declBit(c+10724,"collectorUnit_1_io_control_ready", false,-1);
    tracep->declBit(c+10725,"collectorUnit_1_io_control_valid", false,-1);
    tracep->declBus(c+8628,"collectorUnit_1_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"collectorUnit_1_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"collectorUnit_1_io_control_bits_fp", false,-1);
    tracep->declBus(c+8631,"collectorUnit_1_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"collectorUnit_1_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"collectorUnit_1_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"collectorUnit_1_io_control_bits_barrier", false,-1);
    tracep->declBus(c+8635,"collectorUnit_1_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"collectorUnit_1_io_control_bits_reverse", false,-1);
    tracep->declBus(c+8637,"collectorUnit_1_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"collectorUnit_1_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"collectorUnit_1_io_control_bits_isvec", false,-1);
    tracep->declBus(c+8640,"collectorUnit_1_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"collectorUnit_1_io_control_bits_mask", false,-1);
    tracep->declBus(c+8642,"collectorUnit_1_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"collectorUnit_1_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"collectorUnit_1_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"collectorUnit_1_io_control_bits_mem", false,-1);
    tracep->declBit(c+8646,"collectorUnit_1_io_control_bits_mul", false,-1);
    tracep->declBus(c+8647,"collectorUnit_1_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"collectorUnit_1_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"collectorUnit_1_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"collectorUnit_1_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"collectorUnit_1_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"collectorUnit_1_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"collectorUnit_1_io_control_bits_wfd", false,-1);
    tracep->declBit(c+8654,"collectorUnit_1_io_control_bits_sfu", false,-1);
    tracep->declBit(c+8655,"collectorUnit_1_io_control_bits_readmask", false,-1);
    tracep->declBit(c+8656,"collectorUnit_1_io_control_bits_writemask", false,-1);
    tracep->declBit(c+8657,"collectorUnit_1_io_control_bits_wxd", false,-1);
    tracep->declBus(c+8658,"collectorUnit_1_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"collectorUnit_1_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"collectorUnit_1_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10726,"collectorUnit_1_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+10727,"collectorUnit_1_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+10728,"collectorUnit_1_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10729,"collectorUnit_1_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10730,"collectorUnit_1_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10731,"collectorUnit_1_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10732,"collectorUnit_1_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10733,"collectorUnit_1_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10734,"collectorUnit_1_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+10735,"collectorUnit_1_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+10736,"collectorUnit_1_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10737,"collectorUnit_1_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10738,"collectorUnit_1_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10739,"collectorUnit_1_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10740,"collectorUnit_1_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10741,"collectorUnit_1_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10742,"collectorUnit_1_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+10743,"collectorUnit_1_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+10744,"collectorUnit_1_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10745,"collectorUnit_1_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10746,"collectorUnit_1_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10747,"collectorUnit_1_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10748,"collectorUnit_1_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10749,"collectorUnit_1_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10750,"collectorUnit_1_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+10751,"collectorUnit_1_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+10752,"collectorUnit_1_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10753,"collectorUnit_1_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10754,"collectorUnit_1_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10755,"collectorUnit_1_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10756,"collectorUnit_1_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10757,"collectorUnit_1_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10758,"collectorUnit_1_io_issue_ready", false,-1);
    tracep->declBit(c+10759,"collectorUnit_1_io_issue_valid", false,-1);
    tracep->declBus(c+10760,"collectorUnit_1_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10761,"collectorUnit_1_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10762,"collectorUnit_1_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10763,"collectorUnit_1_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10764,"collectorUnit_1_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10765,"collectorUnit_1_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10766,"collectorUnit_1_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10767,"collectorUnit_1_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10768,"collectorUnit_1_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10769,"collectorUnit_1_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10770,"collectorUnit_1_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10771,"collectorUnit_1_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10772,"collectorUnit_1_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+10773,"collectorUnit_1_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+10774,"collectorUnit_1_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+10775,"collectorUnit_1_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+10776,"collectorUnit_1_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10777,"collectorUnit_1_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10778,"collectorUnit_1_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+10779,"collectorUnit_1_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10780,"collectorUnit_1_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10781,"collectorUnit_1_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10782,"collectorUnit_1_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+10783,"collectorUnit_1_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10784,"collectorUnit_1_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+10785,"collectorUnit_1_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+10786,"collectorUnit_1_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10787,"collectorUnit_1_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10788,"collectorUnit_1_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+10789,"collectorUnit_1_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+10790,"collectorUnit_1_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10791,"collectorUnit_1_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10792,"collectorUnit_1_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10793,"collectorUnit_1_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10794,"collectorUnit_1_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+10795,"collectorUnit_1_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+10796,"collectorUnit_1_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+10797,"collectorUnit_1_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+10798,"collectorUnit_1_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+10799,"collectorUnit_1_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10800,"collectorUnit_1_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10801,"collectorUnit_1_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10802,"collectorUnit_1_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+10803,"collectorUnit_1_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10804,"collectorUnit_1_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10805,"collectorUnit_1_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10806,"collectorUnit_1_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+10807,"collectorUnit_1_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10808,"collectorUnit_1_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10809,"collectorUnit_1_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10810,"collectorUnit_1_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+10811,"collectorUnit_1_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10812,"collectorUnit_1_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10813,"collectorUnit_1_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10814,"collectorUnit_1_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+10815,"collectorUnit_1_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10816,"collectorUnit_1_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_2_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_2_reset", false,-1);
    tracep->declBit(c+10817,"collectorUnit_2_io_control_ready", false,-1);
    tracep->declBit(c+10818,"collectorUnit_2_io_control_valid", false,-1);
    tracep->declBus(c+8628,"collectorUnit_2_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"collectorUnit_2_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"collectorUnit_2_io_control_bits_fp", false,-1);
    tracep->declBus(c+8631,"collectorUnit_2_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"collectorUnit_2_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"collectorUnit_2_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"collectorUnit_2_io_control_bits_barrier", false,-1);
    tracep->declBus(c+8635,"collectorUnit_2_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"collectorUnit_2_io_control_bits_reverse", false,-1);
    tracep->declBus(c+8637,"collectorUnit_2_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"collectorUnit_2_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"collectorUnit_2_io_control_bits_isvec", false,-1);
    tracep->declBus(c+8640,"collectorUnit_2_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"collectorUnit_2_io_control_bits_mask", false,-1);
    tracep->declBus(c+8642,"collectorUnit_2_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"collectorUnit_2_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"collectorUnit_2_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"collectorUnit_2_io_control_bits_mem", false,-1);
    tracep->declBit(c+8646,"collectorUnit_2_io_control_bits_mul", false,-1);
    tracep->declBus(c+8647,"collectorUnit_2_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"collectorUnit_2_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"collectorUnit_2_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"collectorUnit_2_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"collectorUnit_2_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"collectorUnit_2_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"collectorUnit_2_io_control_bits_wfd", false,-1);
    tracep->declBit(c+8654,"collectorUnit_2_io_control_bits_sfu", false,-1);
    tracep->declBit(c+8655,"collectorUnit_2_io_control_bits_readmask", false,-1);
    tracep->declBit(c+8656,"collectorUnit_2_io_control_bits_writemask", false,-1);
    tracep->declBit(c+8657,"collectorUnit_2_io_control_bits_wxd", false,-1);
    tracep->declBus(c+8658,"collectorUnit_2_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"collectorUnit_2_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"collectorUnit_2_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10819,"collectorUnit_2_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+10820,"collectorUnit_2_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+10821,"collectorUnit_2_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10822,"collectorUnit_2_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10823,"collectorUnit_2_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10824,"collectorUnit_2_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10825,"collectorUnit_2_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10826,"collectorUnit_2_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10827,"collectorUnit_2_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+10828,"collectorUnit_2_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+10829,"collectorUnit_2_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10830,"collectorUnit_2_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10831,"collectorUnit_2_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10832,"collectorUnit_2_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10833,"collectorUnit_2_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10834,"collectorUnit_2_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10835,"collectorUnit_2_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+10836,"collectorUnit_2_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+10837,"collectorUnit_2_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10838,"collectorUnit_2_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10839,"collectorUnit_2_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10840,"collectorUnit_2_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10841,"collectorUnit_2_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10842,"collectorUnit_2_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10843,"collectorUnit_2_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+10844,"collectorUnit_2_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+10845,"collectorUnit_2_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10846,"collectorUnit_2_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10847,"collectorUnit_2_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10848,"collectorUnit_2_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10849,"collectorUnit_2_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10850,"collectorUnit_2_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10851,"collectorUnit_2_io_issue_ready", false,-1);
    tracep->declBit(c+10852,"collectorUnit_2_io_issue_valid", false,-1);
    tracep->declBus(c+10853,"collectorUnit_2_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10854,"collectorUnit_2_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10855,"collectorUnit_2_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10856,"collectorUnit_2_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10857,"collectorUnit_2_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10858,"collectorUnit_2_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10859,"collectorUnit_2_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10860,"collectorUnit_2_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10861,"collectorUnit_2_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10862,"collectorUnit_2_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10863,"collectorUnit_2_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10864,"collectorUnit_2_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10865,"collectorUnit_2_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+10866,"collectorUnit_2_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+10867,"collectorUnit_2_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+10868,"collectorUnit_2_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+10869,"collectorUnit_2_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10870,"collectorUnit_2_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10871,"collectorUnit_2_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+10872,"collectorUnit_2_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10873,"collectorUnit_2_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10874,"collectorUnit_2_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10875,"collectorUnit_2_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+10876,"collectorUnit_2_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10877,"collectorUnit_2_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+10878,"collectorUnit_2_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+10879,"collectorUnit_2_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10880,"collectorUnit_2_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10881,"collectorUnit_2_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+10882,"collectorUnit_2_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+10883,"collectorUnit_2_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10884,"collectorUnit_2_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10885,"collectorUnit_2_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10886,"collectorUnit_2_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10887,"collectorUnit_2_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+10888,"collectorUnit_2_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+10889,"collectorUnit_2_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+10890,"collectorUnit_2_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+10891,"collectorUnit_2_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+10892,"collectorUnit_2_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10893,"collectorUnit_2_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10894,"collectorUnit_2_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10895,"collectorUnit_2_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+10896,"collectorUnit_2_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10897,"collectorUnit_2_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10898,"collectorUnit_2_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10899,"collectorUnit_2_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+10900,"collectorUnit_2_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10901,"collectorUnit_2_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10902,"collectorUnit_2_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10903,"collectorUnit_2_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+10904,"collectorUnit_2_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10905,"collectorUnit_2_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10906,"collectorUnit_2_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10907,"collectorUnit_2_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+10908,"collectorUnit_2_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10909,"collectorUnit_2_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_3_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_3_reset", false,-1);
    tracep->declBit(c+10910,"collectorUnit_3_io_control_ready", false,-1);
    tracep->declBit(c+10911,"collectorUnit_3_io_control_valid", false,-1);
    tracep->declBus(c+8628,"collectorUnit_3_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"collectorUnit_3_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"collectorUnit_3_io_control_bits_fp", false,-1);
    tracep->declBus(c+8631,"collectorUnit_3_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"collectorUnit_3_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"collectorUnit_3_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"collectorUnit_3_io_control_bits_barrier", false,-1);
    tracep->declBus(c+8635,"collectorUnit_3_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"collectorUnit_3_io_control_bits_reverse", false,-1);
    tracep->declBus(c+8637,"collectorUnit_3_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"collectorUnit_3_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"collectorUnit_3_io_control_bits_isvec", false,-1);
    tracep->declBus(c+8640,"collectorUnit_3_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"collectorUnit_3_io_control_bits_mask", false,-1);
    tracep->declBus(c+8642,"collectorUnit_3_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"collectorUnit_3_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"collectorUnit_3_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"collectorUnit_3_io_control_bits_mem", false,-1);
    tracep->declBit(c+8646,"collectorUnit_3_io_control_bits_mul", false,-1);
    tracep->declBus(c+8647,"collectorUnit_3_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"collectorUnit_3_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"collectorUnit_3_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"collectorUnit_3_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"collectorUnit_3_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"collectorUnit_3_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"collectorUnit_3_io_control_bits_wfd", false,-1);
    tracep->declBit(c+8654,"collectorUnit_3_io_control_bits_sfu", false,-1);
    tracep->declBit(c+8655,"collectorUnit_3_io_control_bits_readmask", false,-1);
    tracep->declBit(c+8656,"collectorUnit_3_io_control_bits_writemask", false,-1);
    tracep->declBit(c+8657,"collectorUnit_3_io_control_bits_wxd", false,-1);
    tracep->declBus(c+8658,"collectorUnit_3_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"collectorUnit_3_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"collectorUnit_3_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10912,"collectorUnit_3_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+10913,"collectorUnit_3_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+10914,"collectorUnit_3_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10915,"collectorUnit_3_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10916,"collectorUnit_3_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10917,"collectorUnit_3_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10918,"collectorUnit_3_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10919,"collectorUnit_3_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10920,"collectorUnit_3_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+10921,"collectorUnit_3_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+10922,"collectorUnit_3_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10923,"collectorUnit_3_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10924,"collectorUnit_3_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10925,"collectorUnit_3_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10926,"collectorUnit_3_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10927,"collectorUnit_3_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10928,"collectorUnit_3_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+10929,"collectorUnit_3_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+10930,"collectorUnit_3_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10931,"collectorUnit_3_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10932,"collectorUnit_3_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10933,"collectorUnit_3_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10934,"collectorUnit_3_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10935,"collectorUnit_3_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10936,"collectorUnit_3_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+10937,"collectorUnit_3_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+10938,"collectorUnit_3_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10939,"collectorUnit_3_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10940,"collectorUnit_3_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10941,"collectorUnit_3_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10942,"collectorUnit_3_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10943,"collectorUnit_3_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10944,"collectorUnit_3_io_issue_ready", false,-1);
    tracep->declBit(c+10945,"collectorUnit_3_io_issue_valid", false,-1);
    tracep->declBus(c+10946,"collectorUnit_3_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10947,"collectorUnit_3_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10948,"collectorUnit_3_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10949,"collectorUnit_3_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10950,"collectorUnit_3_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10951,"collectorUnit_3_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10952,"collectorUnit_3_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10953,"collectorUnit_3_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10954,"collectorUnit_3_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10955,"collectorUnit_3_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10956,"collectorUnit_3_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10957,"collectorUnit_3_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10958,"collectorUnit_3_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+10959,"collectorUnit_3_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+10960,"collectorUnit_3_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+10961,"collectorUnit_3_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+10962,"collectorUnit_3_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10963,"collectorUnit_3_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10964,"collectorUnit_3_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+10965,"collectorUnit_3_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10966,"collectorUnit_3_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10967,"collectorUnit_3_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10968,"collectorUnit_3_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+10969,"collectorUnit_3_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10970,"collectorUnit_3_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+10971,"collectorUnit_3_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+10972,"collectorUnit_3_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10973,"collectorUnit_3_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10974,"collectorUnit_3_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+10975,"collectorUnit_3_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+10976,"collectorUnit_3_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10977,"collectorUnit_3_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10978,"collectorUnit_3_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10979,"collectorUnit_3_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10980,"collectorUnit_3_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+10981,"collectorUnit_3_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+10982,"collectorUnit_3_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+10983,"collectorUnit_3_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+10984,"collectorUnit_3_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+10985,"collectorUnit_3_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10986,"collectorUnit_3_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10987,"collectorUnit_3_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10988,"collectorUnit_3_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+10989,"collectorUnit_3_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10990,"collectorUnit_3_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10991,"collectorUnit_3_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10992,"collectorUnit_3_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+10993,"collectorUnit_3_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10994,"collectorUnit_3_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10995,"collectorUnit_3_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10996,"collectorUnit_3_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+10997,"collectorUnit_3_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10998,"collectorUnit_3_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10999,"collectorUnit_3_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11000,"collectorUnit_3_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+11001,"collectorUnit_3_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11002,"collectorUnit_3_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"Arbiter_clock", false,-1);
    tracep->declBit(c+10709,"Arbiter_io_readArbiterIO_0_0_valid", false,-1);
    tracep->declBus(c+10710,"Arbiter_io_readArbiterIO_0_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10711,"Arbiter_io_readArbiterIO_0_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10712,"Arbiter_io_readArbiterIO_0_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10713,"Arbiter_io_readArbiterIO_0_1_valid", false,-1);
    tracep->declBus(c+10714,"Arbiter_io_readArbiterIO_0_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10715,"Arbiter_io_readArbiterIO_0_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10716,"Arbiter_io_readArbiterIO_0_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10717,"Arbiter_io_readArbiterIO_0_2_valid", false,-1);
    tracep->declBus(c+10718,"Arbiter_io_readArbiterIO_0_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10719,"Arbiter_io_readArbiterIO_0_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10720,"Arbiter_io_readArbiterIO_0_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10721,"Arbiter_io_readArbiterIO_0_3_valid", false,-1);
    tracep->declBus(c+10722,"Arbiter_io_readArbiterIO_0_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10723,"Arbiter_io_readArbiterIO_0_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+10802,"Arbiter_io_readArbiterIO_1_0_valid", false,-1);
    tracep->declBus(c+10803,"Arbiter_io_readArbiterIO_1_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10804,"Arbiter_io_readArbiterIO_1_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10805,"Arbiter_io_readArbiterIO_1_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10806,"Arbiter_io_readArbiterIO_1_1_valid", false,-1);
    tracep->declBus(c+10807,"Arbiter_io_readArbiterIO_1_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10808,"Arbiter_io_readArbiterIO_1_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10809,"Arbiter_io_readArbiterIO_1_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10810,"Arbiter_io_readArbiterIO_1_2_valid", false,-1);
    tracep->declBus(c+10811,"Arbiter_io_readArbiterIO_1_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10812,"Arbiter_io_readArbiterIO_1_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10813,"Arbiter_io_readArbiterIO_1_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10814,"Arbiter_io_readArbiterIO_1_3_valid", false,-1);
    tracep->declBus(c+10815,"Arbiter_io_readArbiterIO_1_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10816,"Arbiter_io_readArbiterIO_1_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+10895,"Arbiter_io_readArbiterIO_2_0_valid", false,-1);
    tracep->declBus(c+10896,"Arbiter_io_readArbiterIO_2_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10897,"Arbiter_io_readArbiterIO_2_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10898,"Arbiter_io_readArbiterIO_2_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10899,"Arbiter_io_readArbiterIO_2_1_valid", false,-1);
    tracep->declBus(c+10900,"Arbiter_io_readArbiterIO_2_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10901,"Arbiter_io_readArbiterIO_2_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10902,"Arbiter_io_readArbiterIO_2_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10903,"Arbiter_io_readArbiterIO_2_2_valid", false,-1);
    tracep->declBus(c+10904,"Arbiter_io_readArbiterIO_2_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10905,"Arbiter_io_readArbiterIO_2_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10906,"Arbiter_io_readArbiterIO_2_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10907,"Arbiter_io_readArbiterIO_2_3_valid", false,-1);
    tracep->declBus(c+10908,"Arbiter_io_readArbiterIO_2_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10909,"Arbiter_io_readArbiterIO_2_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+10988,"Arbiter_io_readArbiterIO_3_0_valid", false,-1);
    tracep->declBus(c+10989,"Arbiter_io_readArbiterIO_3_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10990,"Arbiter_io_readArbiterIO_3_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10991,"Arbiter_io_readArbiterIO_3_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10992,"Arbiter_io_readArbiterIO_3_1_valid", false,-1);
    tracep->declBus(c+10993,"Arbiter_io_readArbiterIO_3_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10994,"Arbiter_io_readArbiterIO_3_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10995,"Arbiter_io_readArbiterIO_3_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10996,"Arbiter_io_readArbiterIO_3_2_valid", false,-1);
    tracep->declBus(c+10997,"Arbiter_io_readArbiterIO_3_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10998,"Arbiter_io_readArbiterIO_3_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10999,"Arbiter_io_readArbiterIO_3_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11000,"Arbiter_io_readArbiterIO_3_3_valid", false,-1);
    tracep->declBus(c+11001,"Arbiter_io_readArbiterIO_3_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11002,"Arbiter_io_readArbiterIO_3_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+11003,"Arbiter_io_readArbiterOut_0_valid", false,-1);
    tracep->declBus(c+11004,"Arbiter_io_readArbiterOut_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11005,"Arbiter_io_readArbiterOut_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11006,"Arbiter_io_readArbiterOut_1_valid", false,-1);
    tracep->declBus(c+11007,"Arbiter_io_readArbiterOut_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11008,"Arbiter_io_readArbiterOut_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11009,"Arbiter_io_readArbiterOut_2_valid", false,-1);
    tracep->declBus(c+11010,"Arbiter_io_readArbiterOut_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11011,"Arbiter_io_readArbiterOut_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11012,"Arbiter_io_readArbiterOut_3_valid", false,-1);
    tracep->declBus(c+11013,"Arbiter_io_readArbiterOut_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11014,"Arbiter_io_readArbiterOut_3_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11015,"Arbiter_io_readchosen_0", false,-1, 3,0);
    tracep->declBus(c+11016,"Arbiter_io_readchosen_1", false,-1, 3,0);
    tracep->declBus(c+11017,"Arbiter_io_readchosen_2", false,-1, 3,0);
    tracep->declBus(c+11018,"Arbiter_io_readchosen_3", false,-1, 3,0);
    tracep->declBit(c+52617,"FloatRegFileBank_clock", false,-1);
    tracep->declBus(c+11019,"FloatRegFileBank_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11020,"FloatRegFileBank_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11021,"FloatRegFileBank_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11022,"FloatRegFileBank_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11023,"FloatRegFileBank_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11004,"FloatRegFileBank_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"FloatRegFileBank_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"FloatRegFileBank_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"FloatRegFileBank_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"FloatRegFileBank_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"FloatRegFileBank_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11025,"FloatRegFileBank_io_rdwen", false,-1);
    tracep->declBit(c+8715,"FloatRegFileBank_io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"FloatRegFileBank_io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"FloatRegFileBank_io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"FloatRegFileBank_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"FloatRegFileBank_1_clock", false,-1);
    tracep->declBus(c+11026,"FloatRegFileBank_1_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11027,"FloatRegFileBank_1_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11028,"FloatRegFileBank_1_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11029,"FloatRegFileBank_1_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11030,"FloatRegFileBank_1_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11007,"FloatRegFileBank_1_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"FloatRegFileBank_1_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"FloatRegFileBank_1_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"FloatRegFileBank_1_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"FloatRegFileBank_1_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"FloatRegFileBank_1_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11031,"FloatRegFileBank_1_io_rdwen", false,-1);
    tracep->declBit(c+8715,"FloatRegFileBank_1_io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"FloatRegFileBank_1_io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"FloatRegFileBank_1_io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"FloatRegFileBank_1_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"FloatRegFileBank_2_clock", false,-1);
    tracep->declBus(c+11032,"FloatRegFileBank_2_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11033,"FloatRegFileBank_2_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11034,"FloatRegFileBank_2_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11035,"FloatRegFileBank_2_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11036,"FloatRegFileBank_2_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11010,"FloatRegFileBank_2_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"FloatRegFileBank_2_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"FloatRegFileBank_2_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"FloatRegFileBank_2_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"FloatRegFileBank_2_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"FloatRegFileBank_2_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11037,"FloatRegFileBank_2_io_rdwen", false,-1);
    tracep->declBit(c+8715,"FloatRegFileBank_2_io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"FloatRegFileBank_2_io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"FloatRegFileBank_2_io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"FloatRegFileBank_2_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"FloatRegFileBank_3_clock", false,-1);
    tracep->declBus(c+11038,"FloatRegFileBank_3_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11039,"FloatRegFileBank_3_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11040,"FloatRegFileBank_3_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11041,"FloatRegFileBank_3_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11042,"FloatRegFileBank_3_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11013,"FloatRegFileBank_3_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"FloatRegFileBank_3_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"FloatRegFileBank_3_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"FloatRegFileBank_3_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"FloatRegFileBank_3_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"FloatRegFileBank_3_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11043,"FloatRegFileBank_3_io_rdwen", false,-1);
    tracep->declBit(c+8715,"FloatRegFileBank_3_io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"FloatRegFileBank_3_io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"FloatRegFileBank_3_io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"FloatRegFileBank_3_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"RegFileBank_clock", false,-1);
    tracep->declBus(c+11044,"RegFileBank_io_rs", false,-1, 31,0);
    tracep->declBus(c+11004,"RegFileBank_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"RegFileBank_io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"RegFileBank_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11046,"RegFileBank_io_rdwen", false,-1);
    tracep->declBit(c+52617,"RegFileBank_1_clock", false,-1);
    tracep->declBus(c+11047,"RegFileBank_1_io_rs", false,-1, 31,0);
    tracep->declBus(c+11007,"RegFileBank_1_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"RegFileBank_1_io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"RegFileBank_1_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11048,"RegFileBank_1_io_rdwen", false,-1);
    tracep->declBit(c+52617,"RegFileBank_2_clock", false,-1);
    tracep->declBus(c+11049,"RegFileBank_2_io_rs", false,-1, 31,0);
    tracep->declBus(c+11010,"RegFileBank_2_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"RegFileBank_2_io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"RegFileBank_2_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11050,"RegFileBank_2_io_rdwen", false,-1);
    tracep->declBit(c+52617,"RegFileBank_3_clock", false,-1);
    tracep->declBus(c+11051,"RegFileBank_3_io_rs", false,-1, 31,0);
    tracep->declBus(c+11013,"RegFileBank_3_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"RegFileBank_3_io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"RegFileBank_3_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11052,"RegFileBank_3_io_rdwen", false,-1);
    tracep->declBus(c+11053,"crossBar_io_chosen_0", false,-1, 3,0);
    tracep->declBus(c+11054,"crossBar_io_chosen_1", false,-1, 3,0);
    tracep->declBus(c+11055,"crossBar_io_chosen_2", false,-1, 3,0);
    tracep->declBus(c+11056,"crossBar_io_chosen_3", false,-1, 3,0);
    tracep->declBit(c+11057,"crossBar_io_validArbiter_0", false,-1);
    tracep->declBit(c+11058,"crossBar_io_validArbiter_1", false,-1);
    tracep->declBit(c+11059,"crossBar_io_validArbiter_2", false,-1);
    tracep->declBit(c+11060,"crossBar_io_validArbiter_3", false,-1);
    tracep->declBus(c+11061,"crossBar_io_dataIn_rs_0_0", false,-1, 31,0);
    tracep->declBus(c+11062,"crossBar_io_dataIn_rs_0_1", false,-1, 31,0);
    tracep->declBus(c+11063,"crossBar_io_dataIn_rs_0_2", false,-1, 31,0);
    tracep->declBus(c+11064,"crossBar_io_dataIn_rs_0_3", false,-1, 31,0);
    tracep->declBus(c+11065,"crossBar_io_dataIn_rs_1_0", false,-1, 31,0);
    tracep->declBus(c+11066,"crossBar_io_dataIn_rs_1_1", false,-1, 31,0);
    tracep->declBus(c+11067,"crossBar_io_dataIn_rs_1_2", false,-1, 31,0);
    tracep->declBus(c+11068,"crossBar_io_dataIn_rs_1_3", false,-1, 31,0);
    tracep->declBus(c+11069,"crossBar_io_dataIn_rs_2_0", false,-1, 31,0);
    tracep->declBus(c+11070,"crossBar_io_dataIn_rs_2_1", false,-1, 31,0);
    tracep->declBus(c+11071,"crossBar_io_dataIn_rs_2_2", false,-1, 31,0);
    tracep->declBus(c+11072,"crossBar_io_dataIn_rs_2_3", false,-1, 31,0);
    tracep->declBus(c+11073,"crossBar_io_dataIn_rs_3_0", false,-1, 31,0);
    tracep->declBus(c+11074,"crossBar_io_dataIn_rs_3_1", false,-1, 31,0);
    tracep->declBus(c+11075,"crossBar_io_dataIn_rs_3_2", false,-1, 31,0);
    tracep->declBus(c+11076,"crossBar_io_dataIn_rs_3_3", false,-1, 31,0);
    tracep->declBus(c+11077,"crossBar_io_dataIn_v0_0_0", false,-1, 31,0);
    tracep->declBus(c+11078,"crossBar_io_dataIn_v0_1_0", false,-1, 31,0);
    tracep->declBus(c+11079,"crossBar_io_dataIn_v0_2_0", false,-1, 31,0);
    tracep->declBus(c+11080,"crossBar_io_dataIn_v0_3_0", false,-1, 31,0);
    tracep->declBit(c+10635,"crossBar_io_out_0_0_valid", false,-1);
    tracep->declBus(c+10636,"crossBar_io_out_0_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10637,"crossBar_io_out_0_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10638,"crossBar_io_out_0_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10639,"crossBar_io_out_0_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10640,"crossBar_io_out_0_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10641,"crossBar_io_out_0_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10643,"crossBar_io_out_0_1_valid", false,-1);
    tracep->declBus(c+10644,"crossBar_io_out_0_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10645,"crossBar_io_out_0_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10646,"crossBar_io_out_0_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10647,"crossBar_io_out_0_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10648,"crossBar_io_out_0_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10649,"crossBar_io_out_0_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10651,"crossBar_io_out_0_2_valid", false,-1);
    tracep->declBus(c+10652,"crossBar_io_out_0_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10653,"crossBar_io_out_0_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10654,"crossBar_io_out_0_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10655,"crossBar_io_out_0_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10656,"crossBar_io_out_0_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10657,"crossBar_io_out_0_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10659,"crossBar_io_out_0_3_valid", false,-1);
    tracep->declBus(c+10660,"crossBar_io_out_0_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10661,"crossBar_io_out_0_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10662,"crossBar_io_out_0_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10663,"crossBar_io_out_0_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10664,"crossBar_io_out_0_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10665,"crossBar_io_out_0_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10727,"crossBar_io_out_1_0_valid", false,-1);
    tracep->declBus(c+10728,"crossBar_io_out_1_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10729,"crossBar_io_out_1_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10730,"crossBar_io_out_1_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10731,"crossBar_io_out_1_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10732,"crossBar_io_out_1_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10733,"crossBar_io_out_1_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10735,"crossBar_io_out_1_1_valid", false,-1);
    tracep->declBus(c+10736,"crossBar_io_out_1_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10737,"crossBar_io_out_1_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10738,"crossBar_io_out_1_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10739,"crossBar_io_out_1_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10740,"crossBar_io_out_1_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10741,"crossBar_io_out_1_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10743,"crossBar_io_out_1_2_valid", false,-1);
    tracep->declBus(c+10744,"crossBar_io_out_1_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10745,"crossBar_io_out_1_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10746,"crossBar_io_out_1_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10747,"crossBar_io_out_1_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10748,"crossBar_io_out_1_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10749,"crossBar_io_out_1_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10751,"crossBar_io_out_1_3_valid", false,-1);
    tracep->declBus(c+10752,"crossBar_io_out_1_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10753,"crossBar_io_out_1_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10754,"crossBar_io_out_1_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10755,"crossBar_io_out_1_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10756,"crossBar_io_out_1_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10757,"crossBar_io_out_1_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10820,"crossBar_io_out_2_0_valid", false,-1);
    tracep->declBus(c+10821,"crossBar_io_out_2_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10822,"crossBar_io_out_2_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10823,"crossBar_io_out_2_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10824,"crossBar_io_out_2_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10825,"crossBar_io_out_2_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10826,"crossBar_io_out_2_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10828,"crossBar_io_out_2_1_valid", false,-1);
    tracep->declBus(c+10829,"crossBar_io_out_2_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10830,"crossBar_io_out_2_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10831,"crossBar_io_out_2_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10832,"crossBar_io_out_2_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10833,"crossBar_io_out_2_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10834,"crossBar_io_out_2_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10836,"crossBar_io_out_2_2_valid", false,-1);
    tracep->declBus(c+10837,"crossBar_io_out_2_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10838,"crossBar_io_out_2_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10839,"crossBar_io_out_2_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10840,"crossBar_io_out_2_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10841,"crossBar_io_out_2_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10842,"crossBar_io_out_2_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10844,"crossBar_io_out_2_3_valid", false,-1);
    tracep->declBus(c+10845,"crossBar_io_out_2_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10846,"crossBar_io_out_2_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10847,"crossBar_io_out_2_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10848,"crossBar_io_out_2_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10849,"crossBar_io_out_2_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10850,"crossBar_io_out_2_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10913,"crossBar_io_out_3_0_valid", false,-1);
    tracep->declBus(c+10914,"crossBar_io_out_3_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10915,"crossBar_io_out_3_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10916,"crossBar_io_out_3_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10917,"crossBar_io_out_3_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10918,"crossBar_io_out_3_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10919,"crossBar_io_out_3_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10921,"crossBar_io_out_3_1_valid", false,-1);
    tracep->declBus(c+10922,"crossBar_io_out_3_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10923,"crossBar_io_out_3_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10924,"crossBar_io_out_3_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10925,"crossBar_io_out_3_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10926,"crossBar_io_out_3_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10927,"crossBar_io_out_3_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10929,"crossBar_io_out_3_2_valid", false,-1);
    tracep->declBus(c+10930,"crossBar_io_out_3_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10931,"crossBar_io_out_3_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10932,"crossBar_io_out_3_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10933,"crossBar_io_out_3_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10934,"crossBar_io_out_3_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10935,"crossBar_io_out_3_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10937,"crossBar_io_out_3_3_valid", false,-1);
    tracep->declBus(c+10938,"crossBar_io_out_3_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10939,"crossBar_io_out_3_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10940,"crossBar_io_out_3_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10941,"crossBar_io_out_3_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10942,"crossBar_io_out_3_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10943,"crossBar_io_out_3_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+8626,"Demux_io_in_ready", false,-1);
    tracep->declBit(c+8627,"Demux_io_in_valid", false,-1);
    tracep->declBus(c+8628,"Demux_io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"Demux_io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"Demux_io_in_bits_fp", false,-1);
    tracep->declBus(c+8631,"Demux_io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"Demux_io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"Demux_io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"Demux_io_in_bits_barrier", false,-1);
    tracep->declBus(c+8635,"Demux_io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"Demux_io_in_bits_reverse", false,-1);
    tracep->declBus(c+8637,"Demux_io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"Demux_io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"Demux_io_in_bits_isvec", false,-1);
    tracep->declBus(c+8640,"Demux_io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"Demux_io_in_bits_mask", false,-1);
    tracep->declBus(c+8642,"Demux_io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"Demux_io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"Demux_io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"Demux_io_in_bits_mem", false,-1);
    tracep->declBit(c+8646,"Demux_io_in_bits_mul", false,-1);
    tracep->declBus(c+8647,"Demux_io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"Demux_io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"Demux_io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"Demux_io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"Demux_io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"Demux_io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Demux_io_in_bits_wfd", false,-1);
    tracep->declBit(c+8654,"Demux_io_in_bits_sfu", false,-1);
    tracep->declBit(c+8655,"Demux_io_in_bits_readmask", false,-1);
    tracep->declBit(c+8656,"Demux_io_in_bits_writemask", false,-1);
    tracep->declBit(c+8657,"Demux_io_in_bits_wxd", false,-1);
    tracep->declBus(c+8658,"Demux_io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"Demux_io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"Demux_io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10632,"Demux_io_out_0_ready", false,-1);
    tracep->declBit(c+10633,"Demux_io_out_0_valid", false,-1);
    tracep->declBus(c+8628,"Demux_io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"Demux_io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"Demux_io_out_0_bits_fp", false,-1);
    tracep->declBus(c+8631,"Demux_io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"Demux_io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"Demux_io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"Demux_io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+8635,"Demux_io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"Demux_io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+8637,"Demux_io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"Demux_io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"Demux_io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+8640,"Demux_io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"Demux_io_out_0_bits_mask", false,-1);
    tracep->declBus(c+8642,"Demux_io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"Demux_io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"Demux_io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"Demux_io_out_0_bits_mem", false,-1);
    tracep->declBit(c+8646,"Demux_io_out_0_bits_mul", false,-1);
    tracep->declBus(c+8647,"Demux_io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"Demux_io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"Demux_io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"Demux_io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"Demux_io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"Demux_io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Demux_io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+8654,"Demux_io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+8655,"Demux_io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+8656,"Demux_io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+8657,"Demux_io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+8658,"Demux_io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"Demux_io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"Demux_io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10724,"Demux_io_out_1_ready", false,-1);
    tracep->declBit(c+10725,"Demux_io_out_1_valid", false,-1);
    tracep->declBus(c+8628,"Demux_io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"Demux_io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"Demux_io_out_1_bits_fp", false,-1);
    tracep->declBus(c+8631,"Demux_io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"Demux_io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"Demux_io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"Demux_io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+8635,"Demux_io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"Demux_io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+8637,"Demux_io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"Demux_io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"Demux_io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+8640,"Demux_io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"Demux_io_out_1_bits_mask", false,-1);
    tracep->declBus(c+8642,"Demux_io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"Demux_io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"Demux_io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"Demux_io_out_1_bits_mem", false,-1);
    tracep->declBit(c+8646,"Demux_io_out_1_bits_mul", false,-1);
    tracep->declBus(c+8647,"Demux_io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"Demux_io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"Demux_io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"Demux_io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"Demux_io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"Demux_io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Demux_io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+8654,"Demux_io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+8655,"Demux_io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+8656,"Demux_io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+8657,"Demux_io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+8658,"Demux_io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"Demux_io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"Demux_io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10817,"Demux_io_out_2_ready", false,-1);
    tracep->declBit(c+10818,"Demux_io_out_2_valid", false,-1);
    tracep->declBus(c+8628,"Demux_io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"Demux_io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"Demux_io_out_2_bits_fp", false,-1);
    tracep->declBus(c+8631,"Demux_io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"Demux_io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"Demux_io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"Demux_io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+8635,"Demux_io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"Demux_io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+8637,"Demux_io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"Demux_io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"Demux_io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+8640,"Demux_io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"Demux_io_out_2_bits_mask", false,-1);
    tracep->declBus(c+8642,"Demux_io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"Demux_io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"Demux_io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"Demux_io_out_2_bits_mem", false,-1);
    tracep->declBit(c+8646,"Demux_io_out_2_bits_mul", false,-1);
    tracep->declBus(c+8647,"Demux_io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"Demux_io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"Demux_io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"Demux_io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"Demux_io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"Demux_io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Demux_io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+8654,"Demux_io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+8655,"Demux_io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+8656,"Demux_io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+8657,"Demux_io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+8658,"Demux_io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"Demux_io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"Demux_io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10910,"Demux_io_out_3_ready", false,-1);
    tracep->declBit(c+10911,"Demux_io_out_3_valid", false,-1);
    tracep->declBus(c+8628,"Demux_io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"Demux_io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"Demux_io_out_3_bits_fp", false,-1);
    tracep->declBus(c+8631,"Demux_io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"Demux_io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"Demux_io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"Demux_io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+8635,"Demux_io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"Demux_io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+8637,"Demux_io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"Demux_io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"Demux_io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+8640,"Demux_io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"Demux_io_out_3_bits_mask", false,-1);
    tracep->declBus(c+8642,"Demux_io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"Demux_io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"Demux_io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"Demux_io_out_3_bits_mem", false,-1);
    tracep->declBit(c+8646,"Demux_io_out_3_bits_mul", false,-1);
    tracep->declBus(c+8647,"Demux_io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"Demux_io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"Demux_io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"Demux_io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"Demux_io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"Demux_io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"Demux_io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+8654,"Demux_io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+8655,"Demux_io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+8656,"Demux_io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+8657,"Demux_io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+8658,"Demux_io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"Demux_io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"Demux_io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8661,"issueArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+10666,"issueArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+10667,"issueArbiter_io_in_0_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10668,"issueArbiter_io_in_0_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10669,"issueArbiter_io_in_0_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10670,"issueArbiter_io_in_0_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10671,"issueArbiter_io_in_0_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10672,"issueArbiter_io_in_0_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10673,"issueArbiter_io_in_0_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10674,"issueArbiter_io_in_0_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10675,"issueArbiter_io_in_0_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10676,"issueArbiter_io_in_0_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10677,"issueArbiter_io_in_0_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10678,"issueArbiter_io_in_0_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10679,"issueArbiter_io_in_0_bits_mask_0", false,-1);
    tracep->declBit(c+10680,"issueArbiter_io_in_0_bits_mask_1", false,-1);
    tracep->declBit(c+10681,"issueArbiter_io_in_0_bits_mask_2", false,-1);
    tracep->declBit(c+10682,"issueArbiter_io_in_0_bits_mask_3", false,-1);
    tracep->declBus(c+10683,"issueArbiter_io_in_0_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10684,"issueArbiter_io_in_0_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10685,"issueArbiter_io_in_0_bits_control_fp", false,-1);
    tracep->declBus(c+10686,"issueArbiter_io_in_0_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10687,"issueArbiter_io_in_0_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10688,"issueArbiter_io_in_0_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10689,"issueArbiter_io_in_0_bits_control_barrier", false,-1);
    tracep->declBus(c+10690,"issueArbiter_io_in_0_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10691,"issueArbiter_io_in_0_bits_control_reverse", false,-1);
    tracep->declBit(c+10692,"issueArbiter_io_in_0_bits_control_isvec", false,-1);
    tracep->declBit(c+10693,"issueArbiter_io_in_0_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10694,"issueArbiter_io_in_0_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10695,"issueArbiter_io_in_0_bits_control_mem", false,-1);
    tracep->declBit(c+10696,"issueArbiter_io_in_0_bits_control_mul", false,-1);
    tracep->declBus(c+10697,"issueArbiter_io_in_0_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10698,"issueArbiter_io_in_0_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10699,"issueArbiter_io_in_0_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10700,"issueArbiter_io_in_0_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10701,"issueArbiter_io_in_0_bits_control_wfd", false,-1);
    tracep->declBit(c+10702,"issueArbiter_io_in_0_bits_control_sfu", false,-1);
    tracep->declBit(c+10703,"issueArbiter_io_in_0_bits_control_readmask", false,-1);
    tracep->declBit(c+10704,"issueArbiter_io_in_0_bits_control_writemask", false,-1);
    tracep->declBit(c+10705,"issueArbiter_io_in_0_bits_control_wxd", false,-1);
    tracep->declBus(c+10706,"issueArbiter_io_in_0_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10707,"issueArbiter_io_in_0_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10708,"issueArbiter_io_in_0_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10758,"issueArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+10759,"issueArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+10760,"issueArbiter_io_in_1_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10761,"issueArbiter_io_in_1_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10762,"issueArbiter_io_in_1_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10763,"issueArbiter_io_in_1_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10764,"issueArbiter_io_in_1_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10765,"issueArbiter_io_in_1_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10766,"issueArbiter_io_in_1_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10767,"issueArbiter_io_in_1_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10768,"issueArbiter_io_in_1_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10769,"issueArbiter_io_in_1_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10770,"issueArbiter_io_in_1_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10771,"issueArbiter_io_in_1_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10772,"issueArbiter_io_in_1_bits_mask_0", false,-1);
    tracep->declBit(c+10773,"issueArbiter_io_in_1_bits_mask_1", false,-1);
    tracep->declBit(c+10774,"issueArbiter_io_in_1_bits_mask_2", false,-1);
    tracep->declBit(c+10775,"issueArbiter_io_in_1_bits_mask_3", false,-1);
    tracep->declBus(c+10776,"issueArbiter_io_in_1_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10777,"issueArbiter_io_in_1_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10778,"issueArbiter_io_in_1_bits_control_fp", false,-1);
    tracep->declBus(c+10779,"issueArbiter_io_in_1_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10780,"issueArbiter_io_in_1_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10781,"issueArbiter_io_in_1_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10782,"issueArbiter_io_in_1_bits_control_barrier", false,-1);
    tracep->declBus(c+10783,"issueArbiter_io_in_1_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10784,"issueArbiter_io_in_1_bits_control_reverse", false,-1);
    tracep->declBit(c+10785,"issueArbiter_io_in_1_bits_control_isvec", false,-1);
    tracep->declBit(c+10786,"issueArbiter_io_in_1_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10787,"issueArbiter_io_in_1_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10788,"issueArbiter_io_in_1_bits_control_mem", false,-1);
    tracep->declBit(c+10789,"issueArbiter_io_in_1_bits_control_mul", false,-1);
    tracep->declBus(c+10790,"issueArbiter_io_in_1_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10791,"issueArbiter_io_in_1_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10792,"issueArbiter_io_in_1_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10793,"issueArbiter_io_in_1_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10794,"issueArbiter_io_in_1_bits_control_wfd", false,-1);
    tracep->declBit(c+10795,"issueArbiter_io_in_1_bits_control_sfu", false,-1);
    tracep->declBit(c+10796,"issueArbiter_io_in_1_bits_control_readmask", false,-1);
    tracep->declBit(c+10797,"issueArbiter_io_in_1_bits_control_writemask", false,-1);
    tracep->declBit(c+10798,"issueArbiter_io_in_1_bits_control_wxd", false,-1);
    tracep->declBus(c+10799,"issueArbiter_io_in_1_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10800,"issueArbiter_io_in_1_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10801,"issueArbiter_io_in_1_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10851,"issueArbiter_io_in_2_ready", false,-1);
    tracep->declBit(c+10852,"issueArbiter_io_in_2_valid", false,-1);
    tracep->declBus(c+10853,"issueArbiter_io_in_2_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10854,"issueArbiter_io_in_2_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10855,"issueArbiter_io_in_2_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10856,"issueArbiter_io_in_2_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10857,"issueArbiter_io_in_2_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10858,"issueArbiter_io_in_2_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10859,"issueArbiter_io_in_2_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10860,"issueArbiter_io_in_2_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10861,"issueArbiter_io_in_2_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10862,"issueArbiter_io_in_2_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10863,"issueArbiter_io_in_2_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10864,"issueArbiter_io_in_2_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10865,"issueArbiter_io_in_2_bits_mask_0", false,-1);
    tracep->declBit(c+10866,"issueArbiter_io_in_2_bits_mask_1", false,-1);
    tracep->declBit(c+10867,"issueArbiter_io_in_2_bits_mask_2", false,-1);
    tracep->declBit(c+10868,"issueArbiter_io_in_2_bits_mask_3", false,-1);
    tracep->declBus(c+10869,"issueArbiter_io_in_2_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10870,"issueArbiter_io_in_2_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10871,"issueArbiter_io_in_2_bits_control_fp", false,-1);
    tracep->declBus(c+10872,"issueArbiter_io_in_2_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10873,"issueArbiter_io_in_2_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10874,"issueArbiter_io_in_2_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10875,"issueArbiter_io_in_2_bits_control_barrier", false,-1);
    tracep->declBus(c+10876,"issueArbiter_io_in_2_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10877,"issueArbiter_io_in_2_bits_control_reverse", false,-1);
    tracep->declBit(c+10878,"issueArbiter_io_in_2_bits_control_isvec", false,-1);
    tracep->declBit(c+10879,"issueArbiter_io_in_2_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10880,"issueArbiter_io_in_2_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10881,"issueArbiter_io_in_2_bits_control_mem", false,-1);
    tracep->declBit(c+10882,"issueArbiter_io_in_2_bits_control_mul", false,-1);
    tracep->declBus(c+10883,"issueArbiter_io_in_2_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10884,"issueArbiter_io_in_2_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10885,"issueArbiter_io_in_2_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10886,"issueArbiter_io_in_2_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10887,"issueArbiter_io_in_2_bits_control_wfd", false,-1);
    tracep->declBit(c+10888,"issueArbiter_io_in_2_bits_control_sfu", false,-1);
    tracep->declBit(c+10889,"issueArbiter_io_in_2_bits_control_readmask", false,-1);
    tracep->declBit(c+10890,"issueArbiter_io_in_2_bits_control_writemask", false,-1);
    tracep->declBit(c+10891,"issueArbiter_io_in_2_bits_control_wxd", false,-1);
    tracep->declBus(c+10892,"issueArbiter_io_in_2_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10893,"issueArbiter_io_in_2_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10894,"issueArbiter_io_in_2_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10944,"issueArbiter_io_in_3_ready", false,-1);
    tracep->declBit(c+10945,"issueArbiter_io_in_3_valid", false,-1);
    tracep->declBus(c+10946,"issueArbiter_io_in_3_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10947,"issueArbiter_io_in_3_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10948,"issueArbiter_io_in_3_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10949,"issueArbiter_io_in_3_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10950,"issueArbiter_io_in_3_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10951,"issueArbiter_io_in_3_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10952,"issueArbiter_io_in_3_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10953,"issueArbiter_io_in_3_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10954,"issueArbiter_io_in_3_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10955,"issueArbiter_io_in_3_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10956,"issueArbiter_io_in_3_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10957,"issueArbiter_io_in_3_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10958,"issueArbiter_io_in_3_bits_mask_0", false,-1);
    tracep->declBit(c+10959,"issueArbiter_io_in_3_bits_mask_1", false,-1);
    tracep->declBit(c+10960,"issueArbiter_io_in_3_bits_mask_2", false,-1);
    tracep->declBit(c+10961,"issueArbiter_io_in_3_bits_mask_3", false,-1);
    tracep->declBus(c+10962,"issueArbiter_io_in_3_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10963,"issueArbiter_io_in_3_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10964,"issueArbiter_io_in_3_bits_control_fp", false,-1);
    tracep->declBus(c+10965,"issueArbiter_io_in_3_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10966,"issueArbiter_io_in_3_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10967,"issueArbiter_io_in_3_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10968,"issueArbiter_io_in_3_bits_control_barrier", false,-1);
    tracep->declBus(c+10969,"issueArbiter_io_in_3_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10970,"issueArbiter_io_in_3_bits_control_reverse", false,-1);
    tracep->declBit(c+10971,"issueArbiter_io_in_3_bits_control_isvec", false,-1);
    tracep->declBit(c+10972,"issueArbiter_io_in_3_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10973,"issueArbiter_io_in_3_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10974,"issueArbiter_io_in_3_bits_control_mem", false,-1);
    tracep->declBit(c+10975,"issueArbiter_io_in_3_bits_control_mul", false,-1);
    tracep->declBus(c+10976,"issueArbiter_io_in_3_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10977,"issueArbiter_io_in_3_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10978,"issueArbiter_io_in_3_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10979,"issueArbiter_io_in_3_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10980,"issueArbiter_io_in_3_bits_control_wfd", false,-1);
    tracep->declBit(c+10981,"issueArbiter_io_in_3_bits_control_sfu", false,-1);
    tracep->declBit(c+10982,"issueArbiter_io_in_3_bits_control_readmask", false,-1);
    tracep->declBit(c+10983,"issueArbiter_io_in_3_bits_control_writemask", false,-1);
    tracep->declBit(c+10984,"issueArbiter_io_in_3_bits_control_wxd", false,-1);
    tracep->declBus(c+10985,"issueArbiter_io_in_3_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10986,"issueArbiter_io_in_3_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10987,"issueArbiter_io_in_3_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8661,"issueArbiter_io_out_ready", false,-1);
    tracep->declBit(c+8662,"issueArbiter_io_out_valid", false,-1);
    tracep->declBus(c+8663,"issueArbiter_io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+8664,"issueArbiter_io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+8665,"issueArbiter_io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+8666,"issueArbiter_io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+8667,"issueArbiter_io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+8668,"issueArbiter_io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+8669,"issueArbiter_io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+8670,"issueArbiter_io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+8671,"issueArbiter_io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+8672,"issueArbiter_io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+8673,"issueArbiter_io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+8674,"issueArbiter_io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+8675,"issueArbiter_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+8676,"issueArbiter_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+8677,"issueArbiter_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+8678,"issueArbiter_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+8679,"issueArbiter_io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+8680,"issueArbiter_io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+8681,"issueArbiter_io_out_bits_control_fp", false,-1);
    tracep->declBus(c+8682,"issueArbiter_io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+8683,"issueArbiter_io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+8684,"issueArbiter_io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+8685,"issueArbiter_io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+8686,"issueArbiter_io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+8687,"issueArbiter_io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+8688,"issueArbiter_io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+8689,"issueArbiter_io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+8690,"issueArbiter_io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8691,"issueArbiter_io_out_bits_control_mem", false,-1);
    tracep->declBit(c+8692,"issueArbiter_io_out_bits_control_mul", false,-1);
    tracep->declBus(c+8693,"issueArbiter_io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8694,"issueArbiter_io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+8695,"issueArbiter_io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8696,"issueArbiter_io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8697,"issueArbiter_io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+8698,"issueArbiter_io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+8699,"issueArbiter_io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+8700,"issueArbiter_io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+8701,"issueArbiter_io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+8702,"issueArbiter_io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+8703,"issueArbiter_io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8704,"issueArbiter_io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+11053,"REG__0", false,-1, 3,0);
    tracep->declBus(c+11054,"REG__1", false,-1, 3,0);
    tracep->declBus(c+11055,"REG__2", false,-1, 3,0);
    tracep->declBus(c+11056,"REG__3", false,-1, 3,0);
    tracep->declBit(c+11057,"REG_1_0", false,-1);
    tracep->declBit(c+11058,"REG_1_1", false,-1);
    tracep->declBit(c+11059,"REG_1_2", false,-1);
    tracep->declBit(c+11060,"REG_1_3", false,-1);
    tracep->declBit(c+11081,"REG_2", false,-1);
    tracep->declBit(c+11082,"REG_3", false,-1);
    tracep->declBus(c+11020,"vectorBank_0_rs_0", false,-1, 31,0);
    tracep->declBus(c+11021,"vectorBank_0_rs_1", false,-1, 31,0);
    tracep->declBus(c+11022,"vectorBank_0_rs_2", false,-1, 31,0);
    tracep->declBus(c+11023,"vectorBank_0_rs_3", false,-1, 31,0);
    tracep->declBus(c+11019,"vectorBank_0_v0_0", false,-1, 31,0);
    tracep->declBus(c+11044,"scalarBank_0_rs", false,-1, 31,0);
    tracep->declBit(c+11083,"REG_4", false,-1);
    tracep->declBit(c+11084,"REG_5", false,-1);
    tracep->declBus(c+11027,"vectorBank_1_rs_0", false,-1, 31,0);
    tracep->declBus(c+11028,"vectorBank_1_rs_1", false,-1, 31,0);
    tracep->declBus(c+11029,"vectorBank_1_rs_2", false,-1, 31,0);
    tracep->declBus(c+11030,"vectorBank_1_rs_3", false,-1, 31,0);
    tracep->declBus(c+11026,"vectorBank_1_v0_0", false,-1, 31,0);
    tracep->declBus(c+11047,"scalarBank_1_rs", false,-1, 31,0);
    tracep->declBit(c+11085,"REG_6", false,-1);
    tracep->declBit(c+11086,"REG_7", false,-1);
    tracep->declBus(c+11033,"vectorBank_2_rs_0", false,-1, 31,0);
    tracep->declBus(c+11034,"vectorBank_2_rs_1", false,-1, 31,0);
    tracep->declBus(c+11035,"vectorBank_2_rs_2", false,-1, 31,0);
    tracep->declBus(c+11036,"vectorBank_2_rs_3", false,-1, 31,0);
    tracep->declBus(c+11032,"vectorBank_2_v0_0", false,-1, 31,0);
    tracep->declBus(c+11049,"scalarBank_2_rs", false,-1, 31,0);
    tracep->declBit(c+11087,"REG_8", false,-1);
    tracep->declBit(c+11088,"REG_9", false,-1);
    tracep->declBus(c+11039,"vectorBank_3_rs_0", false,-1, 31,0);
    tracep->declBus(c+11040,"vectorBank_3_rs_1", false,-1, 31,0);
    tracep->declBus(c+11041,"vectorBank_3_rs_2", false,-1, 31,0);
    tracep->declBus(c+11042,"vectorBank_3_rs_3", false,-1, 31,0);
    tracep->declBus(c+11038,"vectorBank_3_v0_0", false,-1, 31,0);
    tracep->declBus(c+11051,"scalarBank_3_rs", false,-1, 31,0);
    tracep->declBus(c+11089,"wbVecBankId", false,-1, 1,0);
    tracep->declBus(c+11090,"wbScaBankId", false,-1, 1,0);
    tracep->pushNamePrefix("Arbiter ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+10709,"io_readArbiterIO_0_0_valid", false,-1);
    tracep->declBus(c+10710,"io_readArbiterIO_0_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10711,"io_readArbiterIO_0_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10712,"io_readArbiterIO_0_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10713,"io_readArbiterIO_0_1_valid", false,-1);
    tracep->declBus(c+10714,"io_readArbiterIO_0_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10715,"io_readArbiterIO_0_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10716,"io_readArbiterIO_0_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10717,"io_readArbiterIO_0_2_valid", false,-1);
    tracep->declBus(c+10718,"io_readArbiterIO_0_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10719,"io_readArbiterIO_0_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10720,"io_readArbiterIO_0_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10721,"io_readArbiterIO_0_3_valid", false,-1);
    tracep->declBus(c+10722,"io_readArbiterIO_0_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10723,"io_readArbiterIO_0_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+10802,"io_readArbiterIO_1_0_valid", false,-1);
    tracep->declBus(c+10803,"io_readArbiterIO_1_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10804,"io_readArbiterIO_1_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10805,"io_readArbiterIO_1_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10806,"io_readArbiterIO_1_1_valid", false,-1);
    tracep->declBus(c+10807,"io_readArbiterIO_1_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10808,"io_readArbiterIO_1_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10809,"io_readArbiterIO_1_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10810,"io_readArbiterIO_1_2_valid", false,-1);
    tracep->declBus(c+10811,"io_readArbiterIO_1_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10812,"io_readArbiterIO_1_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10813,"io_readArbiterIO_1_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10814,"io_readArbiterIO_1_3_valid", false,-1);
    tracep->declBus(c+10815,"io_readArbiterIO_1_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10816,"io_readArbiterIO_1_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+10895,"io_readArbiterIO_2_0_valid", false,-1);
    tracep->declBus(c+10896,"io_readArbiterIO_2_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10897,"io_readArbiterIO_2_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10898,"io_readArbiterIO_2_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10899,"io_readArbiterIO_2_1_valid", false,-1);
    tracep->declBus(c+10900,"io_readArbiterIO_2_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10901,"io_readArbiterIO_2_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10902,"io_readArbiterIO_2_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10903,"io_readArbiterIO_2_2_valid", false,-1);
    tracep->declBus(c+10904,"io_readArbiterIO_2_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10905,"io_readArbiterIO_2_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10906,"io_readArbiterIO_2_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10907,"io_readArbiterIO_2_3_valid", false,-1);
    tracep->declBus(c+10908,"io_readArbiterIO_2_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10909,"io_readArbiterIO_2_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+10988,"io_readArbiterIO_3_0_valid", false,-1);
    tracep->declBus(c+10989,"io_readArbiterIO_3_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10990,"io_readArbiterIO_3_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10991,"io_readArbiterIO_3_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10992,"io_readArbiterIO_3_1_valid", false,-1);
    tracep->declBus(c+10993,"io_readArbiterIO_3_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10994,"io_readArbiterIO_3_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10995,"io_readArbiterIO_3_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+10996,"io_readArbiterIO_3_2_valid", false,-1);
    tracep->declBus(c+10997,"io_readArbiterIO_3_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10998,"io_readArbiterIO_3_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+10999,"io_readArbiterIO_3_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11000,"io_readArbiterIO_3_3_valid", false,-1);
    tracep->declBus(c+11001,"io_readArbiterIO_3_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11002,"io_readArbiterIO_3_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+11003,"io_readArbiterOut_0_valid", false,-1);
    tracep->declBus(c+11004,"io_readArbiterOut_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11005,"io_readArbiterOut_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11006,"io_readArbiterOut_1_valid", false,-1);
    tracep->declBus(c+11007,"io_readArbiterOut_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11008,"io_readArbiterOut_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11009,"io_readArbiterOut_2_valid", false,-1);
    tracep->declBus(c+11010,"io_readArbiterOut_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11011,"io_readArbiterOut_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11012,"io_readArbiterOut_3_valid", false,-1);
    tracep->declBus(c+11013,"io_readArbiterOut_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11014,"io_readArbiterOut_3_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11015,"io_readchosen_0", false,-1, 3,0);
    tracep->declBus(c+11016,"io_readchosen_1", false,-1, 3,0);
    tracep->declBus(c+11017,"io_readchosen_2", false,-1, 3,0);
    tracep->declBus(c+11018,"io_readchosen_3", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_0_clock", false,-1);
    tracep->declBit(c+11091,"bankArbiterScalar_0_io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"bankArbiterScalar_0_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"bankArbiterScalar_0_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11092,"bankArbiterScalar_0_io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"bankArbiterScalar_0_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"bankArbiterScalar_0_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11093,"bankArbiterScalar_0_io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"bankArbiterScalar_0_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"bankArbiterScalar_0_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11094,"bankArbiterScalar_0_io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"bankArbiterScalar_0_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11095,"bankArbiterScalar_0_io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"bankArbiterScalar_0_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"bankArbiterScalar_0_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11096,"bankArbiterScalar_0_io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"bankArbiterScalar_0_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"bankArbiterScalar_0_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11097,"bankArbiterScalar_0_io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"bankArbiterScalar_0_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"bankArbiterScalar_0_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11098,"bankArbiterScalar_0_io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"bankArbiterScalar_0_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11099,"bankArbiterScalar_0_io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"bankArbiterScalar_0_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"bankArbiterScalar_0_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11100,"bankArbiterScalar_0_io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"bankArbiterScalar_0_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"bankArbiterScalar_0_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11101,"bankArbiterScalar_0_io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"bankArbiterScalar_0_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"bankArbiterScalar_0_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11102,"bankArbiterScalar_0_io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"bankArbiterScalar_0_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11103,"bankArbiterScalar_0_io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"bankArbiterScalar_0_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"bankArbiterScalar_0_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11104,"bankArbiterScalar_0_io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"bankArbiterScalar_0_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"bankArbiterScalar_0_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11105,"bankArbiterScalar_0_io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"bankArbiterScalar_0_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"bankArbiterScalar_0_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11106,"bankArbiterScalar_0_io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"bankArbiterScalar_0_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11003,"bankArbiterScalar_0_io_out_valid", false,-1);
    tracep->declBus(c+11004,"bankArbiterScalar_0_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11005,"bankArbiterScalar_0_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11015,"bankArbiterScalar_0_io_chosen", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_1_clock", false,-1);
    tracep->declBit(c+11107,"bankArbiterScalar_1_io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"bankArbiterScalar_1_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"bankArbiterScalar_1_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11108,"bankArbiterScalar_1_io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"bankArbiterScalar_1_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"bankArbiterScalar_1_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11109,"bankArbiterScalar_1_io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"bankArbiterScalar_1_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"bankArbiterScalar_1_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11110,"bankArbiterScalar_1_io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"bankArbiterScalar_1_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11111,"bankArbiterScalar_1_io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"bankArbiterScalar_1_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"bankArbiterScalar_1_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11112,"bankArbiterScalar_1_io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"bankArbiterScalar_1_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"bankArbiterScalar_1_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11113,"bankArbiterScalar_1_io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"bankArbiterScalar_1_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"bankArbiterScalar_1_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11114,"bankArbiterScalar_1_io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"bankArbiterScalar_1_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11115,"bankArbiterScalar_1_io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"bankArbiterScalar_1_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"bankArbiterScalar_1_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11116,"bankArbiterScalar_1_io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"bankArbiterScalar_1_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"bankArbiterScalar_1_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11117,"bankArbiterScalar_1_io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"bankArbiterScalar_1_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"bankArbiterScalar_1_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11118,"bankArbiterScalar_1_io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"bankArbiterScalar_1_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11119,"bankArbiterScalar_1_io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"bankArbiterScalar_1_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"bankArbiterScalar_1_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11120,"bankArbiterScalar_1_io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"bankArbiterScalar_1_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"bankArbiterScalar_1_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11121,"bankArbiterScalar_1_io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"bankArbiterScalar_1_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"bankArbiterScalar_1_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11122,"bankArbiterScalar_1_io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"bankArbiterScalar_1_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11006,"bankArbiterScalar_1_io_out_valid", false,-1);
    tracep->declBus(c+11007,"bankArbiterScalar_1_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11008,"bankArbiterScalar_1_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11016,"bankArbiterScalar_1_io_chosen", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_2_clock", false,-1);
    tracep->declBit(c+11123,"bankArbiterScalar_2_io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"bankArbiterScalar_2_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"bankArbiterScalar_2_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11124,"bankArbiterScalar_2_io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"bankArbiterScalar_2_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"bankArbiterScalar_2_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11125,"bankArbiterScalar_2_io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"bankArbiterScalar_2_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"bankArbiterScalar_2_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11126,"bankArbiterScalar_2_io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"bankArbiterScalar_2_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11127,"bankArbiterScalar_2_io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"bankArbiterScalar_2_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"bankArbiterScalar_2_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11128,"bankArbiterScalar_2_io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"bankArbiterScalar_2_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"bankArbiterScalar_2_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11129,"bankArbiterScalar_2_io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"bankArbiterScalar_2_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"bankArbiterScalar_2_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11130,"bankArbiterScalar_2_io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"bankArbiterScalar_2_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11131,"bankArbiterScalar_2_io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"bankArbiterScalar_2_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"bankArbiterScalar_2_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11132,"bankArbiterScalar_2_io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"bankArbiterScalar_2_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"bankArbiterScalar_2_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11133,"bankArbiterScalar_2_io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"bankArbiterScalar_2_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"bankArbiterScalar_2_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11134,"bankArbiterScalar_2_io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"bankArbiterScalar_2_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11135,"bankArbiterScalar_2_io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"bankArbiterScalar_2_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"bankArbiterScalar_2_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11136,"bankArbiterScalar_2_io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"bankArbiterScalar_2_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"bankArbiterScalar_2_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11137,"bankArbiterScalar_2_io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"bankArbiterScalar_2_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"bankArbiterScalar_2_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11138,"bankArbiterScalar_2_io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"bankArbiterScalar_2_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11009,"bankArbiterScalar_2_io_out_valid", false,-1);
    tracep->declBus(c+11010,"bankArbiterScalar_2_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11011,"bankArbiterScalar_2_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11017,"bankArbiterScalar_2_io_chosen", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_3_clock", false,-1);
    tracep->declBit(c+11139,"bankArbiterScalar_3_io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"bankArbiterScalar_3_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"bankArbiterScalar_3_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11140,"bankArbiterScalar_3_io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"bankArbiterScalar_3_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"bankArbiterScalar_3_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11141,"bankArbiterScalar_3_io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"bankArbiterScalar_3_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"bankArbiterScalar_3_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11142,"bankArbiterScalar_3_io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"bankArbiterScalar_3_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11143,"bankArbiterScalar_3_io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"bankArbiterScalar_3_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"bankArbiterScalar_3_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11144,"bankArbiterScalar_3_io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"bankArbiterScalar_3_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"bankArbiterScalar_3_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11145,"bankArbiterScalar_3_io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"bankArbiterScalar_3_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"bankArbiterScalar_3_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11146,"bankArbiterScalar_3_io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"bankArbiterScalar_3_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11147,"bankArbiterScalar_3_io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"bankArbiterScalar_3_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"bankArbiterScalar_3_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11148,"bankArbiterScalar_3_io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"bankArbiterScalar_3_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"bankArbiterScalar_3_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11149,"bankArbiterScalar_3_io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"bankArbiterScalar_3_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"bankArbiterScalar_3_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11150,"bankArbiterScalar_3_io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"bankArbiterScalar_3_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11151,"bankArbiterScalar_3_io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"bankArbiterScalar_3_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"bankArbiterScalar_3_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11152,"bankArbiterScalar_3_io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"bankArbiterScalar_3_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"bankArbiterScalar_3_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11153,"bankArbiterScalar_3_io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"bankArbiterScalar_3_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"bankArbiterScalar_3_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11154,"bankArbiterScalar_3_io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"bankArbiterScalar_3_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11012,"bankArbiterScalar_3_io_out_valid", false,-1);
    tracep->declBus(c+11013,"bankArbiterScalar_3_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11014,"bankArbiterScalar_3_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11018,"bankArbiterScalar_3_io_chosen", false,-1, 3,0);
    tracep->pushNamePrefix("bankArbiterScalar_0 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+11091,"io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11092,"io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11093,"io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11094,"io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11095,"io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11096,"io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11097,"io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11098,"io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11099,"io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11100,"io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11101,"io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11102,"io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11103,"io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11104,"io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11105,"io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11106,"io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11003,"io_out_valid", false,-1);
    tracep->declBus(c+11004,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11005,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11015,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+11155,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+11156,"grantMask_1", false,-1);
    tracep->declBit(c+11157,"grantMask_2", false,-1);
    tracep->declBit(c+11158,"grantMask_3", false,-1);
    tracep->declBit(c+11159,"grantMask_4", false,-1);
    tracep->declBit(c+11160,"grantMask_5", false,-1);
    tracep->declBit(c+11161,"grantMask_6", false,-1);
    tracep->declBit(c+11162,"grantMask_7", false,-1);
    tracep->declBit(c+11163,"grantMask_8", false,-1);
    tracep->declBit(c+11164,"grantMask_9", false,-1);
    tracep->declBit(c+11165,"grantMask_10", false,-1);
    tracep->declBit(c+11166,"grantMask_11", false,-1);
    tracep->declBit(c+11167,"grantMask_12", false,-1);
    tracep->declBit(c+11168,"grantMask_13", false,-1);
    tracep->declBit(c+11169,"grantMask_14", false,-1);
    tracep->declBit(c+11170,"grantMask_15", false,-1);
    tracep->declBit(c+11171,"validMask_1", false,-1);
    tracep->declBit(c+11172,"validMask_2", false,-1);
    tracep->declBit(c+11173,"validMask_3", false,-1);
    tracep->declBit(c+11174,"validMask_4", false,-1);
    tracep->declBit(c+11175,"validMask_5", false,-1);
    tracep->declBit(c+11176,"validMask_6", false,-1);
    tracep->declBit(c+11177,"validMask_7", false,-1);
    tracep->declBit(c+11178,"validMask_8", false,-1);
    tracep->declBit(c+11179,"validMask_9", false,-1);
    tracep->declBit(c+11180,"validMask_10", false,-1);
    tracep->declBit(c+11181,"validMask_11", false,-1);
    tracep->declBit(c+11182,"validMask_12", false,-1);
    tracep->declBit(c+11183,"validMask_13", false,-1);
    tracep->declBit(c+11184,"validMask_14", false,-1);
    tracep->declBit(c+11185,"validMask_15", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bankArbiterScalar_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+11107,"io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11108,"io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11109,"io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11110,"io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11111,"io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11112,"io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11113,"io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11114,"io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11115,"io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11116,"io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11117,"io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11118,"io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11119,"io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11120,"io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11121,"io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11122,"io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11006,"io_out_valid", false,-1);
    tracep->declBus(c+11007,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11008,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11016,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+11186,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+11187,"grantMask_1", false,-1);
    tracep->declBit(c+11188,"grantMask_2", false,-1);
    tracep->declBit(c+11189,"grantMask_3", false,-1);
    tracep->declBit(c+11190,"grantMask_4", false,-1);
    tracep->declBit(c+11191,"grantMask_5", false,-1);
    tracep->declBit(c+11192,"grantMask_6", false,-1);
    tracep->declBit(c+11193,"grantMask_7", false,-1);
    tracep->declBit(c+11194,"grantMask_8", false,-1);
    tracep->declBit(c+11195,"grantMask_9", false,-1);
    tracep->declBit(c+11196,"grantMask_10", false,-1);
    tracep->declBit(c+11197,"grantMask_11", false,-1);
    tracep->declBit(c+11198,"grantMask_12", false,-1);
    tracep->declBit(c+11199,"grantMask_13", false,-1);
    tracep->declBit(c+11200,"grantMask_14", false,-1);
    tracep->declBit(c+11201,"grantMask_15", false,-1);
    tracep->declBit(c+11202,"validMask_1", false,-1);
    tracep->declBit(c+11203,"validMask_2", false,-1);
    tracep->declBit(c+11204,"validMask_3", false,-1);
    tracep->declBit(c+11205,"validMask_4", false,-1);
    tracep->declBit(c+11206,"validMask_5", false,-1);
    tracep->declBit(c+11207,"validMask_6", false,-1);
    tracep->declBit(c+11208,"validMask_7", false,-1);
    tracep->declBit(c+11209,"validMask_8", false,-1);
    tracep->declBit(c+11210,"validMask_9", false,-1);
    tracep->declBit(c+11211,"validMask_10", false,-1);
    tracep->declBit(c+11212,"validMask_11", false,-1);
    tracep->declBit(c+11213,"validMask_12", false,-1);
    tracep->declBit(c+11214,"validMask_13", false,-1);
    tracep->declBit(c+11215,"validMask_14", false,-1);
    tracep->declBit(c+11216,"validMask_15", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bankArbiterScalar_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+11123,"io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11124,"io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11125,"io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11126,"io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11127,"io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11128,"io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11129,"io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11130,"io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11131,"io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11132,"io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11133,"io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11134,"io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11135,"io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11136,"io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11137,"io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11138,"io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11009,"io_out_valid", false,-1);
    tracep->declBus(c+11010,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11011,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11017,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+11217,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+11218,"grantMask_1", false,-1);
    tracep->declBit(c+11219,"grantMask_2", false,-1);
    tracep->declBit(c+11220,"grantMask_3", false,-1);
    tracep->declBit(c+11221,"grantMask_4", false,-1);
    tracep->declBit(c+11222,"grantMask_5", false,-1);
    tracep->declBit(c+11223,"grantMask_6", false,-1);
    tracep->declBit(c+11224,"grantMask_7", false,-1);
    tracep->declBit(c+11225,"grantMask_8", false,-1);
    tracep->declBit(c+11226,"grantMask_9", false,-1);
    tracep->declBit(c+11227,"grantMask_10", false,-1);
    tracep->declBit(c+11228,"grantMask_11", false,-1);
    tracep->declBit(c+11229,"grantMask_12", false,-1);
    tracep->declBit(c+11230,"grantMask_13", false,-1);
    tracep->declBit(c+11231,"grantMask_14", false,-1);
    tracep->declBit(c+11232,"grantMask_15", false,-1);
    tracep->declBit(c+11233,"validMask_1", false,-1);
    tracep->declBit(c+11234,"validMask_2", false,-1);
    tracep->declBit(c+11235,"validMask_3", false,-1);
    tracep->declBit(c+11236,"validMask_4", false,-1);
    tracep->declBit(c+11237,"validMask_5", false,-1);
    tracep->declBit(c+11238,"validMask_6", false,-1);
    tracep->declBit(c+11239,"validMask_7", false,-1);
    tracep->declBit(c+11240,"validMask_8", false,-1);
    tracep->declBit(c+11241,"validMask_9", false,-1);
    tracep->declBit(c+11242,"validMask_10", false,-1);
    tracep->declBit(c+11243,"validMask_11", false,-1);
    tracep->declBit(c+11244,"validMask_12", false,-1);
    tracep->declBit(c+11245,"validMask_13", false,-1);
    tracep->declBit(c+11246,"validMask_14", false,-1);
    tracep->declBit(c+11247,"validMask_15", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bankArbiterScalar_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+11139,"io_in_0_valid", false,-1);
    tracep->declBus(c+10710,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10712,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11140,"io_in_1_valid", false,-1);
    tracep->declBus(c+10714,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10716,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11141,"io_in_2_valid", false,-1);
    tracep->declBus(c+10718,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10720,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11142,"io_in_3_valid", false,-1);
    tracep->declBus(c+10722,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11143,"io_in_4_valid", false,-1);
    tracep->declBus(c+10803,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10805,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11144,"io_in_5_valid", false,-1);
    tracep->declBus(c+10807,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10809,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11145,"io_in_6_valid", false,-1);
    tracep->declBus(c+10811,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10813,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11146,"io_in_7_valid", false,-1);
    tracep->declBus(c+10815,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11147,"io_in_8_valid", false,-1);
    tracep->declBus(c+10896,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10898,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11148,"io_in_9_valid", false,-1);
    tracep->declBus(c+10900,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10902,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11149,"io_in_10_valid", false,-1);
    tracep->declBus(c+10904,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10906,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11150,"io_in_11_valid", false,-1);
    tracep->declBus(c+10908,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11151,"io_in_12_valid", false,-1);
    tracep->declBus(c+10989,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10991,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11152,"io_in_13_valid", false,-1);
    tracep->declBus(c+10993,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10995,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11153,"io_in_14_valid", false,-1);
    tracep->declBus(c+10997,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+10999,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+11154,"io_in_15_valid", false,-1);
    tracep->declBus(c+11001,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+11012,"io_out_valid", false,-1);
    tracep->declBus(c+11013,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+11014,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+11018,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+11248,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+11249,"grantMask_1", false,-1);
    tracep->declBit(c+11250,"grantMask_2", false,-1);
    tracep->declBit(c+11251,"grantMask_3", false,-1);
    tracep->declBit(c+11252,"grantMask_4", false,-1);
    tracep->declBit(c+11253,"grantMask_5", false,-1);
    tracep->declBit(c+11254,"grantMask_6", false,-1);
    tracep->declBit(c+11255,"grantMask_7", false,-1);
    tracep->declBit(c+11256,"grantMask_8", false,-1);
    tracep->declBit(c+11257,"grantMask_9", false,-1);
    tracep->declBit(c+11258,"grantMask_10", false,-1);
    tracep->declBit(c+11259,"grantMask_11", false,-1);
    tracep->declBit(c+11260,"grantMask_12", false,-1);
    tracep->declBit(c+11261,"grantMask_13", false,-1);
    tracep->declBit(c+11262,"grantMask_14", false,-1);
    tracep->declBit(c+11263,"grantMask_15", false,-1);
    tracep->declBit(c+11264,"validMask_1", false,-1);
    tracep->declBit(c+11265,"validMask_2", false,-1);
    tracep->declBit(c+11266,"validMask_3", false,-1);
    tracep->declBit(c+11267,"validMask_4", false,-1);
    tracep->declBit(c+11268,"validMask_5", false,-1);
    tracep->declBit(c+11269,"validMask_6", false,-1);
    tracep->declBit(c+11270,"validMask_7", false,-1);
    tracep->declBit(c+11271,"validMask_8", false,-1);
    tracep->declBit(c+11272,"validMask_9", false,-1);
    tracep->declBit(c+11273,"validMask_10", false,-1);
    tracep->declBit(c+11274,"validMask_11", false,-1);
    tracep->declBit(c+11275,"validMask_12", false,-1);
    tracep->declBit(c+11276,"validMask_13", false,-1);
    tracep->declBit(c+11277,"validMask_14", false,-1);
    tracep->declBit(c+11278,"validMask_15", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("Demux ");
    tracep->declBit(c+8626,"io_in_ready", false,-1);
    tracep->declBit(c+8627,"io_in_valid", false,-1);
    tracep->declBus(c+8628,"io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_in_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_in_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_in_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_in_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_in_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_in_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_in_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_in_bits_wfd", false,-1);
    tracep->declBit(c+8654,"io_in_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_in_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_in_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_in_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10632,"io_out_0_ready", false,-1);
    tracep->declBit(c+10633,"io_out_0_valid", false,-1);
    tracep->declBus(c+8628,"io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_out_0_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_out_0_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_out_0_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_out_0_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+8654,"io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10724,"io_out_1_ready", false,-1);
    tracep->declBit(c+10725,"io_out_1_valid", false,-1);
    tracep->declBus(c+8628,"io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_out_1_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_out_1_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_out_1_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_out_1_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+8654,"io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10817,"io_out_2_ready", false,-1);
    tracep->declBit(c+10818,"io_out_2_valid", false,-1);
    tracep->declBus(c+8628,"io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_out_2_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_out_2_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_out_2_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_out_2_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+8654,"io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10910,"io_out_3_ready", false,-1);
    tracep->declBit(c+10911,"io_out_3_valid", false,-1);
    tracep->declBus(c+8628,"io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+8629,"io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8630,"io_out_3_bits_fp", false,-1);
    tracep->declBus(c+8631,"io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+8632,"io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+8633,"io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+8634,"io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+8635,"io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+8636,"io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+8637,"io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+8638,"io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+8639,"io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+8640,"io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+8641,"io_out_3_bits_mask", false,-1);
    tracep->declBus(c+8642,"io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+8643,"io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+8644,"io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8645,"io_out_3_bits_mem", false,-1);
    tracep->declBit(c+8646,"io_out_3_bits_mul", false,-1);
    tracep->declBus(c+8647,"io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8648,"io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+8649,"io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+8650,"io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+8651,"io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8652,"io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8653,"io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+8654,"io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+8655,"io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+8656,"io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+8657,"io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+8658,"io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+8659,"io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8660,"io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11019,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11020,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11021,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11022,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11023,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11004,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11025,"io_rdwen", false,-1);
    tracep->declBit(c+8715,"io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11279+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+11311,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+11312,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11313,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11314,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+11315,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11019,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8711,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8715,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+11025,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+11311,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11312,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11314,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11315,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11316+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+11348,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+11349,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11350,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11351,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+11352,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11353,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8712,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8716,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+11025,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+11348,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11349,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11351,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11352,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11354+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+11386,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+11387,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11388,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11389,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+11390,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11391,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8713,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8717,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+11025,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+11386,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11387,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11389,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11390,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11392+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+11424,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+11425,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11426,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11427,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+11428,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11429,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8714,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8718,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+11025,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+11424,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11425,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11427,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11428,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11026,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11027,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11028,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11029,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11030,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11007,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11031,"io_rdwen", false,-1);
    tracep->declBit(c+8715,"io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11430+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+11462,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+11463,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11464,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11465,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+11466,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11026,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8711,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8715,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+11031,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+11462,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11463,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11465,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11466,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11467+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+11499,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+11500,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11501,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11502,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+11503,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11504,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8712,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8716,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+11031,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+11499,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11500,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11502,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11503,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11505+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+11537,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+11538,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11539,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11540,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+11541,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11542,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8713,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8717,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+11031,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+11537,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11538,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11540,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11541,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11543+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+11575,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+11576,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11577,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11578,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+11579,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11580,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8714,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8718,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+11031,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+11575,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11576,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11578,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11579,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11032,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11033,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11034,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11035,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11036,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11010,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11037,"io_rdwen", false,-1);
    tracep->declBit(c+8715,"io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11581+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+11613,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+11614,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11615,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11616,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+11617,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11032,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8711,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8715,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+11037,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+11613,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11614,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11616,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11617,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11618+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+11650,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+11651,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11652,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11653,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+11654,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11655,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8712,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8716,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+11037,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+11650,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11651,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11653,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11654,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11656+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+11688,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+11689,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11690,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11691,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+11692,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11693,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8713,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8717,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+11037,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+11688,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11689,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11691,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11692,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11694+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+11726,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+11727,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11728,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11729,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+11730,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11731,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8714,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8718,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+11037,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+11726,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11727,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11729,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11730,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11038,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+11039,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+11040,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+11041,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+11042,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+11013,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8711,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+11024,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11043,"io_rdwen", false,-1);
    tracep->declBit(c+8715,"io_rdwmask_0", false,-1);
    tracep->declBit(c+8716,"io_rdwmask_1", false,-1);
    tracep->declBit(c+8717,"io_rdwmask_2", false,-1);
    tracep->declBit(c+8718,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11732+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+11764,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+11765,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11766,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11767,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+11768,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11038,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8711,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8715,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+11043,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+11764,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11765,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11767,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11768,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11769+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+11801,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+11802,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11803,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11804,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+11805,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11806,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8712,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8716,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+11043,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+11801,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11802,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11804,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11805,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11807+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+11839,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+11840,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11841,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11842,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+11843,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11844,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8713,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8717,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+11043,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+11839,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11840,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11842,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11843,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11845+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+11877,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+11878,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11879,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+11880,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+11881,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+11882,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+8714,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+11024,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+8718,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+11043,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+11877,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11878,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+11880,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+11881,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11044,"io_rs", false,-1, 31,0);
    tracep->declBus(c+11004,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11046,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11883+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+11915,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+11916,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11917,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8706,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+11045,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+11918,"regs_MPORT_en", false,-1);
    tracep->declBit(c+11915,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11916,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11047,"io_rs", false,-1, 31,0);
    tracep->declBus(c+11007,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11048,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11919+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+11951,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+11952,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11953,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8706,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+11045,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+11954,"regs_MPORT_en", false,-1);
    tracep->declBit(c+11951,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11952,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11049,"io_rs", false,-1, 31,0);
    tracep->declBus(c+11010,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11050,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11955+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+11987,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+11988,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+11989,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8706,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+11045,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+11990,"regs_MPORT_en", false,-1);
    tracep->declBit(c+11987,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+11988,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+11051,"io_rs", false,-1, 31,0);
    tracep->declBus(c+11013,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+8706,"io_rd", false,-1, 31,0);
    tracep->declBus(c+11045,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+11052,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+11991+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+12023,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+12024,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+12025,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8706,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+11045,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+12026,"regs_MPORT_en", false,-1);
    tracep->declBit(c+12023,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+12024,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crossBar ");
    tracep->declBus(c+11053,"io_chosen_0", false,-1, 3,0);
    tracep->declBus(c+11054,"io_chosen_1", false,-1, 3,0);
    tracep->declBus(c+11055,"io_chosen_2", false,-1, 3,0);
    tracep->declBus(c+11056,"io_chosen_3", false,-1, 3,0);
    tracep->declBit(c+11057,"io_validArbiter_0", false,-1);
    tracep->declBit(c+11058,"io_validArbiter_1", false,-1);
    tracep->declBit(c+11059,"io_validArbiter_2", false,-1);
    tracep->declBit(c+11060,"io_validArbiter_3", false,-1);
    tracep->declBus(c+11061,"io_dataIn_rs_0_0", false,-1, 31,0);
    tracep->declBus(c+11062,"io_dataIn_rs_0_1", false,-1, 31,0);
    tracep->declBus(c+11063,"io_dataIn_rs_0_2", false,-1, 31,0);
    tracep->declBus(c+11064,"io_dataIn_rs_0_3", false,-1, 31,0);
    tracep->declBus(c+11065,"io_dataIn_rs_1_0", false,-1, 31,0);
    tracep->declBus(c+11066,"io_dataIn_rs_1_1", false,-1, 31,0);
    tracep->declBus(c+11067,"io_dataIn_rs_1_2", false,-1, 31,0);
    tracep->declBus(c+11068,"io_dataIn_rs_1_3", false,-1, 31,0);
    tracep->declBus(c+11069,"io_dataIn_rs_2_0", false,-1, 31,0);
    tracep->declBus(c+11070,"io_dataIn_rs_2_1", false,-1, 31,0);
    tracep->declBus(c+11071,"io_dataIn_rs_2_2", false,-1, 31,0);
    tracep->declBus(c+11072,"io_dataIn_rs_2_3", false,-1, 31,0);
    tracep->declBus(c+11073,"io_dataIn_rs_3_0", false,-1, 31,0);
    tracep->declBus(c+11074,"io_dataIn_rs_3_1", false,-1, 31,0);
    tracep->declBus(c+11075,"io_dataIn_rs_3_2", false,-1, 31,0);
    tracep->declBus(c+11076,"io_dataIn_rs_3_3", false,-1, 31,0);
    tracep->declBus(c+11077,"io_dataIn_v0_0_0", false,-1, 31,0);
    tracep->declBus(c+11078,"io_dataIn_v0_1_0", false,-1, 31,0);
    tracep->declBus(c+11079,"io_dataIn_v0_2_0", false,-1, 31,0);
    tracep->declBus(c+11080,"io_dataIn_v0_3_0", false,-1, 31,0);
    tracep->declBit(c+10635,"io_out_0_0_valid", false,-1);
    tracep->declBus(c+10636,"io_out_0_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10637,"io_out_0_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10638,"io_out_0_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10639,"io_out_0_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10640,"io_out_0_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10641,"io_out_0_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10643,"io_out_0_1_valid", false,-1);
    tracep->declBus(c+10644,"io_out_0_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10645,"io_out_0_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10646,"io_out_0_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10647,"io_out_0_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10648,"io_out_0_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10649,"io_out_0_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10651,"io_out_0_2_valid", false,-1);
    tracep->declBus(c+10652,"io_out_0_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10653,"io_out_0_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10654,"io_out_0_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10655,"io_out_0_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10656,"io_out_0_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10657,"io_out_0_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10659,"io_out_0_3_valid", false,-1);
    tracep->declBus(c+10660,"io_out_0_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10661,"io_out_0_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10662,"io_out_0_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10663,"io_out_0_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10664,"io_out_0_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10665,"io_out_0_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10727,"io_out_1_0_valid", false,-1);
    tracep->declBus(c+10728,"io_out_1_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10729,"io_out_1_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10730,"io_out_1_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10731,"io_out_1_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10732,"io_out_1_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10733,"io_out_1_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10735,"io_out_1_1_valid", false,-1);
    tracep->declBus(c+10736,"io_out_1_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10737,"io_out_1_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10738,"io_out_1_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10739,"io_out_1_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10740,"io_out_1_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10741,"io_out_1_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10743,"io_out_1_2_valid", false,-1);
    tracep->declBus(c+10744,"io_out_1_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10745,"io_out_1_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10746,"io_out_1_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10747,"io_out_1_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10748,"io_out_1_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10749,"io_out_1_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10751,"io_out_1_3_valid", false,-1);
    tracep->declBus(c+10752,"io_out_1_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10753,"io_out_1_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10754,"io_out_1_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10755,"io_out_1_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10756,"io_out_1_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10757,"io_out_1_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10820,"io_out_2_0_valid", false,-1);
    tracep->declBus(c+10821,"io_out_2_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10822,"io_out_2_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10823,"io_out_2_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10824,"io_out_2_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10825,"io_out_2_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10826,"io_out_2_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10828,"io_out_2_1_valid", false,-1);
    tracep->declBus(c+10829,"io_out_2_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10830,"io_out_2_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10831,"io_out_2_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10832,"io_out_2_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10833,"io_out_2_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10834,"io_out_2_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10836,"io_out_2_2_valid", false,-1);
    tracep->declBus(c+10837,"io_out_2_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10838,"io_out_2_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10839,"io_out_2_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10840,"io_out_2_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10841,"io_out_2_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10842,"io_out_2_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10844,"io_out_2_3_valid", false,-1);
    tracep->declBus(c+10845,"io_out_2_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10846,"io_out_2_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10847,"io_out_2_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10848,"io_out_2_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10849,"io_out_2_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10850,"io_out_2_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10913,"io_out_3_0_valid", false,-1);
    tracep->declBus(c+10914,"io_out_3_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10915,"io_out_3_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10916,"io_out_3_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10917,"io_out_3_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10918,"io_out_3_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10919,"io_out_3_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10921,"io_out_3_1_valid", false,-1);
    tracep->declBus(c+10922,"io_out_3_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10923,"io_out_3_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10924,"io_out_3_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10925,"io_out_3_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10926,"io_out_3_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10927,"io_out_3_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10929,"io_out_3_2_valid", false,-1);
    tracep->declBus(c+10930,"io_out_3_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10931,"io_out_3_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10932,"io_out_3_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10933,"io_out_3_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10934,"io_out_3_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10935,"io_out_3_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+10937,"io_out_3_3_valid", false,-1);
    tracep->declBus(c+10938,"io_out_3_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+10939,"io_out_3_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+10940,"io_out_3_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+10941,"io_out_3_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+10942,"io_out_3_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+10943,"io_out_3_3_bits_v0_0", false,-1, 31,0);
    tracep->declBus(c+12027,"CUId_0", false,-1, 1,0);
    tracep->declBus(c+12028,"regOrder_0", false,-1, 1,0);
    tracep->declBus(c+12029,"CUId_1", false,-1, 1,0);
    tracep->declBus(c+12030,"regOrder_1", false,-1, 1,0);
    tracep->declBus(c+12031,"CUId_2", false,-1, 1,0);
    tracep->declBus(c+12032,"regOrder_2", false,-1, 1,0);
    tracep->declBus(c+12033,"CUId_3", false,-1, 1,0);
    tracep->declBus(c+12034,"regOrder_3", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("issueArbiter ");
    tracep->declBit(c+8661,"io_in_0_ready", false,-1);
    tracep->declBit(c+10666,"io_in_0_valid", false,-1);
    tracep->declBus(c+10667,"io_in_0_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10668,"io_in_0_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10669,"io_in_0_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10670,"io_in_0_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10671,"io_in_0_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10672,"io_in_0_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10673,"io_in_0_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10674,"io_in_0_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10675,"io_in_0_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10676,"io_in_0_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10677,"io_in_0_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10678,"io_in_0_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10679,"io_in_0_bits_mask_0", false,-1);
    tracep->declBit(c+10680,"io_in_0_bits_mask_1", false,-1);
    tracep->declBit(c+10681,"io_in_0_bits_mask_2", false,-1);
    tracep->declBit(c+10682,"io_in_0_bits_mask_3", false,-1);
    tracep->declBus(c+10683,"io_in_0_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10684,"io_in_0_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10685,"io_in_0_bits_control_fp", false,-1);
    tracep->declBus(c+10686,"io_in_0_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10687,"io_in_0_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10688,"io_in_0_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10689,"io_in_0_bits_control_barrier", false,-1);
    tracep->declBus(c+10690,"io_in_0_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10691,"io_in_0_bits_control_reverse", false,-1);
    tracep->declBit(c+10692,"io_in_0_bits_control_isvec", false,-1);
    tracep->declBit(c+10693,"io_in_0_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10694,"io_in_0_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10695,"io_in_0_bits_control_mem", false,-1);
    tracep->declBit(c+10696,"io_in_0_bits_control_mul", false,-1);
    tracep->declBus(c+10697,"io_in_0_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10698,"io_in_0_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10699,"io_in_0_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10700,"io_in_0_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10701,"io_in_0_bits_control_wfd", false,-1);
    tracep->declBit(c+10702,"io_in_0_bits_control_sfu", false,-1);
    tracep->declBit(c+10703,"io_in_0_bits_control_readmask", false,-1);
    tracep->declBit(c+10704,"io_in_0_bits_control_writemask", false,-1);
    tracep->declBit(c+10705,"io_in_0_bits_control_wxd", false,-1);
    tracep->declBus(c+10706,"io_in_0_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10707,"io_in_0_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10708,"io_in_0_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10758,"io_in_1_ready", false,-1);
    tracep->declBit(c+10759,"io_in_1_valid", false,-1);
    tracep->declBus(c+10760,"io_in_1_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10761,"io_in_1_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10762,"io_in_1_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10763,"io_in_1_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10764,"io_in_1_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10765,"io_in_1_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10766,"io_in_1_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10767,"io_in_1_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10768,"io_in_1_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10769,"io_in_1_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10770,"io_in_1_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10771,"io_in_1_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10772,"io_in_1_bits_mask_0", false,-1);
    tracep->declBit(c+10773,"io_in_1_bits_mask_1", false,-1);
    tracep->declBit(c+10774,"io_in_1_bits_mask_2", false,-1);
    tracep->declBit(c+10775,"io_in_1_bits_mask_3", false,-1);
    tracep->declBus(c+10776,"io_in_1_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10777,"io_in_1_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10778,"io_in_1_bits_control_fp", false,-1);
    tracep->declBus(c+10779,"io_in_1_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10780,"io_in_1_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10781,"io_in_1_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10782,"io_in_1_bits_control_barrier", false,-1);
    tracep->declBus(c+10783,"io_in_1_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10784,"io_in_1_bits_control_reverse", false,-1);
    tracep->declBit(c+10785,"io_in_1_bits_control_isvec", false,-1);
    tracep->declBit(c+10786,"io_in_1_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10787,"io_in_1_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10788,"io_in_1_bits_control_mem", false,-1);
    tracep->declBit(c+10789,"io_in_1_bits_control_mul", false,-1);
    tracep->declBus(c+10790,"io_in_1_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10791,"io_in_1_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10792,"io_in_1_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10793,"io_in_1_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10794,"io_in_1_bits_control_wfd", false,-1);
    tracep->declBit(c+10795,"io_in_1_bits_control_sfu", false,-1);
    tracep->declBit(c+10796,"io_in_1_bits_control_readmask", false,-1);
    tracep->declBit(c+10797,"io_in_1_bits_control_writemask", false,-1);
    tracep->declBit(c+10798,"io_in_1_bits_control_wxd", false,-1);
    tracep->declBus(c+10799,"io_in_1_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10800,"io_in_1_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10801,"io_in_1_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10851,"io_in_2_ready", false,-1);
    tracep->declBit(c+10852,"io_in_2_valid", false,-1);
    tracep->declBus(c+10853,"io_in_2_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10854,"io_in_2_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10855,"io_in_2_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10856,"io_in_2_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10857,"io_in_2_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10858,"io_in_2_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10859,"io_in_2_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10860,"io_in_2_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10861,"io_in_2_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10862,"io_in_2_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10863,"io_in_2_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10864,"io_in_2_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10865,"io_in_2_bits_mask_0", false,-1);
    tracep->declBit(c+10866,"io_in_2_bits_mask_1", false,-1);
    tracep->declBit(c+10867,"io_in_2_bits_mask_2", false,-1);
    tracep->declBit(c+10868,"io_in_2_bits_mask_3", false,-1);
    tracep->declBus(c+10869,"io_in_2_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10870,"io_in_2_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10871,"io_in_2_bits_control_fp", false,-1);
    tracep->declBus(c+10872,"io_in_2_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10873,"io_in_2_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10874,"io_in_2_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10875,"io_in_2_bits_control_barrier", false,-1);
    tracep->declBus(c+10876,"io_in_2_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10877,"io_in_2_bits_control_reverse", false,-1);
    tracep->declBit(c+10878,"io_in_2_bits_control_isvec", false,-1);
    tracep->declBit(c+10879,"io_in_2_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10880,"io_in_2_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10881,"io_in_2_bits_control_mem", false,-1);
    tracep->declBit(c+10882,"io_in_2_bits_control_mul", false,-1);
    tracep->declBus(c+10883,"io_in_2_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10884,"io_in_2_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10885,"io_in_2_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10886,"io_in_2_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10887,"io_in_2_bits_control_wfd", false,-1);
    tracep->declBit(c+10888,"io_in_2_bits_control_sfu", false,-1);
    tracep->declBit(c+10889,"io_in_2_bits_control_readmask", false,-1);
    tracep->declBit(c+10890,"io_in_2_bits_control_writemask", false,-1);
    tracep->declBit(c+10891,"io_in_2_bits_control_wxd", false,-1);
    tracep->declBus(c+10892,"io_in_2_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10893,"io_in_2_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10894,"io_in_2_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+10944,"io_in_3_ready", false,-1);
    tracep->declBit(c+10945,"io_in_3_valid", false,-1);
    tracep->declBus(c+10946,"io_in_3_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+10947,"io_in_3_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+10948,"io_in_3_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+10949,"io_in_3_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+10950,"io_in_3_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+10951,"io_in_3_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+10952,"io_in_3_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+10953,"io_in_3_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+10954,"io_in_3_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+10955,"io_in_3_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+10956,"io_in_3_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+10957,"io_in_3_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+10958,"io_in_3_bits_mask_0", false,-1);
    tracep->declBit(c+10959,"io_in_3_bits_mask_1", false,-1);
    tracep->declBit(c+10960,"io_in_3_bits_mask_2", false,-1);
    tracep->declBit(c+10961,"io_in_3_bits_mask_3", false,-1);
    tracep->declBus(c+10962,"io_in_3_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+10963,"io_in_3_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+10964,"io_in_3_bits_control_fp", false,-1);
    tracep->declBus(c+10965,"io_in_3_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+10966,"io_in_3_bits_control_simt_stack", false,-1);
    tracep->declBit(c+10967,"io_in_3_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+10968,"io_in_3_bits_control_barrier", false,-1);
    tracep->declBus(c+10969,"io_in_3_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+10970,"io_in_3_bits_control_reverse", false,-1);
    tracep->declBit(c+10971,"io_in_3_bits_control_isvec", false,-1);
    tracep->declBit(c+10972,"io_in_3_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+10973,"io_in_3_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+10974,"io_in_3_bits_control_mem", false,-1);
    tracep->declBit(c+10975,"io_in_3_bits_control_mul", false,-1);
    tracep->declBus(c+10976,"io_in_3_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+10977,"io_in_3_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+10978,"io_in_3_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+10979,"io_in_3_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+10980,"io_in_3_bits_control_wfd", false,-1);
    tracep->declBit(c+10981,"io_in_3_bits_control_sfu", false,-1);
    tracep->declBit(c+10982,"io_in_3_bits_control_readmask", false,-1);
    tracep->declBit(c+10983,"io_in_3_bits_control_writemask", false,-1);
    tracep->declBit(c+10984,"io_in_3_bits_control_wxd", false,-1);
    tracep->declBus(c+10985,"io_in_3_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+10986,"io_in_3_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+10987,"io_in_3_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8661,"io_out_ready", false,-1);
    tracep->declBit(c+8662,"io_out_valid", false,-1);
    tracep->declBus(c+8663,"io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+8664,"io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+8665,"io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+8666,"io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+8667,"io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+8668,"io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+8669,"io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+8670,"io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+8671,"io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+8672,"io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+8673,"io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+8674,"io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+8675,"io_out_bits_mask_0", false,-1);
    tracep->declBit(c+8676,"io_out_bits_mask_1", false,-1);
    tracep->declBit(c+8677,"io_out_bits_mask_2", false,-1);
    tracep->declBit(c+8678,"io_out_bits_mask_3", false,-1);
    tracep->declBus(c+8679,"io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+8680,"io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+8681,"io_out_bits_control_fp", false,-1);
    tracep->declBus(c+8682,"io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+8683,"io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+8684,"io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+8685,"io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+8686,"io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+8687,"io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+8688,"io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+8689,"io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+8690,"io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+8691,"io_out_bits_control_mem", false,-1);
    tracep->declBit(c+8692,"io_out_bits_control_mul", false,-1);
    tracep->declBus(c+8693,"io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+8694,"io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+8695,"io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+8696,"io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8697,"io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+8698,"io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+8699,"io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+8700,"io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+8701,"io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+8702,"io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+8703,"io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8704,"io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+12035,"grant_1", false,-1);
    tracep->declBit(c+12036,"grant_2", false,-1);
    tracep->declBit(c+12037,"grant_3", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sfu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8771,"io_in_ready", false,-1);
    tracep->declBit(c+8772,"io_in_valid", false,-1);
    tracep->declBus(c+8724,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_in_bits_ctrl_fp", false,-1);
    tracep->declBit(c+8745,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8748,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+8811,"io_rm", false,-1, 2,0);
    tracep->declBit(c+8848,"io_out_x_ready", false,-1);
    tracep->declBit(c+8849,"io_out_x_valid", false,-1);
    tracep->declBus(c+8850,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8852,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"io_out_v_ready", false,-1);
    tracep->declBit(c+8857,"io_out_v_valid", false,-1);
    tracep->declBus(c+8858,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8867,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_x_clock", false,-1);
    tracep->declBit(c+52618,"result_x_reset", false,-1);
    tracep->declBit(c+12038,"result_x_io_enq_ready", false,-1);
    tracep->declBit(c+12039,"result_x_io_enq_valid", false,-1);
    tracep->declBus(c+12040,"result_x_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+12041,"result_x_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+12042,"result_x_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+12043,"result_x_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+12044,"result_x_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12045,"result_x_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8848,"result_x_io_deq_ready", false,-1);
    tracep->declBit(c+8849,"result_x_io_deq_valid", false,-1);
    tracep->declBus(c+8850,"result_x_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"result_x_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8852,"result_x_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"result_x_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"result_x_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"result_x_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_v_clock", false,-1);
    tracep->declBit(c+52618,"result_v_reset", false,-1);
    tracep->declBit(c+12046,"result_v_io_enq_ready", false,-1);
    tracep->declBit(c+12047,"result_v_io_enq_valid", false,-1);
    tracep->declBus(c+12040,"result_v_io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+12048,"result_v_io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+12049,"result_v_io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+12050,"result_v_io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+12051,"result_v_io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+12052,"result_v_io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+12053,"result_v_io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+12054,"result_v_io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+12055,"result_v_io_enq_bits_wvd", false,-1);
    tracep->declBus(c+12042,"result_v_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+12043,"result_v_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+12044,"result_v_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12045,"result_v_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"result_v_io_deq_ready", false,-1);
    tracep->declBit(c+8857,"result_v_io_deq_valid", false,-1);
    tracep->declBus(c+8858,"result_v_io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"result_v_io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"result_v_io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"result_v_io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"result_v_io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"result_v_io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"result_v_io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"result_v_io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"result_v_io_deq_bits_wvd", false,-1);
    tracep->declBus(c+8867,"result_v_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"result_v_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"result_v_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"result_v_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"data_buffer_clock", false,-1);
    tracep->declBit(c+52618,"data_buffer_reset", false,-1);
    tracep->declBit(c+8771,"data_buffer_io_enq_ready", false,-1);
    tracep->declBit(c+8772,"data_buffer_io_enq_valid", false,-1);
    tracep->declBus(c+8724,"data_buffer_io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"data_buffer_io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"data_buffer_io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"data_buffer_io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"data_buffer_io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"data_buffer_io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"data_buffer_io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"data_buffer_io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"data_buffer_io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"data_buffer_io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"data_buffer_io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"data_buffer_io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"data_buffer_io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"data_buffer_io_enq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+8745,"data_buffer_io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"data_buffer_io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8748,"data_buffer_io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"data_buffer_io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"data_buffer_io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"data_buffer_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"data_buffer_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"data_buffer_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+12056,"data_buffer_io_deq_ready", false,-1);
    tracep->declBit(c+12057,"data_buffer_io_deq_valid", false,-1);
    tracep->declBus(c+12058,"data_buffer_io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+12059,"data_buffer_io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+12060,"data_buffer_io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+12061,"data_buffer_io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+12062,"data_buffer_io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+12063,"data_buffer_io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+12064,"data_buffer_io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+12065,"data_buffer_io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+12051,"data_buffer_io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+12052,"data_buffer_io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+12053,"data_buffer_io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+12054,"data_buffer_io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+12043,"data_buffer_io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+12066,"data_buffer_io_deq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+12067,"data_buffer_io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+12068,"data_buffer_io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+12069,"data_buffer_io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+12042,"data_buffer_io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+12055,"data_buffer_io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+12041,"data_buffer_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+12044,"data_buffer_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12045,"data_buffer_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"IntDivMod_clock", false,-1);
    tracep->declBit(c+52618,"IntDivMod_reset", false,-1);
    tracep->declBit(c+12070,"IntDivMod_io_in_ready", false,-1);
    tracep->declBit(c+12071,"IntDivMod_io_in_valid", false,-1);
    tracep->declBus(c+12072,"IntDivMod_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+12073,"IntDivMod_io_in_bits_d", false,-1, 31,0);
    tracep->declBit(c+12074,"IntDivMod_io_in_bits_signed", false,-1);
    tracep->declBit(c+12075,"IntDivMod_io_out_ready", false,-1);
    tracep->declBit(c+12076,"IntDivMod_io_out_valid", false,-1);
    tracep->declBus(c+12077,"IntDivMod_io_out_bits_q", false,-1, 31,0);
    tracep->declBus(c+12078,"IntDivMod_io_out_bits_r", false,-1, 31,0);
    tracep->declBit(c+52617,"FloatDivSqrt_clock", false,-1);
    tracep->declBit(c+52618,"FloatDivSqrt_reset", false,-1);
    tracep->declBit(c+12079,"FloatDivSqrt_io_in_ready", false,-1);
    tracep->declBit(c+12080,"FloatDivSqrt_io_in_valid", false,-1);
    tracep->declBus(c+12081,"FloatDivSqrt_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+12082,"FloatDivSqrt_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+12083,"FloatDivSqrt_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+8811,"FloatDivSqrt_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+12084,"FloatDivSqrt_io_out_ready", false,-1);
    tracep->declBit(c+12085,"FloatDivSqrt_io_out_valid", false,-1);
    tracep->declBus(c+12086,"FloatDivSqrt_io_out_bits_result", false,-1, 31,0);
    tracep->declBit(c+12075,"Arbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+12076,"Arbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+12087,"Arbiter_io_in_0_bits", false,-1, 31,0);
    tracep->declBit(c+12084,"Arbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+12085,"Arbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+12086,"Arbiter_io_in_1_bits", false,-1, 31,0);
    tracep->declBit(c+12075,"Arbiter_io_out_ready", false,-1);
    tracep->declBit(c+12075,"Arbiter_io_out_valid", false,-1);
    tracep->declBus(c+12088,"Arbiter_io_out_bits", false,-1, 31,0);
    tracep->declBus(c+12089,"state", false,-1, 1,0);
    tracep->declBus(c+12090,"mask", false,-1, 3,0);
    tracep->declBit(c+12091,"mask_grp_0", false,-1);
    tracep->declBit(c+12092,"mask_grp_1", false,-1);
    tracep->declBit(c+12093,"mask_grp_2", false,-1);
    tracep->declBus(c+12040,"out_data_0", false,-1, 31,0);
    tracep->declBus(c+12048,"out_data_1", false,-1, 31,0);
    tracep->declBus(c+12049,"out_data_2", false,-1, 31,0);
    tracep->declBus(c+12050,"out_data_3", false,-1, 31,0);
    tracep->declBus(c+12094,"i_cnt", false,-1, 1,0);
    tracep->declBit(c+12095,"i_valid", false,-1);
    tracep->declBus(c+12062,"i_2_0", false,-1, 31,0);
    tracep->declBus(c+12058,"i_1_0", false,-1, 31,0);
    tracep->declBus(c+12063,"i_2_1_0", false,-1, 31,0);
    tracep->declBus(c+12059,"i_1_1_0", false,-1, 31,0);
    tracep->declBus(c+12064,"i_2_2_0", false,-1, 31,0);
    tracep->declBus(c+12060,"i_1_2_0", false,-1, 31,0);
    tracep->declBus(c+12065,"i_2_3_0", false,-1, 31,0);
    tracep->declBus(c+12061,"i_1_3_0", false,-1, 31,0);
    tracep->declBus(c+12096,"i_data1_0", false,-1, 31,0);
    tracep->declBus(c+12097,"i_data2_0", false,-1, 31,0);
    tracep->declBit(c+12098,"i_mask_0", false,-1);
    tracep->declBit(c+12099,"o_ready", false,-1);
    tracep->declBus(c+12078,"intDiv_0_out_bits_r", false,-1, 31,0);
    tracep->declBus(c+12077,"intDiv_0_out_bits_q", false,-1, 31,0);
    tracep->declBit(c+12079,"floatDiv_0_in_ready", false,-1);
    tracep->declBit(c+12070,"intDiv_0_in_ready", false,-1);
    tracep->declBit(c+12100,"i_ready", false,-1);
    tracep->declBit(c+12075,"alu_out_arbiter_0_out_valid", false,-1);
    tracep->declBus(c+12101,"next_mask", false,-1, 31,0);
    tracep->declBus(c+12088,"alu_out_arbiter_0_out_bits", false,-1, 31,0);
    tracep->declQuad(c+12102,"next_mask_1", false,-1, 32,0);
    tracep->declQuad(c+12104,"next_mask_2", false,-1, 33,0);
    tracep->declQuad(c+12106,"next_mask_3", false,-1, 34,0);
    tracep->pushNamePrefix("Arbiter ");
    tracep->declBit(c+12075,"io_in_0_ready", false,-1);
    tracep->declBit(c+12076,"io_in_0_valid", false,-1);
    tracep->declBus(c+12087,"io_in_0_bits", false,-1, 31,0);
    tracep->declBit(c+12084,"io_in_1_ready", false,-1);
    tracep->declBit(c+12085,"io_in_1_valid", false,-1);
    tracep->declBus(c+12086,"io_in_1_bits", false,-1, 31,0);
    tracep->declBit(c+12075,"io_out_ready", false,-1);
    tracep->declBit(c+12075,"io_out_valid", false,-1);
    tracep->declBus(c+12088,"io_out_bits", false,-1, 31,0);
    tracep->declBit(c+12108,"grant_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatDivSqrt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12079,"io_in_ready", false,-1);
    tracep->declBit(c+12080,"io_in_valid", false,-1);
    tracep->declBus(c+12081,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+12082,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+12083,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+8811,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+12084,"io_out_ready", false,-1);
    tracep->declBit(c+12085,"io_out_valid", false,-1);
    tracep->declBus(c+12086,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+12082,"classify_a_io_in", false,-1, 31,0);
    tracep->declBit(c+12109,"classify_a_io_isPosInf", false,-1);
    tracep->declBit(c+12110,"classify_a_io_isSNaN", false,-1);
    tracep->declBit(c+12111,"classify_a_io_isNaN", false,-1);
    tracep->declBit(c+12112,"classify_a_io_isInf", false,-1);
    tracep->declBit(c+12113,"classify_a_io_isInfOrNaN", false,-1);
    tracep->declBit(c+12114,"classify_a_io_isSubnormal", false,-1);
    tracep->declBit(c+12115,"classify_a_io_isZero", false,-1);
    tracep->declBit(c+12116,"classify_a_io_isSubnormalOrZero", false,-1);
    tracep->declBus(c+12083,"classify_b_io_in", false,-1, 31,0);
    tracep->declBit(c+12117,"classify_b_io_isPosInf", false,-1);
    tracep->declBit(c+12118,"classify_b_io_isSNaN", false,-1);
    tracep->declBit(c+12119,"classify_b_io_isNaN", false,-1);
    tracep->declBit(c+12120,"classify_b_io_isInf", false,-1);
    tracep->declBit(c+12121,"classify_b_io_isInfOrNaN", false,-1);
    tracep->declBit(c+12122,"classify_b_io_isSubnormal", false,-1);
    tracep->declBit(c+12123,"classify_b_io_isZero", false,-1);
    tracep->declBit(c+12124,"classify_b_io_isSubnormalOrZero", false,-1);
    tracep->declBit(c+52617,"fracDivSqrt_clock", false,-1);
    tracep->declBit(c+52618,"fracDivSqrt_reset", false,-1);
    tracep->declBit(c+12125,"fracDivSqrt_io_in_ready", false,-1);
    tracep->declBit(c+12126,"fracDivSqrt_io_in_valid", false,-1);
    tracep->declBus(c+12127,"fracDivSqrt_io_in_bits_a", false,-1, 27,0);
    tracep->declBus(c+12128,"fracDivSqrt_io_in_bits_b", false,-1, 27,0);
    tracep->declBit(c+12129,"fracDivSqrt_io_in_bits_isDiv", false,-1);
    tracep->declBit(c+52667,"fracDivSqrt_io_out_ready", false,-1);
    tracep->declBit(c+12130,"fracDivSqrt_io_out_valid", false,-1);
    tracep->declBus(c+12131,"fracDivSqrt_io_out_bits_quot", false,-1, 27,0);
    tracep->declBit(c+12132,"fracDivSqrt_io_out_bits_isZeroRem", false,-1);
    tracep->declBus(c+12133,"rounding_io_in_rm", false,-1, 2,0);
    tracep->declBus(c+12134,"rounding_io_in_frac", false,-1, 23,0);
    tracep->declBit(c+12135,"rounding_io_in_sign", false,-1);
    tracep->declBit(c+12136,"rounding_io_in_guard", false,-1);
    tracep->declBit(c+12137,"rounding_io_in_round", false,-1);
    tracep->declBit(c+12138,"rounding_io_in_sticky", false,-1);
    tracep->declBus(c+12139,"rounding_io_out_fracRounded", false,-1, 23,0);
    tracep->declBit(c+12140,"rounding_io_out_fracCout", false,-1);
    tracep->declBus(c+12141,"state", false,-1, 2,0);
    tracep->declBus(c+12133,"rmReg", false,-1, 2,0);
    tracep->declBit(c+12142,"isDiv", false,-1);
    tracep->declBit(c+12129,"isDivReg", false,-1);
    tracep->declBus(c+12143,"f32_frac", false,-1, 22,0);
    tracep->declBus(c+12144,"f32_exp", false,-1, 7,0);
    tracep->declBit(c+12145,"f32_sign", false,-1);
    tracep->declBus(c+12146,"aFrac", false,-1, 23,0);
    tracep->declBus(c+12147,"aExp", false,-1, 8,0);
    tracep->declBus(c+12148,"f32_1_frac", false,-1, 22,0);
    tracep->declBus(c+12149,"f32_1_exp", false,-1, 7,0);
    tracep->declBit(c+12150,"f32_1_sign", false,-1);
    tracep->declBus(c+12151,"bFrac", false,-1, 23,0);
    tracep->declBus(c+12152,"bExp", false,-1, 8,0);
    tracep->declBit(c+12153,"resSign", false,-1);
    tracep->declBit(c+12135,"resSignReg", false,-1);
    tracep->declBus(c+12154,"aExpReg", false,-1, 9,0);
    tracep->declBus(c+12134,"aFracReg", false,-1, 23,0);
    tracep->declBit(c+12155,"aIsOddExp", false,-1);
    tracep->declBus(c+12156,"bExpReg", false,-1, 9,0);
    tracep->declBus(c+12157,"bFracReg", false,-1, 23,0);
    tracep->declBit(c+12158,"aIsSubnormalReg", false,-1);
    tracep->declBit(c+12159,"bIsSubnormalReg", false,-1);
    tracep->declBit(c+12160,"hasNaN", false,-1);
    tracep->declBit(c+12161,"bothZero", false,-1);
    tracep->declBit(c+12162,"bothInf", false,-1);
    tracep->declBit(c+12163,"sqrtSpecial", false,-1);
    tracep->declBit(c+12164,"divInvalid", false,-1);
    tracep->declBit(c+12165,"divSpecial", false,-1);
    tracep->declBus(c+12166,"divSpecialResSel", false,-1, 2,0);
    tracep->declBus(c+12167,"sqrtSpecialResSel", false,-1, 2,0);
    tracep->declBit(c+12168,"specialCase", false,-1);
    tracep->declBit(c+12169,"specialCaseReg", false,-1);
    tracep->declBus(c+12170,"specialResSel", false,-1, 2,0);
    tracep->declBit(c+12171,"sel_Zero", false,-1);
    tracep->declBit(c+12172,"sel_NaN", false,-1);
    tracep->declBus(c+12173,"specialResult", false,-1, 31,0);
    tracep->declBus(c+12174,"aFracLEZ", false,-1, 4,0);
    tracep->declBus(c+12175,"bFracLEZ", false,-1, 4,0);
    tracep->declBit(c+12176,"needNormalize", false,-1);
    tracep->declBus(c+12177,"fracNorm", false,-1, 26,0);
    tracep->declBus(c+12178,"expNorm", false,-1, 9,0);
    tracep->declBus(c+12179,"denormShift", false,-1, 9,0);
    tracep->declBus(c+12180,"fracShifted_realShiftAmt", false,-1, 4,0);
    tracep->declBus(c+12181,"fracShifted_mask", false,-1, 26,0);
    tracep->declBus(c+12182,"fracShifted_x_shifted", false,-1, 26,0);
    tracep->declBus(c+12183,"fracShifted", false,-1, 26,0);
    tracep->declBus(c+12184,"fracPostNorm", false,-1, 23,0);
    tracep->declBit(c+12136,"gReg", false,-1);
    tracep->declBit(c+12137,"rReg", false,-1);
    tracep->declBit(c+12138,"sReg", false,-1);
    tracep->declBit(c+12185,"fracCout", false,-1);
    tracep->declBit(c+12186,"isZeroResult", false,-1);
    tracep->declBus(c+12187,"expRounded", false,-1, 9,0);
    tracep->declBus(c+12188,"commonResult", false,-1, 31,0);
    tracep->pushNamePrefix("classify_a ");
    tracep->declBus(c+12082,"io_in", false,-1, 31,0);
    tracep->declBit(c+12109,"io_isPosInf", false,-1);
    tracep->declBit(c+12110,"io_isSNaN", false,-1);
    tracep->declBit(c+12111,"io_isNaN", false,-1);
    tracep->declBit(c+12112,"io_isInf", false,-1);
    tracep->declBit(c+12113,"io_isInfOrNaN", false,-1);
    tracep->declBit(c+12114,"io_isSubnormal", false,-1);
    tracep->declBit(c+12115,"io_isZero", false,-1);
    tracep->declBit(c+12116,"io_isSubnormalOrZero", false,-1);
    tracep->declBus(c+12143,"flpt_frac", false,-1, 22,0);
    tracep->declBus(c+12144,"flpt_exp", false,-1, 7,0);
    tracep->declBit(c+12145,"flpt_sign", false,-1);
    tracep->declBit(c+12116,"isSubnormalOrZero", false,-1);
    tracep->declBit(c+12189,"fracIsZero", false,-1);
    tracep->declBit(c+12113,"isInfOrNaN", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("classify_b ");
    tracep->declBus(c+12083,"io_in", false,-1, 31,0);
    tracep->declBit(c+12117,"io_isPosInf", false,-1);
    tracep->declBit(c+12118,"io_isSNaN", false,-1);
    tracep->declBit(c+12119,"io_isNaN", false,-1);
    tracep->declBit(c+12120,"io_isInf", false,-1);
    tracep->declBit(c+12121,"io_isInfOrNaN", false,-1);
    tracep->declBit(c+12122,"io_isSubnormal", false,-1);
    tracep->declBit(c+12123,"io_isZero", false,-1);
    tracep->declBit(c+12124,"io_isSubnormalOrZero", false,-1);
    tracep->declBus(c+12148,"flpt_frac", false,-1, 22,0);
    tracep->declBus(c+12149,"flpt_exp", false,-1, 7,0);
    tracep->declBit(c+12150,"flpt_sign", false,-1);
    tracep->declBit(c+12124,"isSubnormalOrZero", false,-1);
    tracep->declBit(c+12190,"fracIsZero", false,-1);
    tracep->declBit(c+12121,"isInfOrNaN", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("fracDivSqrt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12125,"io_in_ready", false,-1);
    tracep->declBit(c+12126,"io_in_valid", false,-1);
    tracep->declBus(c+12127,"io_in_bits_a", false,-1, 27,0);
    tracep->declBus(c+12128,"io_in_bits_b", false,-1, 27,0);
    tracep->declBit(c+12129,"io_in_bits_isDiv", false,-1);
    tracep->declBit(c+52667,"io_out_ready", false,-1);
    tracep->declBit(c+12130,"io_out_valid", false,-1);
    tracep->declBus(c+12131,"io_out_bits_quot", false,-1, 27,0);
    tracep->declBit(c+12132,"io_out_bits_isZeroRem", false,-1);
    tracep->declBus(c+12191,"table__io_d", false,-1, 2,0);
    tracep->declBus(c+12192,"table__io_y", false,-1, 7,0);
    tracep->declBus(c+12193,"table__io_q", false,-1, 2,0);
    tracep->declBit(c+52617,"conv_clock", false,-1);
    tracep->declBit(c+12194,"conv_io_resetSqrt", false,-1);
    tracep->declBit(c+12195,"conv_io_resetDiv", false,-1);
    tracep->declBit(c+12196,"conv_io_enable", false,-1);
    tracep->declBus(c+12193,"conv_io_qi", false,-1, 2,0);
    tracep->declBus(c+12197,"conv_io_QM", false,-1, 30,0);
    tracep->declBus(c+12198,"conv_io_Q", false,-1, 30,0);
    tracep->declBus(c+12199,"conv_io_F", false,-1, 30,0);
    tracep->declBus(c+12200,"csa_io_in_0", false,-1, 31,0);
    tracep->declBus(c+12201,"csa_io_in_1", false,-1, 31,0);
    tracep->declBus(c+12202,"csa_io_in_2", false,-1, 31,0);
    tracep->declBus(c+12203,"csa_io_out_0", false,-1, 31,0);
    tracep->declBus(c+12204,"csa_io_out_1", false,-1, 31,0);
    tracep->declBit(c+12205,"isDivReg", false,-1);
    tracep->declBus(c+12206,"divisor", false,-1, 27,0);
    tracep->declBus(c+12207,"state", false,-1, 1,0);
    tracep->declBus(c+12208,"cnt", false,-1, 3,0);
    tracep->declBus(c+12209,"cnt_next", false,-1, 3,0);
    tracep->declBit(c+12210,"firstCycle", false,-1);
    tracep->declBus(c+12200,"ws", false,-1, 31,0);
    tracep->declBus(c+12211,"wc", false,-1, 31,0);
    tracep->declBus(c+12212,"S", false,-1, 28,0);
    tracep->declBit(c+12213,"s4", false,-1);
    tracep->declBit(c+12214,"s3", false,-1);
    tracep->declBit(c+12215,"s2", false,-1);
    tracep->declBit(c+12216,"s0", false,-1);
    tracep->declBus(c+12217,"sqrt_d", false,-1, 2,0);
    tracep->declBus(c+12218,"div_d", false,-1, 2,0);
    tracep->declBus(c+12219,"sqrt_y", false,-1, 7,0);
    tracep->declBus(c+12220,"div_y", false,-1, 7,0);
    tracep->declBus(c+12221,"dx1", false,-1, 31,0);
    tracep->declBus(c+12222,"neg_dx1", false,-1, 31,0);
    tracep->declBus(c+12223,"dx2", false,-1, 31,0);
    tracep->declBus(c+12224,"neg_dx2", false,-1, 31,0);
    tracep->declBus(c+12225,"divCsaIn", false,-1, 31,0);
    tracep->declBus(c+12226,"sqrtWsInit", false,-1, 31,0);
    tracep->declBus(c+12227,"rem", false,-1, 31,0);
    tracep->declBit(c+12228,"remSignReg", false,-1);
    tracep->declBit(c+12132,"isZeroRemReg", false,-1);
    tracep->pushNamePrefix("conv ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+12194,"io_resetSqrt", false,-1);
    tracep->declBit(c+12195,"io_resetDiv", false,-1);
    tracep->declBit(c+12196,"io_enable", false,-1);
    tracep->declBus(c+12193,"io_qi", false,-1, 2,0);
    tracep->declBus(c+12197,"io_QM", false,-1, 30,0);
    tracep->declBus(c+12198,"io_Q", false,-1, 30,0);
    tracep->declBus(c+12199,"io_F", false,-1, 30,0);
    tracep->declBus(c+12198,"Q", false,-1, 30,0);
    tracep->declBus(c+12197,"QM", false,-1, 30,0);
    tracep->declBus(c+12229,"mask", false,-1, 30,0);
    tracep->declBus(c+12230,"b_111", false,-1, 30,0);
    tracep->declBus(c+12231,"b_1100", false,-1, 30,0);
    tracep->declBus(c+12232,"b_01", false,-1, 27,0);
    tracep->declBus(c+12233,"b_10", false,-1, 27,0);
    tracep->declBus(c+12234,"b_11", false,-1, 27,0);
    tracep->declBus(c+12235,"negQ", false,-1, 30,0);
    tracep->declQuad(c+12236,"sqrtToCsa", false,-1, 33,0);
    tracep->declBus(c+12238,"Q_load_01", false,-1, 30,0);
    tracep->declBus(c+12239,"Q_load_10", false,-1, 30,0);
    tracep->declBus(c+12240,"QM_load_01", false,-1, 30,0);
    tracep->declBus(c+12241,"QM_load_10", false,-1, 30,0);
    tracep->declBus(c+12242,"QM_load_11", false,-1, 30,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("csa ");
    tracep->declBus(c+12200,"io_in_0", false,-1, 31,0);
    tracep->declBus(c+12201,"io_in_1", false,-1, 31,0);
    tracep->declBus(c+12202,"io_in_2", false,-1, 31,0);
    tracep->declBus(c+12203,"io_out_0", false,-1, 31,0);
    tracep->declBus(c+12204,"io_out_1", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("table_ ");
    tracep->declBus(c+12191,"io_d", false,-1, 2,0);
    tracep->declBus(c+12192,"io_y", false,-1, 7,0);
    tracep->declBus(c+12193,"io_q", false,-1, 2,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rounding ");
    tracep->declBus(c+12133,"io_in_rm", false,-1, 2,0);
    tracep->declBus(c+12134,"io_in_frac", false,-1, 23,0);
    tracep->declBit(c+12135,"io_in_sign", false,-1);
    tracep->declBit(c+12136,"io_in_guard", false,-1);
    tracep->declBit(c+12137,"io_in_round", false,-1);
    tracep->declBit(c+12138,"io_in_sticky", false,-1);
    tracep->declBus(c+12139,"io_out_fracRounded", false,-1, 23,0);
    tracep->declBit(c+12140,"io_out_fracCout", false,-1);
    tracep->declBit(c+12243,"inexact", false,-1);
    tracep->declBit(c+12244,"lsb", false,-1);
    tracep->declBit(c+12245,"roundUp", false,-1);
    tracep->declBus(c+12246,"fracRoundUp", false,-1, 24,0);
    tracep->declBit(c+12247,"cout", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("IntDivMod ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12070,"io_in_ready", false,-1);
    tracep->declBit(c+12071,"io_in_valid", false,-1);
    tracep->declBus(c+12072,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+12073,"io_in_bits_d", false,-1, 31,0);
    tracep->declBit(c+12074,"io_in_bits_signed", false,-1);
    tracep->declBit(c+12075,"io_out_ready", false,-1);
    tracep->declBit(c+12076,"io_out_valid", false,-1);
    tracep->declBus(c+12077,"io_out_bits_q", false,-1, 31,0);
    tracep->declBus(c+12078,"io_out_bits_r", false,-1, 31,0);
    tracep->declBus(c+12248,"state", false,-1, 2,0);
    tracep->declBit(c+12249,"aSign", false,-1);
    tracep->declBit(c+12250,"dSign", false,-1);
    tracep->declBit(c+12251,"qSignReg", false,-1);
    tracep->declBit(c+12252,"rSignReg", false,-1);
    tracep->declBit(c+12253,"overflow", false,-1);
    tracep->declBit(c+12254,"divByZero", false,-1);
    tracep->declBus(c+12255,"rawAReg", false,-1, 31,0);
    tracep->declBus(c+12256,"unsignedAReg", false,-1, 31,0);
    tracep->declBus(c+12257,"unsignedDReg", false,-1, 31,0);
    tracep->declBit(c+12258,"overflowReg", false,-1);
    tracep->declBit(c+12259,"divByZeroReg", false,-1);
    tracep->declBus(c+12260,"aLez", false,-1, 4,0);
    tracep->declBus(c+12261,"dLez", false,-1, 4,0);
    tracep->declBus(c+12262,"iter", false,-1, 4,0);
    tracep->declQuad(c+12263,"aReg", false,-1, 33,0);
    tracep->declQuad(c+12265,"dReg", false,-1, 33,0);
    tracep->declQuad(c+12267,"aNorm", false,-1, 33,0);
    tracep->declQuad(c+12269,"dNorm", false,-1, 33,0);
    tracep->declQuad(c+12271,"dNegNorm", false,-1, 33,0);
    tracep->declBit(c+12273,"zeroQReg", false,-1);
    tracep->declBus(c+12274,"cnt", false,-1, 4,0);
    tracep->declBus(c+12275,"cnt_next", false,-1, 4,0);
    tracep->declBus(c+12276,"Q", false,-1, 31,0);
    tracep->declBus(c+12277,"QN", false,-1, 31,0);
    tracep->declBit(c+12278,"sel_pos", false,-1);
    tracep->declBit(c+12279,"sel_neg", false,-1);
    tracep->declQuad(c+12280,"aShift", false,-1, 33,0);
    tracep->declQuad(c+12282,"aNext", false,-1, 33,0);
    tracep->declBit(c+12284,"remIsNeg", false,-1);
    tracep->declBus(c+12285,"commonQReg", false,-1, 31,0);
    tracep->declBus(c+12286,"recoveryR", false,-1, 31,0);
    tracep->declBus(c+12287,"commonRReg", false,-1, 31,0);
    tracep->declBus(c+12288,"signedQ", false,-1, 31,0);
    tracep->declBus(c+12289,"signedR", false,-1, 31,0);
    tracep->declBus(c+12290,"specialQ", false,-1, 31,0);
    tracep->declBus(c+12291,"specialR", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("data_buffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8771,"io_enq_ready", false,-1);
    tracep->declBit(c+8772,"io_enq_valid", false,-1);
    tracep->declBus(c+8724,"io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8741,"io_enq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+8745,"io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+8746,"io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+8748,"io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8759,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+8761,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+12056,"io_deq_ready", false,-1);
    tracep->declBit(c+12057,"io_deq_valid", false,-1);
    tracep->declBus(c+12058,"io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+12059,"io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+12060,"io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+12061,"io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+12062,"io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+12063,"io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+12064,"io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+12065,"io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+12051,"io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+12052,"io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+12053,"io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+12054,"io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+12043,"io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+12066,"io_deq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+12067,"io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+12068,"io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+12069,"io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+12042,"io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+12055,"io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+12041,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+12044,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12045,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12292+i*1,"ram_in1_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12058,"ram_in1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8724,"ram_in1_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_0_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in1_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12294+i*1,"ram_in1_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12059,"ram_in1_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8725,"ram_in1_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_1_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in1_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12295+i*1,"ram_in1_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12060,"ram_in1_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8726,"ram_in1_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_2_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in1_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12296+i*1,"ram_in1_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12061,"ram_in1_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8727,"ram_in1_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_3_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in1_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12297+i*1,"ram_in2_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12062,"ram_in2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8728,"ram_in2_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_0_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in2_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12298+i*1,"ram_in2_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12063,"ram_in2_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8729,"ram_in2_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_1_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in2_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12299+i*1,"ram_in2_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12064,"ram_in2_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8730,"ram_in2_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_2_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in2_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12300+i*1,"ram_in2_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12065,"ram_in2_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8731,"ram_in2_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_3_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_in2_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12301+i*1,"ram_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12051,"ram_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8736,"ram_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12302+i*1,"ram_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12052,"ram_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8737,"ram_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12303+i*1,"ram_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12053,"ram_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8738,"ram_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12304+i*1,"ram_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12054,"ram_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8739,"ram_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12305+i*1,"ram_ctrl_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12043,"ram_ctrl_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_ctrl_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wid_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12306+i*1,"ram_ctrl_fp", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_fp_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12066,"ram_ctrl_fp_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8741,"ram_ctrl_fp_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_fp_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_fp_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12307+i*1,"ram_ctrl_reverse", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_reverse_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12067,"ram_ctrl_reverse_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8745,"ram_ctrl_reverse_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reverse_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_reverse_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12308+i*1,"ram_ctrl_isvec", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_isvec_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12068,"ram_ctrl_isvec_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8746,"ram_ctrl_isvec_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_isvec_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_isvec_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12309+i*1,"ram_ctrl_alu_fn", true,(i+0), 5,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12069,"ram_ctrl_alu_fn_io_deq_bits_MPORT_data", false,-1, 5,0);
    tracep->declBus(c+8748,"ram_ctrl_alu_fn_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_alu_fn_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12310+i*1,"ram_ctrl_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12042,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8754,"ram_ctrl_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12311+i*1,"ram_ctrl_wfd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wfd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12055,"ram_ctrl_wfd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8755,"ram_ctrl_wfd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wfd_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_wfd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12312+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12041,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8759,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12313+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12044,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8761,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12314+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12045,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8762,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+12293,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+12057,"maybe_full", false,-1);
    tracep->declBit(c+8771,"empty", false,-1);
    tracep->declBit(c+12293,"do_enq", false,-1);
    tracep->declBit(c+12315,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_v ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12046,"io_enq_ready", false,-1);
    tracep->declBit(c+12047,"io_enq_valid", false,-1);
    tracep->declBus(c+12040,"io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+12048,"io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+12049,"io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+12050,"io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+12051,"io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+12052,"io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+12053,"io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+12054,"io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+12055,"io_enq_bits_wvd", false,-1);
    tracep->declBus(c+12042,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+12043,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+12044,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12045,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"io_deq_ready", false,-1);
    tracep->declBit(c+8857,"io_deq_valid", false,-1);
    tracep->declBus(c+8858,"io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"io_deq_bits_wvd", false,-1);
    tracep->declBus(c+8867,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12316+i*1,"ram_wb_wvd_rd_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8858,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12040,"ram_wb_wvd_rd_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wb_wvd_rd_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12318+i*1,"ram_wb_wvd_rd_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8859,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12048,"ram_wb_wvd_rd_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wb_wvd_rd_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12319+i*1,"ram_wb_wvd_rd_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8860,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12049,"ram_wb_wvd_rd_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wb_wvd_rd_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12320+i*1,"ram_wb_wvd_rd_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8861,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12050,"ram_wb_wvd_rd_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wb_wvd_rd_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12321+i*1,"ram_wvd_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8862,"ram_wvd_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12051,"ram_wvd_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wvd_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12322+i*1,"ram_wvd_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8863,"ram_wvd_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12052,"ram_wvd_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wvd_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12323+i*1,"ram_wvd_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8864,"ram_wvd_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12053,"ram_wvd_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wvd_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12324+i*1,"ram_wvd_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8865,"ram_wvd_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12054,"ram_wvd_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wvd_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12325+i*1,"ram_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8866,"ram_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12055,"ram_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12326+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8867,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+12042,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12327+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8868,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+12043,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12328+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8869,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12044,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12329+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8870,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12045,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+12317,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8857,"maybe_full", false,-1);
    tracep->declBit(c+12330,"empty", false,-1);
    tracep->declBit(c+12317,"do_enq", false,-1);
    tracep->declBit(c+12331,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_x ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12038,"io_enq_ready", false,-1);
    tracep->declBit(c+12039,"io_enq_valid", false,-1);
    tracep->declBus(c+12040,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+12041,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+12042,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+12043,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+12044,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12045,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8848,"io_deq_ready", false,-1);
    tracep->declBit(c+8849,"io_deq_valid", false,-1);
    tracep->declBus(c+8850,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+8852,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12332+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8850,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12040,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+12333,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12334+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8851,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12041,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+12333,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12335+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8852,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+12042,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+12333,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12336+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8853,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+12043,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+12333,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12337+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8854,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12044,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+12333,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12338+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8855,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12045,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+12333,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8849,"maybe_full", false,-1);
    tracep->declBit(c+12339,"empty", false,-1);
    tracep->declBit(c+12333,"do_enq", false,-1);
    tracep->declBit(c+12340,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("simt_stack ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8773,"io_branch_ctl_ready", false,-1);
    tracep->declBit(c+8774,"io_branch_ctl_valid", false,-1);
    tracep->declBit(c+8585,"io_branch_ctl_bits_opcode", false,-1);
    tracep->declBus(c+7280,"io_branch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8732,"io_branch_ctl_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+8775,"io_branch_ctl_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+8761,"io_branch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_branch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8807,"io_if_mask_ready", false,-1);
    tracep->declBit(c+8808,"io_if_mask_valid", false,-1);
    tracep->declBus(c+8809,"io_if_mask_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+8810,"io_if_mask_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8680,"io_input_wid", false,-1, 1,0);
    tracep->declBus(c+9097,"io_out_mask", false,-1, 3,0);
    tracep->declBit(c+9098,"io_complete_valid", false,-1);
    tracep->declBus(c+9099,"io_complete_bits", false,-1, 1,0);
    tracep->declBit(c+9100,"io_fetch_ctl_ready", false,-1);
    tracep->declBit(c+9101,"io_fetch_ctl_valid", false,-1);
    tracep->declBus(c+9102,"io_fetch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"io_fetch_ctl_bits_jump", false,-1);
    tracep->declBus(c+9104,"io_fetch_ctl_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"io_fetch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"io_fetch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"branch_ctl_buf_clock", false,-1);
    tracep->declBit(c+52618,"branch_ctl_buf_reset", false,-1);
    tracep->declBit(c+8773,"branch_ctl_buf_io_enq_ready", false,-1);
    tracep->declBit(c+8774,"branch_ctl_buf_io_enq_valid", false,-1);
    tracep->declBit(c+8585,"branch_ctl_buf_io_enq_bits_opcode", false,-1);
    tracep->declBus(c+7280,"branch_ctl_buf_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8732,"branch_ctl_buf_io_enq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+8775,"branch_ctl_buf_io_enq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+8761,"branch_ctl_buf_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"branch_ctl_buf_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+12341,"branch_ctl_buf_io_deq_ready", false,-1);
    tracep->declBit(c+12342,"branch_ctl_buf_io_deq_valid", false,-1);
    tracep->declBit(c+12343,"branch_ctl_buf_io_deq_bits_opcode", false,-1);
    tracep->declBus(c+9099,"branch_ctl_buf_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+12344,"branch_ctl_buf_io_deq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+12345,"branch_ctl_buf_io_deq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+12346,"branch_ctl_buf_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12347,"branch_ctl_buf_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"fetch_ctl_buf_clock", false,-1);
    tracep->declBit(c+52618,"fetch_ctl_buf_reset", false,-1);
    tracep->declBit(c+8807,"fetch_ctl_buf_io_enq_ready", false,-1);
    tracep->declBit(c+12348,"fetch_ctl_buf_io_enq_valid", false,-1);
    tracep->declBus(c+12349,"fetch_ctl_buf_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+12350,"fetch_ctl_buf_io_enq_bits_jump", false,-1);
    tracep->declBus(c+12351,"fetch_ctl_buf_io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+12346,"fetch_ctl_buf_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12347,"fetch_ctl_buf_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9100,"fetch_ctl_buf_io_deq_ready", false,-1);
    tracep->declBit(c+9101,"fetch_ctl_buf_io_deq_valid", false,-1);
    tracep->declBus(c+9102,"fetch_ctl_buf_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"fetch_ctl_buf_io_deq_bits_jump", false,-1);
    tracep->declBus(c+9104,"fetch_ctl_buf_io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"fetch_ctl_buf_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"fetch_ctl_buf_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ipdom_stack_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_reset", false,-1);
    tracep->declBit(c+12352,"ipdom_stack_io_push", false,-1);
    tracep->declBit(c+12353,"ipdom_stack_io_pop", false,-1);
    tracep->declBit(c+12354,"ipdom_stack_io_pair", false,-1);
    tracep->declBit(c+12355,"ipdom_stack_io_branchImm", false,-1);
    tracep->declQuad(c+12356,"ipdom_stack_io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"ipdom_stack_io_q2", false,-1, 35,0);
    tracep->declQuad(c+12360,"ipdom_stack_io_d", false,-1, 35,0);
    tracep->declBit(c+12362,"ipdom_stack_io_index", false,-1);
    tracep->declBit(c+12363,"ipdom_stack_io_pairo", false,-1);
    tracep->declBit(c+52617,"ipdom_stack_1_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_1_reset", false,-1);
    tracep->declBit(c+12364,"ipdom_stack_1_io_push", false,-1);
    tracep->declBit(c+12365,"ipdom_stack_1_io_pop", false,-1);
    tracep->declBit(c+12354,"ipdom_stack_1_io_pair", false,-1);
    tracep->declBit(c+12355,"ipdom_stack_1_io_branchImm", false,-1);
    tracep->declQuad(c+12356,"ipdom_stack_1_io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"ipdom_stack_1_io_q2", false,-1, 35,0);
    tracep->declQuad(c+12366,"ipdom_stack_1_io_d", false,-1, 35,0);
    tracep->declBit(c+12368,"ipdom_stack_1_io_index", false,-1);
    tracep->declBit(c+12369,"ipdom_stack_1_io_pairo", false,-1);
    tracep->declBit(c+52617,"ipdom_stack_2_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_2_reset", false,-1);
    tracep->declBit(c+12370,"ipdom_stack_2_io_push", false,-1);
    tracep->declBit(c+12371,"ipdom_stack_2_io_pop", false,-1);
    tracep->declBit(c+12354,"ipdom_stack_2_io_pair", false,-1);
    tracep->declBit(c+12355,"ipdom_stack_2_io_branchImm", false,-1);
    tracep->declQuad(c+12356,"ipdom_stack_2_io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"ipdom_stack_2_io_q2", false,-1, 35,0);
    tracep->declQuad(c+12372,"ipdom_stack_2_io_d", false,-1, 35,0);
    tracep->declBit(c+12374,"ipdom_stack_2_io_index", false,-1);
    tracep->declBit(c+12375,"ipdom_stack_2_io_pairo", false,-1);
    tracep->declBit(c+52617,"ipdom_stack_3_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_3_reset", false,-1);
    tracep->declBit(c+12376,"ipdom_stack_3_io_push", false,-1);
    tracep->declBit(c+12377,"ipdom_stack_3_io_pop", false,-1);
    tracep->declBit(c+12354,"ipdom_stack_3_io_pair", false,-1);
    tracep->declBit(c+12355,"ipdom_stack_3_io_branchImm", false,-1);
    tracep->declQuad(c+12356,"ipdom_stack_3_io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"ipdom_stack_3_io_q2", false,-1, 35,0);
    tracep->declQuad(c+12378,"ipdom_stack_3_io_d", false,-1, 35,0);
    tracep->declBit(c+12380,"ipdom_stack_3_io_index", false,-1);
    tracep->declBit(c+12381,"ipdom_stack_3_io_pairo", false,-1);
    tracep->declBus(c+12382,"thread_masks_0", false,-1, 3,0);
    tracep->declBus(c+12383,"thread_masks_1", false,-1, 3,0);
    tracep->declBus(c+12384,"thread_masks_2", false,-1, 3,0);
    tracep->declBus(c+12385,"thread_masks_3", false,-1, 3,0);
    tracep->declBit(c+12343,"opcode", false,-1);
    tracep->declBit(c+8807,"if_mask_buf_ready", false,-1);
    tracep->declBus(c+12386,"if_mask", false,-1, 3,0);
    tracep->declBus(c+12387,"else_mask", false,-1, 3,0);
    tracep->declBus(c+9099,"warp_id", false,-1, 1,0);
    tracep->declBit(c+12355,"elseOnly", false,-1);
    tracep->declBus(c+12344,"PC_branch", false,-1, 31,0);
    tracep->declBit(c+12362,"ipdom_stack_4_0_index", false,-1);
    tracep->declBit(c+12388,"ipdom_index_0", false,-1);
    tracep->declBit(c+12368,"ipdom_stack_4_1_index", false,-1);
    tracep->declBit(c+12389,"ipdom_index_1", false,-1);
    tracep->declBit(c+12374,"ipdom_stack_4_2_index", false,-1);
    tracep->declBit(c+12390,"ipdom_index_2", false,-1);
    tracep->declBit(c+12380,"ipdom_stack_4_3_index", false,-1);
    tracep->declBit(c+12391,"ipdom_index_3", false,-1);
    tracep->declQuad(c+12360,"ipdom_stack_4_0_d", false,-1, 35,0);
    tracep->declQuad(c+12366,"ipdom_stack_4_1_d", false,-1, 35,0);
    tracep->declQuad(c+12372,"ipdom_stack_4_2_d", false,-1, 35,0);
    tracep->declQuad(c+12378,"ipdom_stack_4_3_d", false,-1, 35,0);
    tracep->declBus(c+12392,"join_pc", false,-1, 31,0);
    tracep->declBus(c+12393,"join_tm", false,-1, 3,0);
    tracep->declBit(c+12394,"join_index", false,-1);
    tracep->declBit(c+12363,"ipdom_stack_4_0_pairo", false,-1);
    tracep->declBit(c+12369,"ipdom_stack_4_1_pairo", false,-1);
    tracep->declBit(c+12375,"ipdom_stack_4_2_pairo", false,-1);
    tracep->declBit(c+12381,"ipdom_stack_4_3_pairo", false,-1);
    tracep->declBit(c+12395,"join_pair", false,-1);
    tracep->pushNamePrefix("branch_ctl_buf ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8773,"io_enq_ready", false,-1);
    tracep->declBit(c+8774,"io_enq_valid", false,-1);
    tracep->declBit(c+8585,"io_enq_bits_opcode", false,-1);
    tracep->declBus(c+7280,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+8732,"io_enq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+8775,"io_enq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+8761,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+12341,"io_deq_ready", false,-1);
    tracep->declBit(c+12342,"io_deq_valid", false,-1);
    tracep->declBit(c+12343,"io_deq_bits_opcode", false,-1);
    tracep->declBus(c+9099,"io_deq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+12344,"io_deq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+12345,"io_deq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+12346,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12347,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12396+i*1,"ram_opcode", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_opcode_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_opcode_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12397,"ram_opcode_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8585,"ram_opcode_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_opcode_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_opcode_MPORT_mask", false,-1);
    tracep->declBit(c+12398,"ram_opcode_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12399+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12400,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+12398,"ram_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12401+i*1,"ram_PC_branch", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_PC_branch_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_PC_branch_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12402,"ram_PC_branch_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8732,"ram_PC_branch_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_PC_branch_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_PC_branch_MPORT_mask", false,-1);
    tracep->declBit(c+12398,"ram_PC_branch_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12403+i*1,"ram_mask_init", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_mask_init_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_init_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12404,"ram_mask_init_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8775,"ram_mask_init_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_mask_init_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_init_MPORT_mask", false,-1);
    tracep->declBit(c+12398,"ram_mask_init_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12405+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12406,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8761,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+12398,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12407+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12408,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8762,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+12398,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+12409,"maybe_full", false,-1);
    tracep->declBit(c+8773,"empty", false,-1);
    tracep->declBit(c+12398,"do_enq", false,-1);
    tracep->declBit(c+12410,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("fetch_ctl_buf ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8807,"io_enq_ready", false,-1);
    tracep->declBit(c+12348,"io_enq_valid", false,-1);
    tracep->declBus(c+12349,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+12350,"io_enq_bits_jump", false,-1);
    tracep->declBus(c+12351,"io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+12346,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+12347,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+9100,"io_deq_ready", false,-1);
    tracep->declBit(c+9101,"io_deq_valid", false,-1);
    tracep->declBus(c+9102,"io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+9103,"io_deq_bits_jump", false,-1);
    tracep->declBus(c+9104,"io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+9105,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+9106,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12411+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12412,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+12349,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+12413,"ram_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12414+i*1,"ram_jump", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_jump_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_jump_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+12415,"ram_jump_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12350,"ram_jump_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_jump_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_jump_MPORT_mask", false,-1);
    tracep->declBit(c+12413,"ram_jump_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12416+i*1,"ram_new_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_new_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_new_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12417,"ram_new_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12351,"ram_new_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_new_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_new_pc_MPORT_mask", false,-1);
    tracep->declBit(c+12413,"ram_new_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12418+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12419,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12346,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+12413,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12420+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12421,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12347,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+12413,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+12422,"maybe_full", false,-1);
    tracep->declBit(c+8807,"empty", false,-1);
    tracep->declBit(c+12413,"do_enq", false,-1);
    tracep->declBit(c+12423,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12352,"io_push", false,-1);
    tracep->declBit(c+12353,"io_pop", false,-1);
    tracep->declBit(c+12354,"io_pair", false,-1);
    tracep->declBit(c+12355,"io_branchImm", false,-1);
    tracep->declQuad(c+12356,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+12360,"io_d", false,-1, 35,0);
    tracep->declBit(c+12362,"io_index", false,-1);
    tracep->declBit(c+12363,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+12424+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+12436,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+12437,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+12440,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+12443,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+12352,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+12444,"is_part_0", false,-1);
    tracep->declBit(c+12445,"is_part_1", false,-1);
    tracep->declBit(c+12446,"is_part_2", false,-1);
    tracep->declBit(c+12447,"is_part_3", false,-1);
    tracep->declBus(c+12448,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+12449,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+12450,"pair_mem_0", false,-1);
    tracep->declBit(c+12451,"pair_mem_1", false,-1);
    tracep->declBit(c+12452,"pair_mem_2", false,-1);
    tracep->declBit(c+12453,"pair_mem_3", false,-1);
    tracep->declBit(c+12454,"diverge", false,-1);
    tracep->declArray(c+12437,"dout", false,-1, 71,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12364,"io_push", false,-1);
    tracep->declBit(c+12365,"io_pop", false,-1);
    tracep->declBit(c+12354,"io_pair", false,-1);
    tracep->declBit(c+12355,"io_branchImm", false,-1);
    tracep->declQuad(c+12356,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+12366,"io_d", false,-1, 35,0);
    tracep->declBit(c+12368,"io_index", false,-1);
    tracep->declBit(c+12369,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+12455+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+12467,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+12468,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+12440,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+12471,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+12364,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+12472,"is_part_0", false,-1);
    tracep->declBit(c+12473,"is_part_1", false,-1);
    tracep->declBit(c+12474,"is_part_2", false,-1);
    tracep->declBit(c+12475,"is_part_3", false,-1);
    tracep->declBus(c+12476,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+12477,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+12478,"pair_mem_0", false,-1);
    tracep->declBit(c+12479,"pair_mem_1", false,-1);
    tracep->declBit(c+12480,"pair_mem_2", false,-1);
    tracep->declBit(c+12481,"pair_mem_3", false,-1);
    tracep->declBit(c+12454,"diverge", false,-1);
    tracep->declArray(c+12468,"dout", false,-1, 71,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12370,"io_push", false,-1);
    tracep->declBit(c+12371,"io_pop", false,-1);
    tracep->declBit(c+12354,"io_pair", false,-1);
    tracep->declBit(c+12355,"io_branchImm", false,-1);
    tracep->declQuad(c+12356,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+12372,"io_d", false,-1, 35,0);
    tracep->declBit(c+12374,"io_index", false,-1);
    tracep->declBit(c+12375,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+12482+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+12494,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+12495,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+12440,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+12498,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+12370,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+12499,"is_part_0", false,-1);
    tracep->declBit(c+12500,"is_part_1", false,-1);
    tracep->declBit(c+12501,"is_part_2", false,-1);
    tracep->declBit(c+12502,"is_part_3", false,-1);
    tracep->declBus(c+12503,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+12504,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+12505,"pair_mem_0", false,-1);
    tracep->declBit(c+12506,"pair_mem_1", false,-1);
    tracep->declBit(c+12507,"pair_mem_2", false,-1);
    tracep->declBit(c+12508,"pair_mem_3", false,-1);
    tracep->declBit(c+12454,"diverge", false,-1);
    tracep->declArray(c+12495,"dout", false,-1, 71,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12376,"io_push", false,-1);
    tracep->declBit(c+12377,"io_pop", false,-1);
    tracep->declBit(c+12354,"io_pair", false,-1);
    tracep->declBit(c+12355,"io_branchImm", false,-1);
    tracep->declQuad(c+12356,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+12358,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+12378,"io_d", false,-1, 35,0);
    tracep->declBit(c+12380,"io_index", false,-1);
    tracep->declBit(c+12381,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+12509+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+12521,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+12522,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+12440,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+12525,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+12376,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+12526,"is_part_0", false,-1);
    tracep->declBit(c+12527,"is_part_1", false,-1);
    tracep->declBit(c+12528,"is_part_2", false,-1);
    tracep->declBit(c+12529,"is_part_3", false,-1);
    tracep->declBus(c+12530,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+12531,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+12532,"pair_mem_0", false,-1);
    tracep->declBit(c+12533,"pair_mem_1", false,-1);
    tracep->declBit(c+12534,"pair_mem_2", false,-1);
    tracep->declBit(c+12535,"pair_mem_3", false,-1);
    tracep->declBit(c+12454,"diverge", false,-1);
    tracep->declArray(c+12522,"dout", false,-1, 71,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+8765,"io_in_ready", false,-1);
    tracep->declBit(c+8766,"io_in_valid", false,-1);
    tracep->declBus(c+8724,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+8725,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+8726,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+8727,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+8728,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+8729,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+8730,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+8731,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+8737,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+8738,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+8739,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+7280,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8743,"io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+8745,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+8748,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+8754,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+8755,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+8757,"io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+8758,"io_in_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+8761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8793,"io_out_valid", false,-1);
    tracep->declBus(c+8794,"io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"io_out_bits_wvd", false,-1);
    tracep->declBus(c+8803,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8807,"io_out2simt_stack_ready", false,-1);
    tracep->declBit(c+8808,"io_out2simt_stack_valid", false,-1);
    tracep->declBus(c+8809,"io_out2simt_stack_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+8810,"io_out2simt_stack_bits_wid", false,-1, 1,0);
    tracep->declBus(c+12536,"ScalarALU_io_func", false,-1, 4,0);
    tracep->declBus(c+10541,"ScalarALU_io_in2", false,-1, 31,0);
    tracep->declBus(c+12537,"ScalarALU_io_in1", false,-1, 31,0);
    tracep->declBus(c+12538,"ScalarALU_io_out", false,-1, 31,0);
    tracep->declBit(c+12539,"ScalarALU_io_cmp_out", false,-1);
    tracep->declBus(c+12536,"ScalarALU_1_io_func", false,-1, 4,0);
    tracep->declBus(c+10557,"ScalarALU_1_io_in2", false,-1, 31,0);
    tracep->declBus(c+12540,"ScalarALU_1_io_in1", false,-1, 31,0);
    tracep->declBus(c+12541,"ScalarALU_1_io_out", false,-1, 31,0);
    tracep->declBit(c+12542,"ScalarALU_1_io_cmp_out", false,-1);
    tracep->declBus(c+12536,"ScalarALU_2_io_func", false,-1, 4,0);
    tracep->declBus(c+10573,"ScalarALU_2_io_in2", false,-1, 31,0);
    tracep->declBus(c+12543,"ScalarALU_2_io_in1", false,-1, 31,0);
    tracep->declBus(c+12544,"ScalarALU_2_io_out", false,-1, 31,0);
    tracep->declBit(c+12545,"ScalarALU_2_io_cmp_out", false,-1);
    tracep->declBus(c+12536,"ScalarALU_3_io_func", false,-1, 4,0);
    tracep->declBus(c+10589,"ScalarALU_3_io_in2", false,-1, 31,0);
    tracep->declBus(c+12546,"ScalarALU_3_io_in1", false,-1, 31,0);
    tracep->declBus(c+12547,"ScalarALU_3_io_out", false,-1, 31,0);
    tracep->declBit(c+12548,"ScalarALU_3_io_cmp_out", false,-1);
    tracep->declBit(c+52617,"result_clock", false,-1);
    tracep->declBit(c+52618,"result_reset", false,-1);
    tracep->declBit(c+52667,"result_io_enq_ready", false,-1);
    tracep->declBit(c+12549,"result_io_enq_valid", false,-1);
    tracep->declBus(c+12550,"result_io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+12551,"result_io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+12552,"result_io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+12553,"result_io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8736,"result_io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8737,"result_io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8738,"result_io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8739,"result_io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8755,"result_io_enq_bits_wvd", false,-1);
    tracep->declBus(c+8754,"result_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+7280,"result_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8761,"result_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"result_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"result_io_deq_ready", false,-1);
    tracep->declBit(c+8793,"result_io_deq_valid", false,-1);
    tracep->declBus(c+8794,"result_io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"result_io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"result_io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"result_io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"result_io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"result_io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"result_io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"result_io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"result_io_deq_bits_wvd", false,-1);
    tracep->declBus(c+8803,"result_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"result_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"result_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"result_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result2simt_clock", false,-1);
    tracep->declBit(c+52618,"result2simt_reset", false,-1);
    tracep->declBit(c+12554,"result2simt_io_enq_ready", false,-1);
    tracep->declBit(c+12555,"result2simt_io_enq_valid", false,-1);
    tracep->declBus(c+12556,"result2simt_io_enq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+7280,"result2simt_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8807,"result2simt_io_deq_ready", false,-1);
    tracep->declBit(c+8808,"result2simt_io_deq_valid", false,-1);
    tracep->declBus(c+8809,"result2simt_io_deq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+8810,"result2simt_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+12538,"alu_0_out", false,-1, 31,0);
    tracep->declBus(c+12541,"alu_1_out", false,-1, 31,0);
    tracep->declBus(c+12544,"alu_2_out", false,-1, 31,0);
    tracep->declBus(c+12547,"alu_3_out", false,-1, 31,0);
    tracep->declBit(c+12542,"alu_1_cmp_out", false,-1);
    tracep->declBit(c+12539,"alu_0_cmp_out", false,-1);
    tracep->declBit(c+12548,"alu_3_cmp_out", false,-1);
    tracep->declBit(c+12545,"alu_2_cmp_out", false,-1);
    tracep->pushNamePrefix("ScalarALU ");
    tracep->declBus(c+12536,"io_func", false,-1, 4,0);
    tracep->declBus(c+10541,"io_in2", false,-1, 31,0);
    tracep->declBus(c+12537,"io_in1", false,-1, 31,0);
    tracep->declBus(c+12538,"io_out", false,-1, 31,0);
    tracep->declBit(c+12539,"io_cmp_out", false,-1);
    tracep->declBus(c+12557,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+12558,"adder_out", false,-1, 31,0);
    tracep->declBus(c+12559,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+12560,"slt", false,-1);
    tracep->declBus(c+12561,"shamt", false,-1, 4,0);
    tracep->declBus(c+12562,"shin", false,-1, 31,0);
    tracep->declBus(c+12563,"shout_r", false,-1, 31,0);
    tracep->declBus(c+12564,"shout_l", false,-1, 31,0);
    tracep->declBus(c+12565,"shout", false,-1, 31,0);
    tracep->declBus(c+12566,"logic_", false,-1, 31,0);
    tracep->declBus(c+12567,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+12568,"out", false,-1, 31,0);
    tracep->declBus(c+12569,"minu", false,-1, 31,0);
    tracep->declBus(c+12570,"maxu", false,-1, 31,0);
    tracep->declBus(c+12571,"mins", false,-1, 31,0);
    tracep->declBus(c+12572,"maxs", false,-1, 31,0);
    tracep->declBus(c+12573,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ScalarALU_1 ");
    tracep->declBus(c+12536,"io_func", false,-1, 4,0);
    tracep->declBus(c+10557,"io_in2", false,-1, 31,0);
    tracep->declBus(c+12540,"io_in1", false,-1, 31,0);
    tracep->declBus(c+12541,"io_out", false,-1, 31,0);
    tracep->declBit(c+12542,"io_cmp_out", false,-1);
    tracep->declBus(c+12574,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+12575,"adder_out", false,-1, 31,0);
    tracep->declBus(c+12576,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+12577,"slt", false,-1);
    tracep->declBus(c+12578,"shamt", false,-1, 4,0);
    tracep->declBus(c+12579,"shin", false,-1, 31,0);
    tracep->declBus(c+12580,"shout_r", false,-1, 31,0);
    tracep->declBus(c+12581,"shout_l", false,-1, 31,0);
    tracep->declBus(c+12582,"shout", false,-1, 31,0);
    tracep->declBus(c+12583,"logic_", false,-1, 31,0);
    tracep->declBus(c+12584,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+12585,"out", false,-1, 31,0);
    tracep->declBus(c+12586,"minu", false,-1, 31,0);
    tracep->declBus(c+12587,"maxu", false,-1, 31,0);
    tracep->declBus(c+12588,"mins", false,-1, 31,0);
    tracep->declBus(c+12589,"maxs", false,-1, 31,0);
    tracep->declBus(c+12590,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ScalarALU_2 ");
    tracep->declBus(c+12536,"io_func", false,-1, 4,0);
    tracep->declBus(c+10573,"io_in2", false,-1, 31,0);
    tracep->declBus(c+12543,"io_in1", false,-1, 31,0);
    tracep->declBus(c+12544,"io_out", false,-1, 31,0);
    tracep->declBit(c+12545,"io_cmp_out", false,-1);
    tracep->declBus(c+12591,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+12592,"adder_out", false,-1, 31,0);
    tracep->declBus(c+12593,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+12594,"slt", false,-1);
    tracep->declBus(c+12595,"shamt", false,-1, 4,0);
    tracep->declBus(c+12596,"shin", false,-1, 31,0);
    tracep->declBus(c+12597,"shout_r", false,-1, 31,0);
    tracep->declBus(c+12598,"shout_l", false,-1, 31,0);
    tracep->declBus(c+12599,"shout", false,-1, 31,0);
    tracep->declBus(c+12600,"logic_", false,-1, 31,0);
    tracep->declBus(c+12601,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+12602,"out", false,-1, 31,0);
    tracep->declBus(c+12603,"minu", false,-1, 31,0);
    tracep->declBus(c+12604,"maxu", false,-1, 31,0);
    tracep->declBus(c+12605,"mins", false,-1, 31,0);
    tracep->declBus(c+12606,"maxs", false,-1, 31,0);
    tracep->declBus(c+12607,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ScalarALU_3 ");
    tracep->declBus(c+12536,"io_func", false,-1, 4,0);
    tracep->declBus(c+10589,"io_in2", false,-1, 31,0);
    tracep->declBus(c+12546,"io_in1", false,-1, 31,0);
    tracep->declBus(c+12547,"io_out", false,-1, 31,0);
    tracep->declBit(c+12548,"io_cmp_out", false,-1);
    tracep->declBus(c+12608,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+12609,"adder_out", false,-1, 31,0);
    tracep->declBus(c+12610,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+12611,"slt", false,-1);
    tracep->declBus(c+12612,"shamt", false,-1, 4,0);
    tracep->declBus(c+12613,"shin", false,-1, 31,0);
    tracep->declBus(c+12614,"shout_r", false,-1, 31,0);
    tracep->declBus(c+12615,"shout_l", false,-1, 31,0);
    tracep->declBus(c+12616,"shout", false,-1, 31,0);
    tracep->declBus(c+12617,"logic_", false,-1, 31,0);
    tracep->declBus(c+12618,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+12619,"out", false,-1, 31,0);
    tracep->declBus(c+12620,"minu", false,-1, 31,0);
    tracep->declBus(c+12621,"maxu", false,-1, 31,0);
    tracep->declBus(c+12622,"mins", false,-1, 31,0);
    tracep->declBus(c+12623,"maxs", false,-1, 31,0);
    tracep->declBus(c+12624,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_enq_ready", false,-1);
    tracep->declBit(c+12549,"io_enq_valid", false,-1);
    tracep->declBus(c+12550,"io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+12551,"io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+12552,"io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+12553,"io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8736,"io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8737,"io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8738,"io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8739,"io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8755,"io_enq_bits_wvd", false,-1);
    tracep->declBus(c+8754,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+7280,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8761,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8762,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"io_deq_ready", false,-1);
    tracep->declBit(c+8793,"io_deq_valid", false,-1);
    tracep->declBus(c+8794,"io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"io_deq_bits_wvd", false,-1);
    tracep->declBus(c+8803,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12625+i*1,"ram_wb_wvd_rd_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8794,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12550,"ram_wb_wvd_rd_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wb_wvd_rd_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12626+i*1,"ram_wb_wvd_rd_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8795,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12551,"ram_wb_wvd_rd_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wb_wvd_rd_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12627+i*1,"ram_wb_wvd_rd_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8796,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12552,"ram_wb_wvd_rd_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wb_wvd_rd_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12628+i*1,"ram_wb_wvd_rd_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8797,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12553,"ram_wb_wvd_rd_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wb_wvd_rd_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12629+i*1,"ram_wvd_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8798,"ram_wvd_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8736,"ram_wvd_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wvd_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12630+i*1,"ram_wvd_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8799,"ram_wvd_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8737,"ram_wvd_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wvd_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12631+i*1,"ram_wvd_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8800,"ram_wvd_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8738,"ram_wvd_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wvd_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12632+i*1,"ram_wvd_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8801,"ram_wvd_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8739,"ram_wvd_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wvd_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12633+i*1,"ram_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+8802,"ram_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+8755,"ram_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12634+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8803,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+8754,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12635+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8804,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12636+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8805,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8761,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12637+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8806,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+8762,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+12549,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+8793,"maybe_full", false,-1);
    tracep->declBit(c+8820,"empty", false,-1);
    tracep->declBit(c+12549,"do_enq", false,-1);
    tracep->declBit(c+8793,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result2simt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12554,"io_enq_ready", false,-1);
    tracep->declBit(c+12555,"io_enq_valid", false,-1);
    tracep->declBus(c+12556,"io_enq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+7280,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8807,"io_deq_ready", false,-1);
    tracep->declBit(c+8808,"io_deq_valid", false,-1);
    tracep->declBus(c+8809,"io_deq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+8810,"io_deq_bits_wid", false,-1, 1,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12638+i*1,"ram_if_mask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_if_mask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_if_mask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8809,"ram_if_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+12556,"ram_if_mask_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_if_mask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_if_mask_MPORT_mask", false,-1);
    tracep->declBit(c+12639,"ram_if_mask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12640+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+8810,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7280,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+12639,"ram_wid_MPORT_en", false,-1);
    tracep->declBit(c+8808,"maybe_full", false,-1);
    tracep->declBit(c+12641,"empty", false,-1);
    tracep->declBit(c+12639,"do_enq", false,-1);
    tracep->declBit(c+12642,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("warp_sche ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7335,"io_pc_reset", false,-1);
    tracep->declBit(c+52667,"io_warpReq_ready", false,-1);
    tracep->declBit(c+7278,"io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+387,"io_warpRsp_valid", false,-1);
    tracep->declBus(c+7280,"io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+7281,"io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+7282,"io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+7283,"io_pc_req_valid", false,-1);
    tracep->declBus(c+7284,"io_pc_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7285,"io_pc_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+7286,"io_pc_rsp_valid", false,-1);
    tracep->declBus(c+7287,"io_pc_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+7289,"io_pc_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+8577,"io_pc_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+8578,"io_branch_ready", false,-1);
    tracep->declBit(c+8579,"io_branch_valid", false,-1);
    tracep->declBus(c+8580,"io_branch_bits_wid", false,-1, 1,0);
    tracep->declBit(c+8581,"io_branch_bits_jump", false,-1);
    tracep->declBus(c+8582,"io_branch_bits_new_pc", false,-1, 31,0);
    tracep->declBit(c+8583,"io_warp_control_ready", false,-1);
    tracep->declBit(c+8584,"io_warp_control_valid", false,-1);
    tracep->declBus(c+7280,"io_warp_control_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+8585,"io_warp_control_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+8586,"io_warp_control_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+8587,"io_scoreboard_busy", false,-1, 3,0);
    tracep->declBus(c+8588,"io_exe_busy", false,-1, 3,0);
    tracep->declBit(c+8589,"io_pc_ibuffer_ready_0", false,-1);
    tracep->declBit(c+8590,"io_pc_ibuffer_ready_1", false,-1);
    tracep->declBit(c+8591,"io_pc_ibuffer_ready_2", false,-1);
    tracep->declBit(c+8592,"io_pc_ibuffer_ready_3", false,-1);
    tracep->declBus(c+8593,"io_warp_ready", false,-1, 3,0);
    tracep->declBit(c+8594,"io_flush_valid", false,-1);
    tracep->declBus(c+8595,"io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+8596,"io_flushCache_valid", false,-1);
    tracep->declBus(c+7289,"io_flushCache_bits", false,-1, 1,0);
    tracep->declBit(c+7278,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+7279,"io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52617,"PCcontrol_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_reset", false,-1);
    tracep->declBus(c+12643,"PCcontrol_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12644,"PCcontrol_io_PC_replay", false,-1);
    tracep->declBus(c+12645,"PCcontrol_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12646,"PCcontrol_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+52617,"PCcontrol_1_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_1_reset", false,-1);
    tracep->declBus(c+12647,"PCcontrol_1_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12648,"PCcontrol_1_io_PC_replay", false,-1);
    tracep->declBus(c+12649,"PCcontrol_1_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12650,"PCcontrol_1_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+52617,"PCcontrol_2_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_2_reset", false,-1);
    tracep->declBus(c+12651,"PCcontrol_2_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12652,"PCcontrol_2_io_PC_replay", false,-1);
    tracep->declBus(c+12653,"PCcontrol_2_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12654,"PCcontrol_2_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+52617,"PCcontrol_3_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_3_reset", false,-1);
    tracep->declBus(c+12655,"PCcontrol_3_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12656,"PCcontrol_3_io_PC_replay", false,-1);
    tracep->declBus(c+12657,"PCcontrol_3_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12658,"PCcontrol_3_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+387,"warp_end", false,-1);
    tracep->declBus(c+12659,"current_warp", false,-1, 1,0);
    tracep->declBus(c+12660,"warp_active", false,-1, 3,0);
    tracep->declBit(c+12661,"pc_ready_0", false,-1);
    tracep->declBit(c+12662,"pc_ready_1", false,-1);
    tracep->declBit(c+12663,"pc_ready_2", false,-1);
    tracep->declBit(c+12664,"pc_ready_3", false,-1);
    tracep->declBus(c+7285,"next_warp", false,-1, 1,0);
    tracep->declBus(c+12646,"pcControl_0_PC_next", false,-1, 31,0);
    tracep->declBus(c+12650,"pcControl_1_PC_next", false,-1, 31,0);
    tracep->declBus(c+12654,"pcControl_2_PC_next", false,-1, 31,0);
    tracep->declBus(c+12658,"pcControl_3_PC_next", false,-1, 31,0);
    tracep->declBus(c+12665,"warp_bar_cur_0", false,-1, 3,0);
    tracep->declBus(c+12666,"warp_bar_cur_1", false,-1, 3,0);
    tracep->declBus(c+12667,"warp_bar_cur_2", false,-1, 3,0);
    tracep->declBus(c+12668,"warp_bar_cur_3", false,-1, 3,0);
    tracep->declBus(c+12669,"warp_bar_exp_0", false,-1, 3,0);
    tracep->declBus(c+12670,"warp_bar_exp_1", false,-1, 3,0);
    tracep->declBus(c+12671,"warp_bar_exp_2", false,-1, 3,0);
    tracep->declBus(c+12672,"warp_bar_exp_3", false,-1, 3,0);
    tracep->declBit(c+12673,"warp_bar_lock_0", false,-1);
    tracep->declBit(c+12674,"warp_bar_lock_1", false,-1);
    tracep->declBit(c+12675,"warp_bar_lock_2", false,-1);
    tracep->declBit(c+12676,"warp_bar_lock_3", false,-1);
    tracep->declBus(c+6914,"new_wg_id", false,-1, 1,0);
    tracep->declBus(c+12677,"end_wg_id", false,-1, 1,0);
    tracep->declBus(c+12678,"end_wf_id", false,-1, 2,0);
    tracep->declBus(c+12679,"warp_bar_data", false,-1, 3,0);
    tracep->declBus(c+12680,"warp_bar_belong_0", false,-1, 3,0);
    tracep->declBus(c+12681,"warp_bar_belong_1", false,-1, 3,0);
    tracep->declBus(c+12682,"warp_bar_belong_2", false,-1, 3,0);
    tracep->declBus(c+12683,"warp_bar_belong_3", false,-1, 3,0);
    tracep->pushNamePrefix("PCcontrol ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+12643,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12644,"io_PC_replay", false,-1);
    tracep->declBus(c+12645,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12646,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+12646,"pout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("PCcontrol_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+12647,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12648,"io_PC_replay", false,-1);
    tracep->declBus(c+12649,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12650,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+12650,"pout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("PCcontrol_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+12651,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12652,"io_PC_replay", false,-1);
    tracep->declBus(c+12653,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12654,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+12654,"pout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("PCcontrol_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+12655,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+12656,"io_PC_replay", false,-1);
    tracep->declBus(c+12657,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+12658,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+12658,"pout", false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("wb ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_out_v_ready", false,-1);
    tracep->declBit(c+8710,"io_out_v_valid", false,-1);
    tracep->declBus(c+8711,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8715,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8716,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8717,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8718,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8719,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+8720,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8721,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8898,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8899,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"io_out_x_ready", false,-1);
    tracep->declBit(c+8705,"io_out_x_valid", false,-1);
    tracep->declBus(c+8706,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8707,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+8708,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8709,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8900,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8901,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8780,"io_in_x_0_valid", false,-1);
    tracep->declBus(c+8781,"io_in_x_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"io_in_x_0_bits_wxd", false,-1);
    tracep->declBus(c+8783,"io_in_x_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"io_in_x_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"io_in_x_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"io_in_x_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8812,"io_in_x_1_ready", false,-1);
    tracep->declBit(c+8813,"io_in_x_1_valid", false,-1);
    tracep->declBus(c+8814,"io_in_x_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8815,"io_in_x_1_bits_wxd", false,-1);
    tracep->declBus(c+8816,"io_in_x_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"io_in_x_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"io_in_x_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_in_x_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8894,"io_in_x_2_ready", false,-1);
    tracep->declBit(c+8895,"io_in_x_2_valid", false,-1);
    tracep->declBus(c+8843,"io_in_x_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8834,"io_in_x_2_bits_wxd", false,-1);
    tracep->declBus(c+8835,"io_in_x_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"io_in_x_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"io_in_x_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_in_x_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8902,"io_in_x_3_ready", false,-1);
    tracep->declBit(c+8903,"io_in_x_3_valid", false,-1);
    tracep->declBus(c+8904,"io_in_x_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"io_in_x_3_bits_wxd", false,-1);
    tracep->declBus(c+8906,"io_in_x_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"io_in_x_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"io_in_x_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"io_in_x_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8848,"io_in_x_4_ready", false,-1);
    tracep->declBit(c+8849,"io_in_x_4_valid", false,-1);
    tracep->declBus(c+8850,"io_in_x_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"io_in_x_4_bits_wxd", false,-1);
    tracep->declBus(c+8852,"io_in_x_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"io_in_x_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"io_in_x_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"io_in_x_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"io_in_x_5_ready", false,-1);
    tracep->declBit(c+8872,"io_in_x_5_valid", false,-1);
    tracep->declBus(c+8873,"io_in_x_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"io_in_x_5_bits_wxd", false,-1);
    tracep->declBus(c+8875,"io_in_x_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"io_in_x_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"io_in_x_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"io_in_x_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8793,"io_in_v_0_valid", false,-1);
    tracep->declBus(c+8794,"io_in_v_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"io_in_v_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"io_in_v_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"io_in_v_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"io_in_v_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"io_in_v_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"io_in_v_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"io_in_v_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"io_in_v_0_bits_wvd", false,-1);
    tracep->declBus(c+8803,"io_in_v_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"io_in_v_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"io_in_v_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"io_in_v_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8820,"io_in_v_1_ready", false,-1);
    tracep->declBit(c+8821,"io_in_v_1_valid", false,-1);
    tracep->declBus(c+8814,"io_in_v_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8822,"io_in_v_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8823,"io_in_v_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8824,"io_in_v_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8825,"io_in_v_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8826,"io_in_v_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8827,"io_in_v_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8828,"io_in_v_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8829,"io_in_v_1_bits_wvd", false,-1);
    tracep->declBus(c+8816,"io_in_v_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"io_in_v_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"io_in_v_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_in_v_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8896,"io_in_v_2_ready", false,-1);
    tracep->declBit(c+8897,"io_in_v_2_valid", false,-1);
    tracep->declBus(c+8843,"io_in_v_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8844,"io_in_v_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8845,"io_in_v_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8846,"io_in_v_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8836,"io_in_v_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8837,"io_in_v_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8838,"io_in_v_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8839,"io_in_v_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8833,"io_in_v_2_bits_wvd", false,-1);
    tracep->declBus(c+8835,"io_in_v_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"io_in_v_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"io_in_v_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_in_v_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"io_in_v_3_ready", false,-1);
    tracep->declBit(c+8857,"io_in_v_3_valid", false,-1);
    tracep->declBus(c+8858,"io_in_v_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"io_in_v_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"io_in_v_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"io_in_v_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"io_in_v_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"io_in_v_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"io_in_v_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"io_in_v_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"io_in_v_3_bits_wvd", false,-1);
    tracep->declBus(c+8867,"io_in_v_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"io_in_v_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"io_in_v_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"io_in_v_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"io_in_v_4_ready", false,-1);
    tracep->declBit(c+8880,"io_in_v_4_valid", false,-1);
    tracep->declBus(c+8881,"io_in_v_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"io_in_v_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"io_in_v_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"io_in_v_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"io_in_v_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"io_in_v_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"io_in_v_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"io_in_v_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"io_in_v_4_bits_wvd", false,-1);
    tracep->declBus(c+8890,"io_in_v_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"io_in_v_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"io_in_v_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"io_in_v_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8780,"arbiter_x_io_in_0_valid", false,-1);
    tracep->declBus(c+8781,"arbiter_x_io_in_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"arbiter_x_io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+8783,"arbiter_x_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"arbiter_x_io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"arbiter_x_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"arbiter_x_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8812,"arbiter_x_io_in_1_ready", false,-1);
    tracep->declBit(c+8813,"arbiter_x_io_in_1_valid", false,-1);
    tracep->declBus(c+8814,"arbiter_x_io_in_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8815,"arbiter_x_io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+8816,"arbiter_x_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"arbiter_x_io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"arbiter_x_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"arbiter_x_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8894,"arbiter_x_io_in_2_ready", false,-1);
    tracep->declBit(c+8895,"arbiter_x_io_in_2_valid", false,-1);
    tracep->declBus(c+8843,"arbiter_x_io_in_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8834,"arbiter_x_io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+8835,"arbiter_x_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"arbiter_x_io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"arbiter_x_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"arbiter_x_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8902,"arbiter_x_io_in_3_ready", false,-1);
    tracep->declBit(c+8903,"arbiter_x_io_in_3_valid", false,-1);
    tracep->declBus(c+8904,"arbiter_x_io_in_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"arbiter_x_io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+8906,"arbiter_x_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"arbiter_x_io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"arbiter_x_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"arbiter_x_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8848,"arbiter_x_io_in_4_ready", false,-1);
    tracep->declBit(c+8849,"arbiter_x_io_in_4_valid", false,-1);
    tracep->declBus(c+8850,"arbiter_x_io_in_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"arbiter_x_io_in_4_bits_wxd", false,-1);
    tracep->declBus(c+8852,"arbiter_x_io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"arbiter_x_io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"arbiter_x_io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"arbiter_x_io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"arbiter_x_io_in_5_ready", false,-1);
    tracep->declBit(c+8872,"arbiter_x_io_in_5_valid", false,-1);
    tracep->declBus(c+8873,"arbiter_x_io_in_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"arbiter_x_io_in_5_bits_wxd", false,-1);
    tracep->declBus(c+8875,"arbiter_x_io_in_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"arbiter_x_io_in_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"arbiter_x_io_in_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"arbiter_x_io_in_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8705,"arbiter_x_io_out_valid", false,-1);
    tracep->declBus(c+8706,"arbiter_x_io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8707,"arbiter_x_io_out_bits_wxd", false,-1);
    tracep->declBus(c+8708,"arbiter_x_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8709,"arbiter_x_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8900,"arbiter_x_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8901,"arbiter_x_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8793,"arbiter_v_io_in_0_valid", false,-1);
    tracep->declBus(c+8794,"arbiter_v_io_in_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"arbiter_v_io_in_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"arbiter_v_io_in_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"arbiter_v_io_in_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"arbiter_v_io_in_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"arbiter_v_io_in_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"arbiter_v_io_in_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"arbiter_v_io_in_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"arbiter_v_io_in_0_bits_wvd", false,-1);
    tracep->declBus(c+8803,"arbiter_v_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"arbiter_v_io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"arbiter_v_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"arbiter_v_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8820,"arbiter_v_io_in_1_ready", false,-1);
    tracep->declBit(c+8821,"arbiter_v_io_in_1_valid", false,-1);
    tracep->declBus(c+8814,"arbiter_v_io_in_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8822,"arbiter_v_io_in_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8823,"arbiter_v_io_in_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8824,"arbiter_v_io_in_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8825,"arbiter_v_io_in_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8826,"arbiter_v_io_in_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8827,"arbiter_v_io_in_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8828,"arbiter_v_io_in_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8829,"arbiter_v_io_in_1_bits_wvd", false,-1);
    tracep->declBus(c+8816,"arbiter_v_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"arbiter_v_io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"arbiter_v_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"arbiter_v_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8896,"arbiter_v_io_in_2_ready", false,-1);
    tracep->declBit(c+8897,"arbiter_v_io_in_2_valid", false,-1);
    tracep->declBus(c+8843,"arbiter_v_io_in_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8844,"arbiter_v_io_in_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8845,"arbiter_v_io_in_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8846,"arbiter_v_io_in_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8836,"arbiter_v_io_in_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8837,"arbiter_v_io_in_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8838,"arbiter_v_io_in_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8839,"arbiter_v_io_in_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8833,"arbiter_v_io_in_2_bits_wvd", false,-1);
    tracep->declBus(c+8835,"arbiter_v_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"arbiter_v_io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"arbiter_v_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"arbiter_v_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"arbiter_v_io_in_3_ready", false,-1);
    tracep->declBit(c+8857,"arbiter_v_io_in_3_valid", false,-1);
    tracep->declBus(c+8858,"arbiter_v_io_in_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"arbiter_v_io_in_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"arbiter_v_io_in_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"arbiter_v_io_in_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"arbiter_v_io_in_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"arbiter_v_io_in_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"arbiter_v_io_in_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"arbiter_v_io_in_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"arbiter_v_io_in_3_bits_wvd", false,-1);
    tracep->declBus(c+8867,"arbiter_v_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"arbiter_v_io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"arbiter_v_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"arbiter_v_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"arbiter_v_io_in_4_ready", false,-1);
    tracep->declBit(c+8880,"arbiter_v_io_in_4_valid", false,-1);
    tracep->declBus(c+8881,"arbiter_v_io_in_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"arbiter_v_io_in_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"arbiter_v_io_in_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"arbiter_v_io_in_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"arbiter_v_io_in_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"arbiter_v_io_in_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"arbiter_v_io_in_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"arbiter_v_io_in_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"arbiter_v_io_in_4_bits_wvd", false,-1);
    tracep->declBus(c+8890,"arbiter_v_io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"arbiter_v_io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"arbiter_v_io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"arbiter_v_io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8710,"arbiter_v_io_out_valid", false,-1);
    tracep->declBus(c+8711,"arbiter_v_io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"arbiter_v_io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"arbiter_v_io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"arbiter_v_io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8715,"arbiter_v_io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8716,"arbiter_v_io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8717,"arbiter_v_io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8718,"arbiter_v_io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8719,"arbiter_v_io_out_bits_wvd", false,-1);
    tracep->declBus(c+8720,"arbiter_v_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8721,"arbiter_v_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8898,"arbiter_v_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8899,"arbiter_v_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("arbiter_v ");
    tracep->declBit(c+8793,"io_in_0_valid", false,-1);
    tracep->declBus(c+8794,"io_in_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8795,"io_in_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8796,"io_in_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8797,"io_in_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8798,"io_in_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8799,"io_in_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8800,"io_in_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8801,"io_in_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8802,"io_in_0_bits_wvd", false,-1);
    tracep->declBus(c+8803,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8804,"io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8805,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8806,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8820,"io_in_1_ready", false,-1);
    tracep->declBit(c+8821,"io_in_1_valid", false,-1);
    tracep->declBus(c+8814,"io_in_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8822,"io_in_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8823,"io_in_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8824,"io_in_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8825,"io_in_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8826,"io_in_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8827,"io_in_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8828,"io_in_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8829,"io_in_1_bits_wvd", false,-1);
    tracep->declBus(c+8816,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8896,"io_in_2_ready", false,-1);
    tracep->declBit(c+8897,"io_in_2_valid", false,-1);
    tracep->declBus(c+8843,"io_in_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8844,"io_in_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8845,"io_in_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8846,"io_in_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8836,"io_in_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8837,"io_in_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8838,"io_in_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8839,"io_in_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8833,"io_in_2_bits_wvd", false,-1);
    tracep->declBus(c+8835,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8856,"io_in_3_ready", false,-1);
    tracep->declBit(c+8857,"io_in_3_valid", false,-1);
    tracep->declBus(c+8858,"io_in_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8859,"io_in_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8860,"io_in_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8861,"io_in_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8862,"io_in_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8863,"io_in_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8864,"io_in_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8865,"io_in_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8866,"io_in_3_bits_wvd", false,-1);
    tracep->declBus(c+8867,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8868,"io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8869,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8870,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"io_in_4_ready", false,-1);
    tracep->declBit(c+8880,"io_in_4_valid", false,-1);
    tracep->declBus(c+8881,"io_in_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8882,"io_in_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8883,"io_in_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8884,"io_in_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8885,"io_in_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8886,"io_in_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8887,"io_in_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8888,"io_in_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8889,"io_in_4_bits_wvd", false,-1);
    tracep->declBus(c+8890,"io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8891,"io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8892,"io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8893,"io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8710,"io_out_valid", false,-1);
    tracep->declBus(c+8711,"io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+8712,"io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+8713,"io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+8714,"io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+8715,"io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+8716,"io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+8717,"io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+8718,"io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+8719,"io_out_bits_wvd", false,-1);
    tracep->declBus(c+8720,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8721,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8898,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8899,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8879,"grant_4", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("arbiter_x ");
    tracep->declBit(c+8780,"io_in_0_valid", false,-1);
    tracep->declBus(c+8781,"io_in_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8782,"io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+8783,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8784,"io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8785,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8786,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8812,"io_in_1_ready", false,-1);
    tracep->declBit(c+8813,"io_in_1_valid", false,-1);
    tracep->declBus(c+8814,"io_in_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8815,"io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+8816,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8817,"io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8818,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8819,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8894,"io_in_2_ready", false,-1);
    tracep->declBit(c+8895,"io_in_2_valid", false,-1);
    tracep->declBus(c+8843,"io_in_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8834,"io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+8835,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8832,"io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8841,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8842,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8902,"io_in_3_ready", false,-1);
    tracep->declBit(c+8903,"io_in_3_valid", false,-1);
    tracep->declBus(c+8904,"io_in_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8905,"io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+8906,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8907,"io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8908,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8909,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8848,"io_in_4_ready", false,-1);
    tracep->declBit(c+8849,"io_in_4_valid", false,-1);
    tracep->declBus(c+8850,"io_in_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8851,"io_in_4_bits_wxd", false,-1);
    tracep->declBus(c+8852,"io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8853,"io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8854,"io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8855,"io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"io_in_5_ready", false,-1);
    tracep->declBit(c+8872,"io_in_5_valid", false,-1);
    tracep->declBus(c+8873,"io_in_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8874,"io_in_5_bits_wxd", false,-1);
    tracep->declBus(c+8875,"io_in_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8876,"io_in_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8877,"io_in_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8878,"io_in_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8705,"io_out_valid", false,-1);
    tracep->declBus(c+8706,"io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+8707,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+8708,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+8709,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+8900,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+8901,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+8871,"grant_5", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sharedmem ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+7322,"io_coreReq_ready", false,-1);
    tracep->declBit(c+7323,"io_coreReq_valid", false,-1);
    tracep->declBus(c+7295,"io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+7296,"io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+7355,"io_coreReq_bits_setIdx", false,-1, 6,0);
    tracep->declBit(c+7299,"io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7301,"io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7303,"io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+7305,"io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+7307,"io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7308,"io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7309,"io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7310,"io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7324,"io_coreRsp_ready", false,-1);
    tracep->declBit(c+7325,"io_coreRsp_valid", false,-1);
    tracep->declBus(c+7326,"io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+52617,"BankConfArb_clock", false,-1);
    tracep->declBit(c+52618,"BankConfArb_reset", false,-1);
    tracep->declBit(c+12684,"BankConfArb_io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+12685,"BankConfArb_io_coreReqArb_enable", false,-1);
    tracep->declBit(c+7299,"BankConfArb_io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"BankConfArb_io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7301,"BankConfArb_io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"BankConfArb_io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7303,"BankConfArb_io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"BankConfArb_io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7305,"BankConfArb_io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"BankConfArb_io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12686,"BankConfArb_io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+12687,"BankConfArb_io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+12688,"BankConfArb_io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+12689,"BankConfArb_io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+12690,"BankConfArb_io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12691,"BankConfArb_io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12692,"BankConfArb_io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12693,"BankConfArb_io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+12694,"BankConfArb_io_dataArrayEn_0", false,-1);
    tracep->declBit(c+12695,"BankConfArb_io_dataArrayEn_1", false,-1);
    tracep->declBit(c+12696,"BankConfArb_io_dataArrayEn_2", false,-1);
    tracep->declBit(c+12697,"BankConfArb_io_dataArrayEn_3", false,-1);
    tracep->declBit(c+12698,"BankConfArb_io_activeLane_0", false,-1);
    tracep->declBit(c+12699,"BankConfArb_io_activeLane_1", false,-1);
    tracep->declBit(c+12700,"BankConfArb_io_activeLane_2", false,-1);
    tracep->declBit(c+12701,"BankConfArb_io_activeLane_3", false,-1);
    tracep->declBit(c+12702,"BankConfArb_io_bankConflict", false,-1);
    tracep->declBus(c+12703,"DataCorssBarForWrite_io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+12704,"DataCorssBarForWrite_io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+12705,"DataCorssBarForWrite_io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+12706,"DataCorssBarForWrite_io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+12707,"DataCorssBarForWrite_io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+12708,"DataCorssBarForWrite_io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+12709,"DataCorssBarForWrite_io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+12710,"DataCorssBarForWrite_io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+12711,"DataCorssBarForWrite_io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+12712,"DataCorssBarForWrite_io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+12713,"DataCorssBarForWrite_io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+12714,"DataCorssBarForWrite_io_Select1H_3", false,-1, 3,0);
    tracep->declBus(c+12715,"DataCorssBarForRead_io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+12716,"DataCorssBarForRead_io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+12717,"DataCorssBarForRead_io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+12718,"DataCorssBarForRead_io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+12719,"DataCorssBarForRead_io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+12720,"DataCorssBarForRead_io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+12721,"DataCorssBarForRead_io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+12722,"DataCorssBarForRead_io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+12723,"DataCorssBarForRead_io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+12724,"DataCorssBarForRead_io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+12725,"DataCorssBarForRead_io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+12726,"DataCorssBarForRead_io_Select1H_3", false,-1, 3,0);
    tracep->declBit(c+52617,"coreRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"coreRsp_Q_reset", false,-1);
    tracep->declBit(c+12727,"coreRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+12728,"coreRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+12729,"coreRsp_Q_io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+12719,"coreRsp_Q_io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+12720,"coreRsp_Q_io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+12721,"coreRsp_Q_io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+12722,"coreRsp_Q_io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+12730,"coreRsp_Q_io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+12731,"coreRsp_Q_io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+12732,"coreRsp_Q_io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+12733,"coreRsp_Q_io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+7324,"coreRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+7325,"coreRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+7326,"coreRsp_Q_io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"coreRsp_Q_io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"coreRsp_Q_io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"coreRsp_Q_io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"coreRsp_Q_io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"coreRsp_Q_io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"coreRsp_Q_io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"coreRsp_Q_io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"coreRsp_Q_io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+12734,"coreRsp_Q_io_count", false,-1, 2,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_reset", false,-1);
    tracep->declBit(c+12735,"DataAccessesRRsp_DataAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12736,"DataAccessesRRsp_DataAccess_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12737,"DataAccessesRRsp_DataAccess_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12738,"DataAccessesRRsp_DataAccess_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12739,"DataAccessesRRsp_DataAccess_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"DataAccessesRRsp_DataAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"DataAccessesRRsp_DataAccess_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12742,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12743,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12744,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12745,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12746,"DataAccessesRRsp_DataAccess_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_1_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_1_reset", false,-1);
    tracep->declBit(c+12735,"DataAccessesRRsp_DataAccess_1_io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"DataAccessesRRsp_DataAccess_1_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12747,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12748,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12749,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12750,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"DataAccessesRRsp_DataAccess_1_io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12751,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12752,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12753,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12754,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12755,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_2_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_2_reset", false,-1);
    tracep->declBit(c+12735,"DataAccessesRRsp_DataAccess_2_io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"DataAccessesRRsp_DataAccess_2_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12756,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12757,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12758,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12759,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"DataAccessesRRsp_DataAccess_2_io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12760,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12761,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12762,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12763,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12764,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_3_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_3_reset", false,-1);
    tracep->declBit(c+12735,"DataAccessesRRsp_DataAccess_3_io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"DataAccessesRRsp_DataAccess_3_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12765,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12766,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12767,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12768,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"DataAccessesRRsp_DataAccess_3_io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12769,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12770,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12771,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12772,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12773,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBus(c+12774,"coreReq_st1_instrId", false,-1, 1,0);
    tracep->declBit(c+12775,"coreReq_st1_isWrite", false,-1);
    tracep->declBus(c+12741,"coreReq_st1_setIdx", false,-1, 6,0);
    tracep->declBus(c+12703,"coreReq_st1_data_0", false,-1, 31,0);
    tracep->declBus(c+12704,"coreReq_st1_data_1", false,-1, 31,0);
    tracep->declBus(c+12705,"coreReq_st1_data_2", false,-1, 31,0);
    tracep->declBus(c+12706,"coreReq_st1_data_3", false,-1, 31,0);
    tracep->declBit(c+12776,"BankConfArb_io_coreReqArb_isWrite_REG", false,-1);
    tracep->declBit(c+12740,"coreReqisValidWrite_st1", false,-1);
    tracep->declBit(c+12777,"coreReqisValidWrite_st1_REG", false,-1);
    tracep->declBit(c+12778,"coreReqisValidRead_st1", false,-1);
    tracep->declBit(c+12779,"coreReqisValidRead_st1_REG", false,-1);
    tracep->declBit(c+12780,"coreReqisValidRead_st2", false,-1);
    tracep->declBit(c+12781,"coreReqisValidWrite_st2", false,-1);
    tracep->declBus(c+12729,"coreReqInstrId_st2", false,-1, 1,0);
    tracep->declBit(c+12782,"coreReqActvMask_st2_r_0", false,-1);
    tracep->declBit(c+12783,"coreReqActvMask_st2_r_1", false,-1);
    tracep->declBit(c+12784,"coreReqActvMask_st2_r_2", false,-1);
    tracep->declBit(c+12785,"coreReqActvMask_st2_r_3", false,-1);
    tracep->declBit(c+12730,"coreReqActvMask_st2_0", false,-1);
    tracep->declBit(c+12731,"coreReqActvMask_st2_1", false,-1);
    tracep->declBit(c+12732,"coreReqActvMask_st2_2", false,-1);
    tracep->declBit(c+12733,"coreReqActvMask_st2_3", false,-1);
    tracep->declBus(c+12746,"arbAddrCrsbarOut_st1_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12755,"arbAddrCrsbarOut_st1_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12764,"arbAddrCrsbarOut_st1_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12773,"arbAddrCrsbarOut_st1_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12711,"arbDataCrsbarSel1H_st1_0", false,-1, 3,0);
    tracep->declBus(c+12712,"arbDataCrsbarSel1H_st1_1", false,-1, 3,0);
    tracep->declBus(c+12713,"arbDataCrsbarSel1H_st1_2", false,-1, 3,0);
    tracep->declBus(c+12714,"arbDataCrsbarSel1H_st1_3", false,-1, 3,0);
    tracep->declBus(c+12723,"arbDataCrsbarSel1H_st2_0", false,-1, 3,0);
    tracep->declBus(c+12724,"arbDataCrsbarSel1H_st2_1", false,-1, 3,0);
    tracep->declBus(c+12725,"arbDataCrsbarSel1H_st2_2", false,-1, 3,0);
    tracep->declBus(c+12726,"arbDataCrsbarSel1H_st2_3", false,-1, 3,0);
    tracep->declBus(c+12786,"DataAccessesRRsp_0", false,-1, 31,0);
    tracep->declBus(c+12787,"DataAccessesRRsp_1", false,-1, 31,0);
    tracep->declBus(c+12788,"DataAccessesRRsp_2", false,-1, 31,0);
    tracep->declBus(c+12789,"DataAccessesRRsp_3", false,-1, 31,0);
    tracep->declBus(c+12715,"dataAccess_data_st2_0", false,-1, 31,0);
    tracep->declBus(c+12716,"dataAccess_data_st2_1", false,-1, 31,0);
    tracep->declBus(c+12717,"dataAccess_data_st2_2", false,-1, 31,0);
    tracep->declBus(c+12718,"dataAccess_data_st2_3", false,-1, 31,0);
    tracep->declBit(c+12790,"coreRsp_QAlmstFull", false,-1);
    tracep->declBit(c+12791,"io_coreReq_ready_REG", false,-1);
    tracep->pushNamePrefix("BankConfArb ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12684,"io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+12685,"io_coreReqArb_enable", false,-1);
    tracep->declBit(c+7299,"io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+7300,"io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7301,"io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+7302,"io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7303,"io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+7304,"io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7305,"io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+7306,"io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12686,"io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+12687,"io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+12688,"io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+12689,"io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+12690,"io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12691,"io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12692,"io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12693,"io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+12694,"io_dataArrayEn_0", false,-1);
    tracep->declBit(c+12695,"io_dataArrayEn_1", false,-1);
    tracep->declBit(c+12696,"io_dataArrayEn_2", false,-1);
    tracep->declBit(c+12697,"io_dataArrayEn_3", false,-1);
    tracep->declBit(c+12698,"io_activeLane_0", false,-1);
    tracep->declBit(c+12699,"io_activeLane_1", false,-1);
    tracep->declBit(c+12700,"io_activeLane_2", false,-1);
    tracep->declBit(c+12701,"io_activeLane_3", false,-1);
    tracep->declBit(c+12702,"io_bankConflict", false,-1);
    tracep->declBit(c+12792,"bankConflict_reg", false,-1);
    tracep->declBit(c+12793,"conflictReqIsW_reg", false,-1);
    tracep->declBit(c+12794,"perLaneConflictReq_reg_0_activeMask", false,-1);
    tracep->declBus(c+12795,"perLaneConflictReq_reg_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12796,"perLaneConflictReq_reg_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+12797,"perLaneConflictReq_reg_1_activeMask", false,-1);
    tracep->declBus(c+12798,"perLaneConflictReq_reg_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12799,"perLaneConflictReq_reg_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+12800,"perLaneConflictReq_reg_2_activeMask", false,-1);
    tracep->declBus(c+12801,"perLaneConflictReq_reg_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12802,"perLaneConflictReq_reg_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+12803,"perLaneConflictReq_reg_3_activeMask", false,-1);
    tracep->declBus(c+12804,"perLaneConflictReq_reg_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12805,"perLaneConflictReq_reg_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+12806,"isWrite", false,-1);
    tracep->declBus(c+12807,"perLaneConflictReq_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12808,"bankIdx1H_0", false,-1, 3,0);
    tracep->declBit(c+12809,"perLaneConflictReq_0_activeMask", false,-1);
    tracep->declBus(c+12810,"bankIdxMasked_0", false,-1, 3,0);
    tracep->declBus(c+12811,"perLaneConflictReq_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12812,"bankIdx1H_1", false,-1, 3,0);
    tracep->declBit(c+12813,"perLaneConflictReq_1_activeMask", false,-1);
    tracep->declBus(c+12814,"bankIdxMasked_1", false,-1, 3,0);
    tracep->declBus(c+12815,"perLaneConflictReq_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12816,"bankIdx1H_2", false,-1, 3,0);
    tracep->declBit(c+12817,"perLaneConflictReq_2_activeMask", false,-1);
    tracep->declBus(c+12818,"bankIdxMasked_2", false,-1, 3,0);
    tracep->declBus(c+12819,"perLaneConflictReq_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+12820,"bankIdx1H_3", false,-1, 3,0);
    tracep->declBit(c+12821,"perLaneConflictReq_3_activeMask", false,-1);
    tracep->declBus(c+12822,"bankIdxMasked_3", false,-1, 3,0);
    tracep->declBus(c+12823,"perBankReq_Bin_0", false,-1, 3,0);
    tracep->declBus(c+12824,"perBankReqCount_0", false,-1, 2,0);
    tracep->declBus(c+12825,"perBankReq_Bin_1", false,-1, 3,0);
    tracep->declBus(c+12826,"perBankReqCount_1", false,-1, 2,0);
    tracep->declBus(c+12827,"perBankReq_Bin_2", false,-1, 3,0);
    tracep->declBus(c+12828,"perBankReqCount_2", false,-1, 2,0);
    tracep->declBus(c+12829,"perBankReq_Bin_3", false,-1, 3,0);
    tracep->declBus(c+12830,"perBankReqCount_3", false,-1, 2,0);
    tracep->declBit(c+12831,"perBankReqConflict_0", false,-1);
    tracep->declBit(c+12832,"perBankReqConflict_1", false,-1);
    tracep->declBit(c+12833,"perBankReqConflict_2", false,-1);
    tracep->declBit(c+12834,"perBankReqConflict_3", false,-1);
    tracep->declBit(c+12702,"bankConflict", false,-1);
    tracep->declBus(c+12835,"perBankActiveLaneWhenConflict1H_0", false,-1, 3,0);
    tracep->declBus(c+12836,"perBankActiveLaneWhenConflict1H_1", false,-1, 3,0);
    tracep->declBus(c+12837,"perBankActiveLaneWhenConflict1H_2", false,-1, 3,0);
    tracep->declBus(c+12838,"perBankActiveLaneWhenConflict1H_3", false,-1, 3,0);
    tracep->declBit(c+12698,"ActiveLaneWhenConflict1H_0", false,-1);
    tracep->declBit(c+12699,"ActiveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+12700,"ActiveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+12701,"ActiveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+12839,"ReserveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+12840,"ReserveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+12841,"ReserveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+12842,"ReserveLaneWhenConflict1H_0", false,-1);
    tracep->declBus(c+12843,"perLaneConflictReq_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12844,"perLaneConflictReq_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12845,"perLaneConflictReq_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+12846,"perLaneConflictReq_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12735,"io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12736,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12737,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12738,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12739,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12742,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12743,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12744,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12745,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12746,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+12847,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+12848,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12849,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12742,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12850,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+12847,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12848,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12851,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+12852,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12853,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12743,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12854,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+12851,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12852,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12855,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+12856,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12857,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12744,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12858,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+12855,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12856,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12859,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+12860,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12861,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12745,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12862,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+12859,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12860,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+12863,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+12865,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+12866,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+12868,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+12869,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+12871,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+12872,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+12874,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+12875,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+12876,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+12877,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+12878,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+12879,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+12880,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+12881,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+12882,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+12883,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12735,"io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12747,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12748,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12749,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12750,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12751,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12752,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12753,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12754,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12755,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+12884,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+12885,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12886,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12751,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12887,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+12884,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12885,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12888,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+12889,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12890,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12752,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12891,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+12888,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12889,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12892,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+12893,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12894,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12753,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12895,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+12892,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12893,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12896,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+12897,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12898,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12754,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12899,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+12896,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12897,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+12900,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+12902,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+12903,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+12905,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+12906,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+12908,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+12909,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+12911,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+12912,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+12913,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+12914,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+12915,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+12916,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+12917,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+12918,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+12919,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+12920,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12735,"io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12756,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12757,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12758,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12759,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12760,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12761,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12762,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12763,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12764,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+12921,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+12922,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12923,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12760,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12924,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+12921,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12922,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12925,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+12926,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12927,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12761,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12928,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+12925,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12926,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12929,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+12930,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12931,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12762,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12932,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+12929,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12930,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12933,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+12934,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12935,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12763,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12936,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+12933,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12934,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+12937,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+12939,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+12940,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+12942,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+12943,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+12945,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+12946,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+12948,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+12949,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+12950,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+12951,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+12952,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+12953,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+12954,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+12955,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+12956,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+12957,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12735,"io_r_req_valid", false,-1);
    tracep->declBus(c+7355,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12765,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+12766,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+12767,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+12768,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+12740,"io_w_req_valid", false,-1);
    tracep->declBus(c+12741,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+12769,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+12770,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+12771,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+12772,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+12773,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+12958,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+12959,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12960,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12769,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12961,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+12958,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12959,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12962,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+12963,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12964,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12770,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12965,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+12962,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12963,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12966,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+12967,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12968,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12771,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12969,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+12966,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12967,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+12970,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+12971,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+12972,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+12772,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+12741,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+12973,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+12740,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+12970,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+12971,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+12974,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+12976,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+12977,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+12979,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+12980,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+12982,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+12983,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+12985,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+12986,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+12987,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+12988,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+12989,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+12990,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+12991,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+12992,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+12993,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+12994,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataCorssBarForRead ");
    tracep->declBus(c+12715,"io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+12716,"io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+12717,"io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+12718,"io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+12719,"io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+12720,"io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+12721,"io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+12722,"io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+12723,"io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+12724,"io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+12725,"io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+12726,"io_Select1H_3", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataCorssBarForWrite ");
    tracep->declBus(c+12703,"io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+12704,"io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+12705,"io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+12706,"io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+12707,"io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+12708,"io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+12709,"io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+12710,"io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+12711,"io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+12712,"io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+12713,"io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+12714,"io_Select1H_3", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("coreRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+12727,"io_enq_ready", false,-1);
    tracep->declBit(c+12728,"io_enq_valid", false,-1);
    tracep->declBus(c+12729,"io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+12719,"io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+12720,"io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+12721,"io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+12722,"io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+12730,"io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+12731,"io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+12732,"io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+12733,"io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+7324,"io_deq_ready", false,-1);
    tracep->declBit(c+7325,"io_deq_valid", false,-1);
    tracep->declBus(c+7326,"io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+7327,"io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+7328,"io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+7329,"io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+7330,"io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+7331,"io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+7332,"io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+7333,"io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+7334,"io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+12734,"io_count", false,-1, 2,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+12995+i*1,"ram_instrId", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_instrId_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_instrId_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7326,"ram_instrId_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+12729,"ram_instrId_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+13000,"ram_instrId_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_instrId_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_instrId_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+13002+i*1,"ram_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_data_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7327,"ram_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12719,"ram_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+13000,"ram_data_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+13006+i*1,"ram_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_data_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7328,"ram_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12720,"ram_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+13000,"ram_data_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+13010+i*1,"ram_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_data_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7329,"ram_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12721,"ram_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+13000,"ram_data_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+13014+i*1,"ram_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_data_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7330,"ram_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+12722,"ram_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+13000,"ram_data_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_data_3_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+13018+i*1,"ram_activeMask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_activeMask_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7331,"ram_activeMask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12730,"ram_activeMask_0_MPORT_data", false,-1);
    tracep->declBus(c+13000,"ram_activeMask_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_0_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_activeMask_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+13022+i*1,"ram_activeMask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_activeMask_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7332,"ram_activeMask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12731,"ram_activeMask_1_MPORT_data", false,-1);
    tracep->declBus(c+13000,"ram_activeMask_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_1_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_activeMask_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+13026+i*1,"ram_activeMask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_activeMask_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7333,"ram_activeMask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12732,"ram_activeMask_2_MPORT_data", false,-1);
    tracep->declBus(c+13000,"ram_activeMask_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_2_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_activeMask_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+13030+i*1,"ram_activeMask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+12999,"ram_activeMask_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7334,"ram_activeMask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+12733,"ram_activeMask_3_MPORT_data", false,-1);
    tracep->declBus(c+13000,"ram_activeMask_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_3_MPORT_mask", false,-1);
    tracep->declBit(c+13001,"ram_activeMask_3_MPORT_en", false,-1);
    tracep->declBus(c+13000,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+12999,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+13034,"maybe_full", false,-1);
    tracep->declBit(c+13035,"ptr_match", false,-1);
    tracep->declBit(c+13036,"empty", false,-1);
    tracep->declBit(c+13037,"full", false,-1);
    tracep->declBit(c+13001,"do_enq", false,-1);
    tracep->declBit(c+13038,"do_deq", false,-1);
    tracep->declBus(c+13039,"ptr_diff", false,-1, 1,0);
    tracep->popNamePrefix(2);
}
