INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/08_CPU_memory_reference.srcs/sources_1/ip/Data_RAM/sim/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Inst_ROM/sim/Inst_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/ALU_Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol clk_temp, assumed default net type wire [C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/CPU.v:194]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/testcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcpu
