

================================================================
== Vitis HLS Report for 'merlin_memcpy_1_1'
================================================================
* Date:           Thu Dec 12 15:39:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_2mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      261|      261|  1.044 us|  1.044 us|  261|  261|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL1  |      259|      259|        71|          1|          1|   190|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1230|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      501|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      501|     1293|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln72_1_fu_201_p2        |         +|   0|  0|   64|          64|          64|
    |add_ln72_2_fu_178_p2        |         +|   0|  0|   16|           9|           9|
    |add_ln72_fu_207_p2          |         +|   0|  0|   64|          64|          64|
    |i_3_fu_168_p2               |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_01001   |       and|   0|  0|    2|           1|           1|
    |icmp_ln67_fu_162_p2         |      icmp|   0|  0|   15|           8|           8|
    |ap_block_pp0_stage0_11001   |        or|   0|  0|    2|           1|           1|
    |select_ln72_cast_fu_134_p3  |    select|   0|  0|    8|           1|           8|
    |shl_ln72_1_fu_260_p2        |       shl|   0|  0|  950|         256|         256|
    |shl_ln72_fu_243_p2          |       shl|   0|  0|   92|           4|          32|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1230|         417|         446|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    8|         16|
    |i_01_fu_84                              |   9|          2|    8|         16|
    |merlin_gmem_kernel_2mm_32_tmp_blk_n_AW  |   9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_32_tmp_blk_n_B   |   9|          2|    1|          2|
    |merlin_gmem_kernel_2mm_32_tmp_blk_n_W   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   21|         42|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |i_01_fu_84                         |    8|   0|    8|          0|
    |shl_ln72_1_reg_308                 |  256|   0|  256|          0|
    |shl_ln72_reg_303                   |   32|   0|   32|          0|
    |trunc_ln72_1_reg_298               |   59|   0|   59|          0|
    |trunc_ln72_reg_292                 |    5|   0|    5|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  501|   0|  501|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|              merlin_memcpy_1.1|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|              merlin_memcpy_1.1|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|              merlin_memcpy_1.1|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|              merlin_memcpy_1.1|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|              merlin_memcpy_1.1|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|              merlin_memcpy_1.1|  return value|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_WDATA     |  out|  256|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_WSTRB     |  out|   32|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RDATA     |   in|  256|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|m_axi_merlin_gmem_kernel_2mm_32_tmp_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_2mm_32_tmp|       pointer|
|dst                                           |   in|   64|     ap_none|                            dst|        scalar|
|dst_idx_0                                     |   in|   16|     ap_none|                      dst_idx_0|        scalar|
|src_address0                                  |  out|    9|   ap_memory|                            src|         array|
|src_ce0                                       |  out|    1|   ap_memory|                            src|         array|
|src_q0                                        |   in|   32|   ap_memory|                            src|         array|
|src_offset                                    |   in|    1|     ap_none|                     src_offset|        scalar|
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+

