entity and_port is
port(
a, b : in bit;
s    : out bit
);
end and_port;
architecture main of and_port is
begin

s <= a and b;

end;