#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fefc7f04290 .scope module, "sync_fifo_tb" "sync_fifo_tb" 2 2;
 .timescale 0 0;
P_0x7fefc7f04470 .param/l "ADDR_WIDTH" 1 2 8, +C4<00000000000000000000000000000011>;
P_0x7fefc7f044b0 .param/l "AEMPTY_DEPTH" 1 2 7, +C4<00000000000000000000000000000001>;
P_0x7fefc7f044f0 .param/l "AFULL_DEPTH" 1 2 6, +C4<000000000000000000000000000000111>;
P_0x7fefc7f04530 .param/l "DATA_WIDTH" 1 2 4, +C4<00000000000000000000000000001000>;
P_0x7fefc7f04570 .param/l "FIFO_DEPTH" 1 2 5, +C4<00000000000000000000000000001000>;
P_0x7fefc7f045b0 .param/l "RDATA_MODE" 1 2 9, +C4<00000000000000000000000000000001>;
v0x600001548c60_0 .net "almost_empty", 0 0, L_0x6000016541e0;  1 drivers
v0x600001548cf0_0 .net "almost_full", 0 0, L_0x6000016540a0;  1 drivers
v0x600001548d80_0 .var "clk", 0 0;
L_0x7fefc8963170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001548e10_0 .net "empty", 0 0, L_0x7fefc8963170;  1 drivers
L_0x7fefc8963128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001548ea0_0 .net "full", 0 0, L_0x7fefc8963128;  1 drivers
v0x600001548f30_0 .net "overflow", 0 0, v0x600001548750_0;  1 drivers
v0x600001548fc0_0 .net "rd_data", 7 0, v0x6000015487e0_0;  1 drivers
v0x600001549050_0 .var "rd_en", 0 0;
v0x6000015490e0_0 .var "rst_n", 0 0;
v0x600001549170_0 .net "underflow", 0 0, v0x600001548a20_0;  1 drivers
v0x600001549200_0 .var "wr_data", 7 0;
v0x600001549290_0 .var "wr_en", 0 0;
S_0x7fefc7f045f0 .scope module, "sync_fifo_out" "sync_fifo" 2 32, 3 1 0, S_0x7fefc7f04290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "almost_full";
    .port_info 9 /OUTPUT 1 "almost_empty";
    .port_info 10 /OUTPUT 1 "overflow";
    .port_info 11 /OUTPUT 1 "underflow";
P_0x7fefc7f04760 .param/l "ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x7fefc7f047a0 .param/l "AEMPTY_DEPTH" 0 3 5, +C4<00000000000000000000000000000001>;
P_0x7fefc7f047e0 .param/l "AFULL_DEPTH" 0 3 4, +C4<000000000000000000000000000000111>;
P_0x7fefc7f04820 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x7fefc7f04860 .param/l "FIFO_DEPTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x7fefc7f048a0 .param/l "RDATA_MODE" 0 3 7, +C4<00000000000000000000000000000001>;
v0x600001558360_0 .var/i "II", 31 0;
v0x600001548000_0 .net *"_ivl_0", 32 0, L_0x600001654000;  1 drivers
L_0x7fefc8963098 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001548090_0 .net *"_ivl_11", 27 0, L_0x7fefc8963098;  1 drivers
L_0x7fefc89630e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001548120_0 .net/2u *"_ivl_12", 31 0, L_0x7fefc89630e0;  1 drivers
L_0x7fefc8963008 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015481b0_0 .net *"_ivl_3", 28 0, L_0x7fefc8963008;  1 drivers
L_0x7fefc8963050 .functor BUFT 1, C4<000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600001548240_0 .net/2u *"_ivl_4", 32 0, L_0x7fefc8963050;  1 drivers
v0x6000015482d0_0 .net *"_ivl_8", 31 0, L_0x600001654140;  1 drivers
v0x600001548360_0 .net "almost_empty", 0 0, L_0x6000016541e0;  alias, 1 drivers
v0x6000015483f0_0 .net "almost_full", 0 0, L_0x6000016540a0;  alias, 1 drivers
v0x600001548480 .array "buf_mem", 7 0, 7 0;
v0x600001548510_0 .net "clk", 0 0, v0x600001548d80_0;  1 drivers
v0x6000015485a0_0 .net "empty", 0 0, L_0x7fefc8963170;  alias, 1 drivers
v0x600001548630_0 .var "fifo_cnt", 3 0;
v0x6000015486c0_0 .net "full", 0 0, L_0x7fefc8963128;  alias, 1 drivers
v0x600001548750_0 .var "overflow", 0 0;
v0x6000015487e0_0 .var "rd_data", 7 0;
v0x600001548870_0 .net "rd_en", 0 0, v0x600001549050_0;  1 drivers
v0x600001548900_0 .var "rd_ptr", 2 0;
v0x600001548990_0 .net "rst_n", 0 0, v0x6000015490e0_0;  1 drivers
v0x600001548a20_0 .var "underflow", 0 0;
v0x600001548ab0_0 .net "wr_data", 7 0, v0x600001549200_0;  1 drivers
v0x600001548b40_0 .net "wr_en", 0 0, v0x600001549290_0;  1 drivers
v0x600001548bd0_0 .var "wr_ptr", 2 0;
E_0x600002948060/0 .event negedge, v0x600001548990_0;
E_0x600002948060/1 .event posedge, v0x600001548510_0;
E_0x600002948060 .event/or E_0x600002948060/0, E_0x600002948060/1;
L_0x600001654000 .concat [ 4 29 0 0], v0x600001548630_0, L_0x7fefc8963008;
L_0x6000016540a0 .cmp/ge 33, L_0x600001654000, L_0x7fefc8963050;
L_0x600001654140 .concat [ 4 28 0 0], v0x600001548630_0, L_0x7fefc8963098;
L_0x6000016541e0 .cmp/ge 32, L_0x7fefc89630e0, L_0x600001654140;
S_0x7fefc8c05b20 .scope generate, "genblk1" "genblk1" 3 73, 3 73 0, S_0x7fefc7f045f0;
 .timescale 0 0;
v0x600001548480_0 .array/port v0x600001548480, 0;
v0x600001548480_1 .array/port v0x600001548480, 1;
v0x600001548480_2 .array/port v0x600001548480, 2;
E_0x600002948090/0 .event edge, v0x600001548900_0, v0x600001548480_0, v0x600001548480_1, v0x600001548480_2;
v0x600001548480_3 .array/port v0x600001548480, 3;
v0x600001548480_4 .array/port v0x600001548480, 4;
v0x600001548480_5 .array/port v0x600001548480, 5;
v0x600001548480_6 .array/port v0x600001548480, 6;
E_0x600002948090/1 .event edge, v0x600001548480_3, v0x600001548480_4, v0x600001548480_5, v0x600001548480_6;
v0x600001548480_7 .array/port v0x600001548480, 7;
E_0x600002948090/2 .event edge, v0x600001548480_7;
E_0x600002948090 .event/or E_0x600002948090/0, E_0x600002948090/1, E_0x600002948090/2;
    .scope S_0x7fefc8c05b20;
T_0 ;
    %wait E_0x600002948090;
    %load/vec4 v0x600001548900_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600001548480, 4;
    %assign/vec4 v0x6000015487e0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fefc7f045f0;
T_1 ;
    %wait E_0x600002948060;
    %load/vec4 v0x600001548990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001548630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001548870_0;
    %load/vec4 v0x600001548b40_0;
    %and;
    %load/vec4 v0x6000015486c0_0;
    %inv;
    %and;
    %load/vec4 v0x6000015485a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600001548630_0;
    %assign/vec4 v0x600001548630_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600001548b40_0;
    %load/vec4 v0x6000015486c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600001548630_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001548630_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600001548870_0;
    %load/vec4 v0x6000015485a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x600001548630_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x600001548630_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fefc7f045f0;
T_2 ;
    %wait E_0x600002948060;
    %load/vec4 v0x600001548990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001548bd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001548bd0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001548bd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x600001548b40_0;
    %load/vec4 v0x6000015486c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x600001548bd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600001548bd0_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fefc7f045f0;
T_3 ;
    %wait E_0x600002948060;
    %load/vec4 v0x600001548990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001548900_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001548900_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001548900_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600001548870_0;
    %load/vec4 v0x6000015485a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600001548900_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600001548900_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fefc7f045f0;
T_4 ;
    %wait E_0x600002948060;
    %load/vec4 v0x600001548990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001558360_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x600001558360_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001558360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001548480, 0, 4;
    %load/vec4 v0x600001558360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001558360_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001548b40_0;
    %load/vec4 v0x6000015486c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600001548ab0_0;
    %load/vec4 v0x600001548bd0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001548480, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fefc7f045f0;
T_5 ;
    %wait E_0x600002948060;
    %load/vec4 v0x600001548990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001548750_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001548b40_0;
    %load/vec4 v0x6000015486c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001548750_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fefc7f045f0;
T_6 ;
    %wait E_0x600002948060;
    %load/vec4 v0x600001548990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001548a20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001548870_0;
    %load/vec4 v0x6000015486c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001548a20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fefc7f04290;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001548d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015490e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001549290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001549050_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fefc7f04290;
T_8 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015490e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001549200_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001549290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001549050_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015490e0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015490e0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fefc7f04290;
T_9 ;
    %delay 500, 0;
    %delay 500, 0;
    %end;
    .thread T_9;
    .scope S_0x7fefc7f04290;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x600001548d80_0;
    %inv;
    %store/vec4 v0x600001548d80_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fefc7f04290;
T_11 ;
    %vpi_call 2 113 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 114 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fefc7f04290 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sysnc_fifo_tb.v";
    "./sync_fifo.v";
