#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue May 13 20:44:59 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 3)] | Port hd_sda has been placed at location K23, whose type is share pin.
Executing : def_port {hd_sda} LOC=K23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 4)] | Port b_out[0] has been placed at location P19, whose type is share pin.
Executing : def_port {b_out[0]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[1]} LOC=P21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[2]} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[3]} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {b_out[4]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 9)] | Port b_out[5] has been placed at location N18, whose type is share pin.
Executing : def_port {b_out[5]} LOC=N18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 10)] | Port b_out[6] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[6]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 11)] | Port b_out[7] has been placed at location T22, whose type is share pin.
Executing : def_port {b_out[7]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 12)] | Port de_out has been placed at location N19, whose type is share pin.
Executing : def_port {de_out} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 13)] | Port g_out[0] has been placed at location T25, whose type is share pin.
Executing : def_port {g_out[0]} LOC=T25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 14)] | Port g_out[1] has been placed at location P25, whose type is share pin.
Executing : def_port {g_out[1]} LOC=P25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 15)] | Port g_out[2] has been placed at location R25, whose type is share pin.
Executing : def_port {g_out[2]} LOC=R25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 16)] | Port g_out[3] has been placed at location P24, whose type is share pin.
Executing : def_port {g_out[3]} LOC=P24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 17)] | Port g_out[4] has been placed at location P23, whose type is share pin.
Executing : def_port {g_out[4]} LOC=P23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 18)] | Port g_out[5] has been placed at location N24, whose type is share pin.
Executing : def_port {g_out[5]} LOC=N24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 19)] | Port g_out[6] has been placed at location N23, whose type is share pin.
Executing : def_port {g_out[6]} LOC=N23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {g_out[7]} LOC=N22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 21)] | Port hd_scl has been placed at location K22, whose type is share pin.
Executing : def_port {hd_scl} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 22)] | Port hs_out has been placed at location R20, whose type is share pin.
Executing : def_port {hs_out} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_int} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pixclk_out} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {pixclk_out} LOC=T24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[0]} LOC=N21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[1]} LOC=L23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[2]} LOC=L22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 28)] | Port r_out[3] has been placed at location L25, whose type is share pin.
Executing : def_port {r_out[3]} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {r_out[4]} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 30)] | Port r_out[5] has been placed at location K26, whose type is share pin.
Executing : def_port {r_out[5]} LOC=K26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 31)] | Port r_out[6] has been placed at location K25, whose type is share pin.
Executing : def_port {r_out[6]} LOC=K25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 32)] | Port r_out[7] has been placed at location P16, whose type is share pin.
Executing : def_port {r_out[7]} LOC=P16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 33)] | Port rstn_out has been placed at location G25, whose type is share pin.
Executing : def_port {rstn_out} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/device_map/hdmi_loop.pcf(line number: 34)] | Port vs_out has been placed at location R21, whose type is share pin.
Executing : def_port {vs_out} LOC=R21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_in} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn_in} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_pll/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.66 sec
Worst slack after clock region global placement is 988896
Wirelength after clock region global placement is 3473 and checksum is 5468F8C6D45FDDE2.
1st GP placement takes 2.50 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 3473 and checksum is 5468F8C6D45FDDE2.
Pre global placement takes 3.14 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOLHR_16_438.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOLHR_16_324.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOLHR_16_330.
Placed fixed group with base inst de_out_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOLHR_16_348.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOLHR_16_372.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOLHR_16_378.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOLHR_16_396.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOLHR_16_402.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst hd_scl_obuf/opit_1 on IOLHR_16_696.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOLHR_16_390.
Placed fixed group with base inst led_int_obuf/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1 on IOLHR_16_690.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOLHR_16_354.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst rstn_in_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOLHR_16_636.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOLHR_16_384.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance u_pll/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 990956.
	8 iterations finished.
	Final slack 994848.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 992300
2nd GP placement takes 0.28 sec.

Wirelength after global placement is 1883 and checksum is BC186730F483D9ED.
Global placement takes 0.28 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 122 LUT6 in collection, pack success:9
Packing LUT6D takes 0.02 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1892 and checksum is 3DDF45E62FEB2018.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 990956.
	9 iterations finished.
	Final slack 994848.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 993413
3rd GP placement takes 0.44 sec.

Wirelength after post global placement is 1819 and checksum is 518967B6191B9E21.
Packing LUT6D started.
I: LUT6D pack result: There are 104 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.45 sec.

Phase 4 Legalization started.
The average distance in LP is 0.414815.
Wirelength after legalization is 2183 and checksum is F7FCF1584A47FB69.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 995254.
Replication placement takes 0.06 sec.

Wirelength after replication placement is 2183 and checksum is F7FCF1584A47FB69.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 995254, TNS before detailed placement is 0. 
Worst slack after detailed placement is 995254, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 2183 and checksum is F7FCF1584A47FB69.
Timing-driven detailed placement takes 0.06 sec.

I: Replicate Registers:ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_1 
I: Replicate Registers:ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/init_over/opit_0_inv_1 
I: Replicate Registers:ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_1 
Worst slack is 995254, TNS after placement is 0.
Placement done.
Total placement takes 4.09 sec.
Finished placement.

Routing started.
Building routing graph takes 3.48 sec.
Worst slack is 995254, TNS before global route is 0.
Processing design graph takes 0.77 sec.
Total memory for routing:
	216.114783 M.
Total nets for routing : 466.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 4 processed 16 nets, it takes 0.03 sec.
Global routing takes 0.09 sec.
Total 487 subnets.
    forward max bucket size 62203 , backward 130.
        Unrouted nets 231 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.453125 sec.
    forward max bucket size 265 , backward 15.
        Unrouted nets 205 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 38 , backward 22.
        Unrouted nets 175 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 18.
        Unrouted nets 139 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 25 , backward 13.
        Unrouted nets 100 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 17.
        Unrouted nets 83 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 22.
        Unrouted nets 49 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 31 , backward 12.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 13.
        Unrouted nets 40 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 14.
        Unrouted nets 25 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 18.
        Unrouted nets 23 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 15.
        Unrouted nets 18 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 11.
        Unrouted nets 14 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 7 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net nt_sys_clk is routed by general path.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:DI_TO_CLK to clkbufg_1/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 0.62 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 244.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.19 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 2732.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.02 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 3        | 6             | 50                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 44       | 11675         | 1                  
|   FF                        | 97       | 93400         | 1                  
|   LUT                       | 124      | 46700         | 1                  
|   LUT-FF pairs              | 72       | 46700         | 1                  
| Use of CLMS                 | 27       | 4975          | 1                  
|   FF                        | 70       | 39800         | 1                  
|   LUT                       | 85       | 19900         | 1                  
|   LUT-FF pairs              | 61       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0.5      | 155           | 1                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 53       | 10550         | 1                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 34       | 300           | 12                 
|   IOBD                      | 17       | 144           | 12                 
|   IOBS                      | 17       | 156           | 11                 
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 34       | 300           | 12                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'hdmi_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:32s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Tue May 13 20:45:30 2025
Action pnr: Peak memory pool usage is 1,174 MB
