{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7vx485tffg1157-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "sine_dds_0": "",
      "sim_clk_gen_0": ""
    },
    "components": {
      "sine_dds_0": {
        "vlnv": "xilinx.com:module_ref:sine_dds:1.0",
        "xci_name": "design_1_sine_dds_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sine_dds",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "dds_clk": {
            "type": "clk",
            "direction": "O"
          },
          "fcw": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "dds_sin": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dds_stb": {
            "direction": "O"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_1_sim_clk_gen_0_0",
        "parameters": {
          "INITIAL_RESET_CLOCK_CYCLES": {
            "value": "2"
          },
          "RESET_POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "sine_dds_0/clk"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "sine_dds_0/reset"
        ]
      }
    }
  }
}