

================================================================
== Vivado HLS Report for 'tensor_weight_y'
================================================================
* Date:           Thu Aug 13 01:50:49 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  447506|  447506|  447506|  447506|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                               |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER  |  447504|  447504|        18|          1|          1|  447488|    yes   |
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     405|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     90|    6390|    6282|    -|
|Memory           |       22|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     120|    -|
|Register         |        0|      -|    3926|     192|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       22|     90|   10316|    6999|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      3|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |optical_flow_faddhbi_U164  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U165  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U166  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U167  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U168  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U169  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U170  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U171  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U172  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U173  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U174  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U175  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U176  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U177  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U178  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U179  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U180  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U181  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_fmulibs_U182  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U183  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U184  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U185  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U186  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U187  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U188  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U189  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U190  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U191  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U192  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U193  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U194  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U195  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U196  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U197  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U198  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U199  |optical_flow_fmulibs  |        0|      3|  128|  135|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     90| 6390| 6282|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_val_1_val_U  |tensor_weight_y_bBew  |       11|  0|   0|  1024|  192|     1|       196608|
    |buf_val_2_val_U  |tensor_weight_y_bBew  |       11|  0|   0|  1024|  192|     1|       196608|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |       22|  0|   0|  2048|  384|     2|       393216|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_496_p2                         |     +    |      0|  0|  18|          11|           1|
    |indvar_flatten_next_fu_392_p2       |     +    |      0|  0|  26|          19|           1|
    |r_s_fu_412_p2                       |     +    |      0|  0|  16|           9|           1|
    |ap_block_state11_pp0_stage0_iter9   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter17  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_139                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op146_read_state11     |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_380_p2                   |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid1_fu_448_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_386_p2          |   icmp   |      0|  0|  20|          19|          18|
    |exitcond_fu_398_p2                  |   icmp   |      0|  0|  13|          11|          12|
    |icmp1_fu_442_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |icmp_fu_374_p2                      |   icmp   |      0|  0|  11|           8|           1|
    |tmp_1_fu_358_p2                     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_1_mid1_fu_418_p2                |   icmp   |      0|  0|  13|           9|           8|
    |tmp_4_fu_468_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |tmp_4_mid1_fu_462_p2                |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |col_assign_mid2_fu_404_p3           |  select  |      0|  0|  11|           1|           1|
    |or_cond_mid2_fu_454_p3              |  select  |      0|  0|   2|           1|           1|
    |r_mid2_fu_482_p3                    |  select  |      0|  0|   9|           1|           9|
    |tmp_1_mid2_fu_424_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp_42_fu_746_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_43_fu_757_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_44_fu_768_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_45_fu_779_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_46_fu_790_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_47_fu_801_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_4_mid2_fu_474_p3                |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 405|         143|         269|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter17             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter10_tmp_8_reg_178  |   9|          2|  192|        384|
    |ap_phi_reg_pp0_iter1_tmp_8_reg_178   |   9|          2|  192|        384|
    |col_assign_reg_167                   |   9|          2|   11|         22|
    |indvar_flatten_reg_145               |   9|          2|   19|         38|
    |out_product_val_blk_n                |   9|          2|    1|          2|
    |r_reg_156                            |   9|          2|    9|         18|
    |real_start                           |   9|          2|    1|          2|
    |tensor_y_val_blk_n                   |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 120|         26|  430|        862|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    3|   0|    3|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_tmp_8_reg_178  |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter1_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter2_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter3_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter4_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter5_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter6_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter7_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter8_tmp_8_reg_178   |  192|   0|  192|          0|
    |ap_phi_reg_pp0_iter9_tmp_8_reg_178   |  192|   0|  192|          0|
    |buf_val_1_val_addr_reg_851           |   10|   0|   10|          0|
    |buf_val_1_val_load_reg_868           |  192|   0|  192|          0|
    |buf_val_2_val_addr_reg_857           |   10|   0|   10|          0|
    |buf_val_2_val_load_reg_938           |  192|   0|  192|          0|
    |col_assign_reg_167                   |   11|   0|   11|          0|
    |exitcond_flatten_reg_819             |    1|   0|    1|          0|
    |indvar_flatten_reg_145               |   19|   0|   19|          0|
    |or_cond_mid2_reg_832                 |    1|   0|    1|          0|
    |r_reg_156                            |    9|   0|    9|          0|
    |start_once_reg                       |    1|   0|    1|          0|
    |tmp_18_0_1_reg_913                   |   32|   0|   32|          0|
    |tmp_18_0_2_reg_918                   |   32|   0|   32|          0|
    |tmp_18_0_3_reg_923                   |   32|   0|   32|          0|
    |tmp_18_0_4_reg_928                   |   32|   0|   32|          0|
    |tmp_18_0_5_reg_933                   |   32|   0|   32|          0|
    |tmp_18_1_1_reg_1013                  |   32|   0|   32|          0|
    |tmp_18_1_2_reg_1018                  |   32|   0|   32|          0|
    |tmp_18_1_3_reg_1023                  |   32|   0|   32|          0|
    |tmp_18_1_4_reg_1028                  |   32|   0|   32|          0|
    |tmp_18_1_5_reg_1033                  |   32|   0|   32|          0|
    |tmp_18_1_reg_1008                    |   32|   0|   32|          0|
    |tmp_18_2_1_reg_1108                  |   32|   0|   32|          0|
    |tmp_18_2_2_reg_1113                  |   32|   0|   32|          0|
    |tmp_18_2_3_reg_1118                  |   32|   0|   32|          0|
    |tmp_18_2_4_reg_1123                  |   32|   0|   32|          0|
    |tmp_18_2_5_reg_1128                  |   32|   0|   32|          0|
    |tmp_18_2_reg_1103                    |   32|   0|   32|          0|
    |tmp_18_reg_908                       |   32|   0|   32|          0|
    |tmp_19_0_1_reg_983                   |   32|   0|   32|          0|
    |tmp_19_0_2_reg_988                   |   32|   0|   32|          0|
    |tmp_19_0_3_reg_993                   |   32|   0|   32|          0|
    |tmp_19_0_4_reg_998                   |   32|   0|   32|          0|
    |tmp_19_0_5_reg_1003                  |   32|   0|   32|          0|
    |tmp_19_1_1_reg_1078                  |   32|   0|   32|          0|
    |tmp_19_1_2_reg_1083                  |   32|   0|   32|          0|
    |tmp_19_1_3_reg_1088                  |   32|   0|   32|          0|
    |tmp_19_1_4_reg_1093                  |   32|   0|   32|          0|
    |tmp_19_1_5_reg_1098                  |   32|   0|   32|          0|
    |tmp_19_1_reg_1073                    |   32|   0|   32|          0|
    |tmp_1_mid2_reg_828                   |    1|   0|    1|          0|
    |tmp_30_reg_978                       |   32|   0|   32|          0|
    |tmp_42_reg_1133                      |   32|   0|   32|          0|
    |tmp_43_reg_1138                      |   32|   0|   32|          0|
    |tmp_44_reg_1143                      |   32|   0|   32|          0|
    |tmp_45_reg_1148                      |   32|   0|   32|          0|
    |tmp_46_reg_1153                      |   32|   0|   32|          0|
    |tmp_47_reg_1158                      |   32|   0|   32|          0|
    |tmp_4_mid2_reg_842                   |    1|   0|    1|          0|
    |buf_val_1_val_addr_reg_851           |   64|  32|   10|          0|
    |buf_val_2_val_addr_reg_857           |   64|  32|   10|          0|
    |exitcond_flatten_reg_819             |   64|  32|    1|          0|
    |or_cond_mid2_reg_832                 |   64|  32|    1|          0|
    |tmp_1_mid2_reg_828                   |   64|  32|    1|          0|
    |tmp_4_mid2_reg_842                   |   64|  32|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 3926| 192| 3566|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | tensor_weight_y | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | tensor_weight_y | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | tensor_weight_y | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | tensor_weight_y | return value |
|ap_done                  | out |    1| ap_ctrl_hs | tensor_weight_y | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | tensor_weight_y | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | tensor_weight_y | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | tensor_weight_y | return value |
|start_out                | out |    1| ap_ctrl_hs | tensor_weight_y | return value |
|start_write              | out |    1| ap_ctrl_hs | tensor_weight_y | return value |
|out_product_val_dout     |  in |  192|   ap_fifo  | out_product_val |    pointer   |
|out_product_val_empty_n  |  in |    1|   ap_fifo  | out_product_val |    pointer   |
|out_product_val_read     | out |    1|   ap_fifo  | out_product_val |    pointer   |
|tensor_y_val_din         | out |  192|   ap_fifo  |   tensor_y_val  |    pointer   |
|tensor_y_val_full_n      |  in |    1|   ap_fifo  |   tensor_y_val  |    pointer   |
|tensor_y_val_write       | out |    1|   ap_fifo  |   tensor_y_val  |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

