DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "Computer_Exerccise_2_lib"
duName "Decrementer"
elements [
]
mwi 0
uid 157,0
)
(Instance
name "U_2"
duLibraryName "Computer_Exerccise_2_lib"
duName "Decrementer"
elements [
]
mwi 0
uid 193,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 282,0
)
(Instance
name "U_1"
duLibraryName "Computer_Exerccise_2_lib"
duName "Decrementer"
elements [
]
mwi 0
uid 421,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds\\@c2_@t2_@decrementer\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds\\@c2_@t2_@decrementer\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds\\@c2_@t2_@decrementer"
)
(vvPair
variable "d_logical"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds\\C2_T2_Decrementer"
)
(vvPair
variable "date"
value "16.10.2019"
)
(vvPair
variable "day"
value "ke"
)
(vvPair
variable "day_long"
value "keskiviikko"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "entity_name"
value "C2_T2_Decrementer"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "mfhubu"
)
(vvPair
variable "graphical_source_date"
value "16.10.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "HTC219-708-SPC"
)
(vvPair
variable "graphical_source_time"
value "12:25:16"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "HTC219-708-SPC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Computer_Exerccise_2_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/Computer_Exerccise_2_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "C2_T2_Decrementer"
)
(vvPair
variable "month"
value "loka"
)
(vvPair
variable "month_long"
value "lokakuu"
)
(vvPair
variable "p"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds\\@c2_@t2_@decrementer\\struct.bd"
)
(vvPair
variable "p_logical"
value "P:\\Git\\22\\Computer_Exerccise_2\\Computer_Exerccise_2_lib\\hds\\C2_T2_Decrementer\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "Computer_Exerccise_2"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Apps\\MODELTECH_10.2C\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:25:16"
)
(vvPair
variable "unit"
value "C2_T2_Decrementer"
)
(vvPair
variable "user"
value "mfhubu"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,46300,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,66400,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "39000,44500,46000,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,46800,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 113,0
shape (CompositeShape
uid 114,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 115,0
sl 0
ro 270
xt "2000,23625,3500,24375"
)
(Line
uid 116,0
sl 0
ro 270
xt "3500,24000,4000,24000"
pts [
"3500,24000"
"4000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 117,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
font "arial,8,0"
)
xt "-1000,23500,1000,24500"
st "Input"
ju 2
blo "1000,24300"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 125,0
lang 11
decl (Decl
n "Input"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 126,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,44500,2800"
st "Input      : std_logic_vector(2 DOWNTO 0)"
)
)
*14 (PortIoOut
uid 127,0
shape (CompositeShape
uid 128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 129,0
sl 0
ro 270
xt "122500,21625,124000,22375"
)
(Line
uid 130,0
sl 0
ro 270
xt "122000,22000,122500,22000"
pts [
"122000,22000"
"122500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "125000,21500,127600,22500"
st "Output"
blo "125000,22300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 139,0
lang 11
decl (Decl
n "Output"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 140,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,44500,3600"
st "Output     : std_logic_vector(2 DOWNTO 0)"
)
)
*16 (SaComponent
uid 157,0
optionalChildren [
*17 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,21625,54000,22375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "55000,21500,57000,22500"
st "Input"
blo "55000,22300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Input"
t "std_logic"
o 1
suid 1,0
)
)
)
*18 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,23625,54000,24375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "55000,23500,58200,24500"
st "carry_in"
blo "55000,24300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "carry_in"
t "std_logic"
o 2
suid 2,0
)
)
)
*19 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,21625,72750,22375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
font "arial,8,0"
)
xt "68600,21500,71000,22500"
st "output"
ju 2
blo "71000,22300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "std_logic"
o 4
suid 3,0
)
)
)
*20 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,23625,72750,24375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "67400,23500,71000,24500"
st "carry_out"
ju 2
blo "71000,24300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "carry_out"
t "std_logic"
o 3
suid 4,0
)
)
)
]
shape (Rectangle
uid 158,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,21000,72000,41000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 159,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 160,0
va (VaSet
font "arial,8,1"
)
xt "61200,30000,72100,31000"
st "Computer_Exerccise_2_lib"
blo "61200,30800"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 161,0
va (VaSet
font "arial,8,1"
)
xt "61200,31000,66700,32000"
st "Decrementer"
blo "61200,31800"
tm "CptNameMgr"
)
*23 (Text
uid 162,0
va (VaSet
font "arial,8,1"
)
xt "61200,32000,63000,33000"
st "U_0"
blo "61200,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 163,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 164,0
text (MLText
uid 165,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,27000,39000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 166,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,39250,55750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*24 (SaComponent
uid 193,0
optionalChildren [
*25 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85250,21625,86000,22375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
font "arial,8,0"
)
xt "87000,21500,89000,22500"
st "Input"
blo "87000,22300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Input"
t "std_logic"
o 1
)
)
)
*26 (CptPort
uid 207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85250,23625,86000,24375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
font "arial,8,0"
)
xt "87000,23500,90200,24500"
st "carry_in"
blo "87000,24300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "carry_in"
t "std_logic"
o 2
)
)
)
*27 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,21625,104750,22375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
font "arial,8,0"
)
xt "100600,21500,103000,22500"
st "output"
ju 2
blo "103000,22300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "std_logic"
o 4
)
)
)
*28 (CptPort
uid 215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104000,22625,104750,23375"
)
tg (CPTG
uid 217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "99400,22500,103000,23500"
st "carry_out"
ju 2
blo "103000,23300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "carry_out"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 194,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "86000,21000,104000,41000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 195,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 196,0
va (VaSet
font "arial,8,1"
)
xt "93200,30000,104100,31000"
st "Computer_Exerccise_2_lib"
blo "93200,30800"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 197,0
va (VaSet
font "arial,8,1"
)
xt "93200,31000,98700,32000"
st "Decrementer"
blo "93200,31800"
tm "CptNameMgr"
)
*31 (Text
uid 198,0
va (VaSet
font "arial,8,1"
)
xt "93200,32000,95000,33000"
st "U_2"
blo "93200,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 199,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 200,0
text (MLText
uid 201,0
va (VaSet
font "Courier New,8,0"
)
xt "71000,27000,71000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 202,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "86250,39250,87750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*32 (Net
uid 243,0
lang 11
decl (Decl
n "carry_out"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 244,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,38000,5400"
st "SIGNAL carry_out  : std_logic"
)
)
*33 (Net
uid 249,0
lang 11
decl (Decl
n "carry_out1"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 250,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,38000,6200"
st "SIGNAL carry_out1 : std_logic"
)
)
*34 (MWC
uid 282,0
optionalChildren [
*35 (CptPort
uid 273,0
optionalChildren [
*36 (Line
uid 277,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "6000,27000,6000,27000"
pts [
"6000,27000"
"6000,27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "6000,26625,6750,27375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 276,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "6991,26544,8791,27544"
st "dout"
ju 2
blo "8791,27344"
)
s (Text
uid 291,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "8791,27544,8791,27544"
ju 2
blo "8791,27544"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic"
o 5
suid 1,0
)
)
)
*37 (CommentGraphic
uid 278,0
shape (PolyLine2D
pts [
"6000,27000"
"4000,27000"
]
uid 279,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "4000,27000,6000,27000"
)
oxt "6000,7000,8000,7000"
)
*38 (CommentGraphic
uid 280,0
shape (PolyLine2D
pts [
"4000,26000"
"4000,28000"
]
uid 281,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "4000,26000,4000,28000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 283,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "4000,26000,6000,28000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 284,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 285,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3350,27100,8350,28100"
st "moduleware"
blo "3350,27900"
)
*40 (Text
uid 286,0
va (VaSet
font "arial,8,0"
)
xt "3350,28100,6550,29100"
st "constval"
blo "3350,28900"
)
*41 (Text
uid 287,0
va (VaSet
font "arial,8,0"
)
xt "3350,29100,5150,30100"
st "U_3"
blo "3350,29900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 288,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 289,0
text (MLText
uid 290,0
va (VaSet
font "arial,8,0"
)
xt "-3000,6400,-3000,6400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*42 (SaComponent
uid 421,0
optionalChildren [
*43 (CptPort
uid 405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,21625,23000,22375"
)
tg (CPTG
uid 407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 408,0
va (VaSet
font "arial,8,0"
)
xt "24000,21500,26000,22500"
st "Input"
blo "24000,22300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Input"
t "std_logic"
o 1
suid 1,0
)
)
)
*44 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,26625,23000,27375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
font "arial,8,0"
)
xt "24000,26500,27200,27500"
st "carry_in"
blo "24000,27300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "carry_in"
t "std_logic"
o 2
suid 2,0
)
)
)
*45 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,21625,41750,22375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
font "arial,8,0"
)
xt "37600,21500,40000,22500"
st "output"
ju 2
blo "40000,22300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "std_logic"
o 4
suid 3,0
)
)
)
*46 (CptPort
uid 417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,23625,41750,24375"
)
tg (CPTG
uid 419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
font "arial,8,0"
)
xt "36400,23500,40000,24500"
st "carry_out"
ju 2
blo "40000,24300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "carry_out"
t "std_logic"
o 3
suid 4,0
)
)
)
]
shape (Rectangle
uid 422,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,21000,41000,41000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 423,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 424,0
va (VaSet
font "arial,8,1"
)
xt "30200,30000,41100,31000"
st "Computer_Exerccise_2_lib"
blo "30200,30800"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 425,0
va (VaSet
font "arial,8,1"
)
xt "30200,31000,35700,32000"
st "Decrementer"
blo "30200,31800"
tm "CptNameMgr"
)
*49 (Text
uid 426,0
va (VaSet
font "arial,8,1"
)
xt "30200,32000,32000,33000"
st "U_1"
blo "30200,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 427,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 428,0
text (MLText
uid 429,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,27000,8000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 430,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,39250,24750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*50 (Net
uid 449,0
lang 11
decl (Decl
n "dout"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 450,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,38000,7000"
st "SIGNAL dout       : std_logic"
)
)
*51 (Wire
uid 119,0
optionalChildren [
*52 (Ripper
uid 241,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"9000,24000"
"8000,23000"
]
uid 242,0
va (VaSet
vasetType 3
)
xt "8000,23000,9000,24000"
)
)
*53 (Ripper
uid 235,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"12000,24000"
"11000,23000"
]
uid 236,0
va (VaSet
vasetType 3
)
xt "11000,23000,12000,24000"
)
)
*54 (Ripper
uid 435,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"13000,24000"
"14000,23000"
]
uid 436,0
va (VaSet
vasetType 3
)
xt "13000,23000,14000,24000"
)
)
]
shape (OrthoPolyLine
uid 120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,24000,14000,24000"
pts [
"4000,24000"
"14000,24000"
]
)
start &12
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "6000,23000,10600,24000"
st "Input : (2:0)"
blo "6000,23800"
tm "WireNameMgr"
)
)
on &13
)
*55 (Wire
uid 133,0
optionalChildren [
*56 (Ripper
uid 259,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"113000,22000"
"112000,21000"
]
uid 260,0
va (VaSet
vasetType 3
)
xt "112000,21000,113000,22000"
)
)
*57 (Ripper
uid 265,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"116000,22000"
"115000,21000"
]
uid 266,0
va (VaSet
vasetType 3
)
xt "115000,21000,116000,22000"
)
)
*58 (Ripper
uid 271,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"119000,22000"
"118000,21000"
]
uid 272,0
va (VaSet
vasetType 3
)
xt "118000,21000,119000,22000"
)
)
]
shape (OrthoPolyLine
uid 134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112000,22000,122000,22000"
pts [
"112000,22000"
"122000,22000"
]
)
end &14
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "114000,21000,119200,22000"
st "Output : (2:0)"
blo "114000,21800"
tm "WireNameMgr"
)
)
on &15
)
*59 (Wire
uid 231,0
shape (OrthoPolyLine
uid 232,0
va (VaSet
vasetType 3
)
xt "11000,12000,53250,23000"
pts [
"53250,22000"
"51000,22000"
"51000,12000"
"11000,12000"
"11000,23000"
]
)
start &17
end &53
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "52250,18000,53250,21000"
st "Input(1)"
blo "53050,21000"
tm "WireNameMgr"
)
)
on &13
)
*60 (Wire
uid 237,0
shape (OrthoPolyLine
uid 238,0
va (VaSet
vasetType 3
)
xt "8000,6000,85250,23000"
pts [
"85250,22000"
"82000,22000"
"82000,6000"
"8000,6000"
"8000,23000"
]
)
start &25
end &52
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "81250,21000,84250,22000"
st "Input(2)"
blo "81250,21800"
tm "WireNameMgr"
)
)
on &13
)
*61 (Wire
uid 245,0
shape (OrthoPolyLine
uid 246,0
va (VaSet
vasetType 3
)
xt "41750,24000,53250,24000"
pts [
"41750,24000"
"53250,24000"
]
)
start &46
end &18
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
font "arial,8,0"
)
xt "43750,23000,47350,24000"
st "carry_out"
blo "43750,23800"
tm "WireNameMgr"
)
)
on &32
)
*62 (Wire
uid 251,0
shape (OrthoPolyLine
uid 252,0
va (VaSet
vasetType 3
)
xt "72750,24000,85250,24000"
pts [
"72750,24000"
"85250,24000"
]
)
start &20
end &26
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
font "arial,8,0"
)
xt "74750,23000,79150,24000"
st "carry_out1"
blo "74750,23800"
tm "WireNameMgr"
)
)
on &33
)
*63 (Wire
uid 255,0
shape (OrthoPolyLine
uid 256,0
va (VaSet
vasetType 3
)
xt "104750,21000,112000,22000"
pts [
"104750,22000"
"111000,22000"
"112000,21000"
]
)
start &27
end &56
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
font "arial,8,0"
)
xt "106750,21000,110350,22000"
st "Output(2)"
blo "106750,21800"
tm "WireNameMgr"
)
)
on &15
)
*64 (Wire
uid 261,0
shape (OrthoPolyLine
uid 262,0
va (VaSet
vasetType 3
)
xt "72750,18000,115000,22000"
pts [
"72750,22000"
"72750,18000"
"115000,18000"
"115000,21000"
]
)
start &19
end &57
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "71750,17000,72750,20600"
st "Output(1)"
blo "72550,20600"
tm "WireNameMgr"
)
)
on &15
)
*65 (Wire
uid 267,0
shape (OrthoPolyLine
uid 268,0
va (VaSet
vasetType 3
)
xt "41750,15000,118000,22000"
pts [
"41750,22000"
"43000,22000"
"43000,15000"
"80000,15000"
"118000,15000"
"118000,21000"
]
)
start &45
end &58
ss 0
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "43000,16400,44000,20000"
st "Output(0)"
blo "43800,20000"
tm "WireNameMgr"
)
)
on &15
)
*66 (Wire
uid 431,0
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
)
xt "14000,22000,22250,23000"
pts [
"14000,23000"
"14000,22000"
"22250,22000"
]
)
start &54
end &43
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
va (VaSet
font "arial,8,0"
)
xt "18250,21000,21250,22000"
st "Input(0)"
blo "18250,21800"
tm "WireNameMgr"
)
)
on &13
)
*67 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "6000,27000,22250,27000"
pts [
"6000,27000"
"22250,27000"
]
)
start &35
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 453,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 454,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8000,26000,9800,27000"
st "dout"
blo "8000,26800"
tm "WireNameMgr"
)
)
on &50
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *68 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "2000,-3000,7400,-2000"
st "Package List"
blo "2000,-2200"
)
*70 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "2000,-2000,12800,1000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*72 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*73 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*74 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*75 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*76 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*77 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,2561,1440"
viewArea "-38200,-18900,136775,77700"
cachedDiagramExtent "-1000,-3000,127600,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-73000,-49000"
lastUid 456,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*79 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*80 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*82 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*83 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*96 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*98 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,3600,27100,4600"
st "Diagram Signals:"
blo "20000,4400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 6,0
usingSuid 1
emptyRow *99 (LEmptyRow
)
uid 54,0
optionalChildren [
*100 (RefLabelRowHdr
)
*101 (TitleRowHdr
)
*102 (FilterRowHdr
)
*103 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*104 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*105 (GroupColHdr
tm "GroupColHdrMgr"
)
*106 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*107 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*108 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*109 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*110 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*111 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*112 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "Input"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 109,0
scheme 0
)
*113 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "Output"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 111,0
scheme 0
)
*114 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "carry_out"
t "std_logic"
o 3
suid 3,0
)
)
uid 292,0
)
*115 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "carry_out1"
t "std_logic"
o 4
suid 4,0
)
)
uid 294,0
)
*116 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dout"
t "std_logic"
o 5
suid 6,0
)
)
uid 455,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*117 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *118 (MRCItem
litem &99
pos 5
dimension 20
)
uid 69,0
optionalChildren [
*119 (MRCItem
litem &100
pos 0
dimension 20
uid 70,0
)
*120 (MRCItem
litem &101
pos 1
dimension 23
uid 71,0
)
*121 (MRCItem
litem &102
pos 2
hidden 1
dimension 20
uid 72,0
)
*122 (MRCItem
litem &112
pos 0
dimension 20
uid 110,0
)
*123 (MRCItem
litem &113
pos 1
dimension 20
uid 112,0
)
*124 (MRCItem
litem &114
pos 2
dimension 20
uid 293,0
)
*125 (MRCItem
litem &115
pos 3
dimension 20
uid 295,0
)
*126 (MRCItem
litem &116
pos 4
dimension 20
uid 456,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*127 (MRCItem
litem &103
pos 0
dimension 20
uid 74,0
)
*128 (MRCItem
litem &105
pos 1
dimension 50
uid 75,0
)
*129 (MRCItem
litem &106
pos 2
dimension 100
uid 76,0
)
*130 (MRCItem
litem &107
pos 3
dimension 50
uid 77,0
)
*131 (MRCItem
litem &108
pos 4
dimension 100
uid 78,0
)
*132 (MRCItem
litem &109
pos 5
dimension 100
uid 79,0
)
*133 (MRCItem
litem &110
pos 6
dimension 50
uid 80,0
)
*134 (MRCItem
litem &111
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *135 (LEmptyRow
)
uid 83,0
optionalChildren [
*136 (RefLabelRowHdr
)
*137 (TitleRowHdr
)
*138 (FilterRowHdr
)
*139 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*140 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*141 (GroupColHdr
tm "GroupColHdrMgr"
)
*142 (NameColHdr
tm "GenericNameColHdrMgr"
)
*143 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*144 (InitColHdr
tm "GenericValueColHdrMgr"
)
*145 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*146 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*147 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *148 (MRCItem
litem &135
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*149 (MRCItem
litem &136
pos 0
dimension 20
uid 98,0
)
*150 (MRCItem
litem &137
pos 1
dimension 23
uid 99,0
)
*151 (MRCItem
litem &138
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*152 (MRCItem
litem &139
pos 0
dimension 20
uid 102,0
)
*153 (MRCItem
litem &141
pos 1
dimension 50
uid 103,0
)
*154 (MRCItem
litem &142
pos 2
dimension 100
uid 104,0
)
*155 (MRCItem
litem &143
pos 3
dimension 100
uid 105,0
)
*156 (MRCItem
litem &144
pos 4
dimension 50
uid 106,0
)
*157 (MRCItem
litem &145
pos 5
dimension 50
uid 107,0
)
*158 (MRCItem
litem &146
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
